#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* CapSense_CSD_CompCH0_ctComp */
#define CapSense_CSD_CompCH0_ctComp__CLK CYREG_CMP1_CLK
#define CapSense_CSD_CompCH0_ctComp__CMP_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__CMP_NUMBER 1u
#define CapSense_CSD_CompCH0_ctComp__CR CYREG_CMP1_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__CR CYREG_LUT1_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT 1
#define CapSense_CSD_CompCH0_ctComp__LUT__MX CYREG_LUT1_MX
#define CapSense_CSD_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT 1
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK 0x02u
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK 0x02u
#define CapSense_CSD_CompCH0_ctComp__SW0 CYREG_CMP1_SW0
#define CapSense_CSD_CompCH0_ctComp__SW2 CYREG_CMP1_SW2
#define CapSense_CSD_CompCH0_ctComp__SW3 CYREG_CMP1_SW3
#define CapSense_CSD_CompCH0_ctComp__SW4 CYREG_CMP1_SW4
#define CapSense_CSD_CompCH0_ctComp__SW6 CYREG_CMP1_SW6
#define CapSense_CSD_CompCH0_ctComp__TR0 CYREG_CMP1_TR0
#define CapSense_CSD_CompCH0_ctComp__TR1 CYREG_CMP1_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define CapSense_CSD_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CSD_CompCH0_ctComp__WRK_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__WRK_SHIFT 1

/* CapSense_CSD_IdacCH0_viDAC8 */
#define CapSense_CSD_IdacCH0_viDAC8__CR0 CYREG_DAC3_CR0
#define CapSense_CSD_IdacCH0_viDAC8__CR1 CYREG_DAC3_CR1
#define CapSense_CSD_IdacCH0_viDAC8__D CYREG_DAC3_D
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__STROBE CYREG_DAC3_STROBE
#define CapSense_CSD_IdacCH0_viDAC8__SW0 CYREG_DAC3_SW0
#define CapSense_CSD_IdacCH0_viDAC8__SW2 CYREG_DAC3_SW2
#define CapSense_CSD_IdacCH0_viDAC8__SW3 CYREG_DAC3_SW3
#define CapSense_CSD_IdacCH0_viDAC8__SW4 CYREG_DAC3_SW4
#define CapSense_CSD_IdacCH0_viDAC8__TR CYREG_DAC3_TR
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CapSense_CSD_IdacCH0_viDAC8__TST CYREG_DAC3_TST

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x02u
#define UART_RXInternalInterrupt__INTC_NUMBER 1u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_CSD_MeasureCH0 */
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB03_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB03_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB03_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB03_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB03_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB03_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B1_UDB07_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B1_UDB07_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B1_UDB07_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B1_UDB07_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B1_UDB07_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B1_UDB07_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* CapSense_CSD_ClockGen */
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG CYREG_B1_UDB06_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG CYREG_B1_UDB06_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG CYREG_B1_UDB06_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK 0x07u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B1_UDB06_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B1_UDB06_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B1_UDB06_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B1_UDB06_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B1_UDB06_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B1_UDB06_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* CapSense_CSD_IntClock */
#define CapSense_CSD_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_CSD_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_CSD_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_CSD_IntClock__INDEX 0x00u
#define CapSense_CSD_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_CSD_IntClock__PM_ACT_MSK 0x01u
#define CapSense_CSD_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_CSD_IntClock__PM_STBY_MSK 0x01u

/* CapSense_CSD_CmodCH0 */
#define CapSense_CSD_CmodCH0__0__MASK 0x20u
#define CapSense_CSD_CmodCH0__0__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_CSD_CmodCH0__0__PORT 15u
#define CapSense_CSD_CmodCH0__0__SHIFT 5
#define CapSense_CSD_CmodCH0__AG CYREG_PRT15_AG
#define CapSense_CSD_CmodCH0__AMUX CYREG_PRT15_AMUX
#define CapSense_CSD_CmodCH0__BIE CYREG_PRT15_BIE
#define CapSense_CSD_CmodCH0__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_CSD_CmodCH0__BYP CYREG_PRT15_BYP
#define CapSense_CSD_CmodCH0__CTL CYREG_PRT15_CTL
#define CapSense_CSD_CmodCH0__Cmod_CH0__MASK 0x20u
#define CapSense_CSD_CmodCH0__Cmod_CH0__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_CSD_CmodCH0__Cmod_CH0__PORT 15u
#define CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT 5
#define CapSense_CSD_CmodCH0__DM0 CYREG_PRT15_DM0
#define CapSense_CSD_CmodCH0__DM1 CYREG_PRT15_DM1
#define CapSense_CSD_CmodCH0__DM2 CYREG_PRT15_DM2
#define CapSense_CSD_CmodCH0__DR CYREG_PRT15_DR
#define CapSense_CSD_CmodCH0__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_CSD_CmodCH0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_CSD_CmodCH0__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_CSD_CmodCH0__MASK 0x20u
#define CapSense_CSD_CmodCH0__PORT 15u
#define CapSense_CSD_CmodCH0__PRT CYREG_PRT15_PRT
#define CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_CSD_CmodCH0__PS CYREG_PRT15_PS
#define CapSense_CSD_CmodCH0__SHIFT 5
#define CapSense_CSD_CmodCH0__SLW CYREG_PRT15_SLW

/* CapSense_CSD_PortCH0 */
#define CapSense_CSD_PortCH0__0__MASK 0x40u
#define CapSense_CSD_PortCH0__0__PC CYREG_PRT5_PC6
#define CapSense_CSD_PortCH0__0__PORT 5u
#define CapSense_CSD_PortCH0__0__SHIFT 6
#define CapSense_CSD_PortCH0__1__MASK 0x20u
#define CapSense_CSD_PortCH0__1__PC CYREG_PRT5_PC5
#define CapSense_CSD_PortCH0__1__PORT 5u
#define CapSense_CSD_PortCH0__1__SHIFT 5
#define CapSense_CSD_PortCH0__2__MASK 0x01u
#define CapSense_CSD_PortCH0__2__PC CYREG_PRT5_PC0
#define CapSense_CSD_PortCH0__2__PORT 5u
#define CapSense_CSD_PortCH0__2__SHIFT 0
#define CapSense_CSD_PortCH0__3__MASK 0x02u
#define CapSense_CSD_PortCH0__3__PC CYREG_PRT5_PC1
#define CapSense_CSD_PortCH0__3__PORT 5u
#define CapSense_CSD_PortCH0__3__SHIFT 1
#define CapSense_CSD_PortCH0__4__MASK 0x04u
#define CapSense_CSD_PortCH0__4__PC CYREG_PRT5_PC2
#define CapSense_CSD_PortCH0__4__PORT 5u
#define CapSense_CSD_PortCH0__4__SHIFT 2
#define CapSense_CSD_PortCH0__5__MASK 0x08u
#define CapSense_CSD_PortCH0__5__PC CYREG_PRT5_PC3
#define CapSense_CSD_PortCH0__5__PORT 5u
#define CapSense_CSD_PortCH0__5__SHIFT 3
#define CapSense_CSD_PortCH0__6__MASK 0x10u
#define CapSense_CSD_PortCH0__6__PC CYREG_PRT5_PC4
#define CapSense_CSD_PortCH0__6__PORT 5u
#define CapSense_CSD_PortCH0__6__SHIFT 4
#define CapSense_CSD_PortCH0__AG CYREG_PRT5_AG
#define CapSense_CSD_PortCH0__AMUX CYREG_PRT5_AMUX
#define CapSense_CSD_PortCH0__BIE CYREG_PRT5_BIE
#define CapSense_CSD_PortCH0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_CSD_PortCH0__BYP CYREG_PRT5_BYP
#define CapSense_CSD_PortCH0__Button0__BTN__MASK 0x40u
#define CapSense_CSD_PortCH0__Button0__BTN__PC CYREG_PRT5_PC6
#define CapSense_CSD_PortCH0__Button0__BTN__PORT 5u
#define CapSense_CSD_PortCH0__Button0__BTN__SHIFT 6
#define CapSense_CSD_PortCH0__Button1__BTN__MASK 0x20u
#define CapSense_CSD_PortCH0__Button1__BTN__PC CYREG_PRT5_PC5
#define CapSense_CSD_PortCH0__Button1__BTN__PORT 5u
#define CapSense_CSD_PortCH0__Button1__BTN__SHIFT 5
#define CapSense_CSD_PortCH0__CTL CYREG_PRT5_CTL
#define CapSense_CSD_PortCH0__DM0 CYREG_PRT5_DM0
#define CapSense_CSD_PortCH0__DM1 CYREG_PRT5_DM1
#define CapSense_CSD_PortCH0__DM2 CYREG_PRT5_DM2
#define CapSense_CSD_PortCH0__DR CYREG_PRT5_DR
#define CapSense_CSD_PortCH0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_CSD_PortCH0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_CSD_PortCH0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC CYREG_PRT5_PC0
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT 0
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC CYREG_PRT5_PC1
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT 1
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK 0x04u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC CYREG_PRT5_PC2
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT 2
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK 0x08u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC CYREG_PRT5_PC3
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT 3
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK 0x10u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC CYREG_PRT5_PC4
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT 4
#define CapSense_CSD_PortCH0__PORT 5u
#define CapSense_CSD_PortCH0__PRT CYREG_PRT5_PRT
#define CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_CSD_PortCH0__PS CYREG_PRT5_PS
#define CapSense_CSD_PortCH0__SLW CYREG_PRT5_SLW

/* CapSense_CSD_BufCH0 */
#define CapSense_CSD_BufCH0__CFG0 CYREG_CAPSR_CFG0
#define CapSense_CSD_BufCH0__CFG1 CYREG_CAPSR_CFG1
#define CapSense_CSD_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_CSD_BufCH0__PM_ACT_MSK 0x20u
#define CapSense_CSD_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_CSD_BufCH0__PM_STBY_MSK 0x20u

/* CapSense_CSD_IsrCH0 */
#define CapSense_CSD_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_CSD_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_CSD_IsrCH0__INTC_MASK 0x01u
#define CapSense_CSD_IsrCH0__INTC_NUMBER 0u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CapSense_CSD_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_CSD_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_Sent_TimerUDB */
#define Timer_Sent_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Sent_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Timer_Sent_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Sent_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Sent_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Sent_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Sent_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Sent_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Timer_Sent_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB10_A0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB10_A1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB10_D0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB10_D1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB10_F0
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB10_F1
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_Sent_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* Control_Reg_Blue */
#define Control_Reg_Blue_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Blue_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_Blue_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Blue_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Blue_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Control_Reg_Blue_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Reg_Blue_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_Blue_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Control_Reg_Blue_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Control_Reg_Blue_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Control_Reg_Red */
#define Control_Reg_Red_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Red_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_Red_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Red_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Red_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_Red_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_Red_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_Red_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_Red_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_Red_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_Red_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_Red_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Control_Reg_Red_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Timer_TimerUDB */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Latch_Blue */
#define Latch_Blue__0__MASK 0x02u
#define Latch_Blue__0__PC CYREG_PRT3_PC1
#define Latch_Blue__0__PORT 3u
#define Latch_Blue__0__SHIFT 1
#define Latch_Blue__AG CYREG_PRT3_AG
#define Latch_Blue__AMUX CYREG_PRT3_AMUX
#define Latch_Blue__BIE CYREG_PRT3_BIE
#define Latch_Blue__BIT_MASK CYREG_PRT3_BIT_MASK
#define Latch_Blue__BYP CYREG_PRT3_BYP
#define Latch_Blue__CTL CYREG_PRT3_CTL
#define Latch_Blue__DM0 CYREG_PRT3_DM0
#define Latch_Blue__DM1 CYREG_PRT3_DM1
#define Latch_Blue__DM2 CYREG_PRT3_DM2
#define Latch_Blue__DR CYREG_PRT3_DR
#define Latch_Blue__INP_DIS CYREG_PRT3_INP_DIS
#define Latch_Blue__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Latch_Blue__LCD_EN CYREG_PRT3_LCD_EN
#define Latch_Blue__MASK 0x02u
#define Latch_Blue__PORT 3u
#define Latch_Blue__PRT CYREG_PRT3_PRT
#define Latch_Blue__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Latch_Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Latch_Blue__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Latch_Blue__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Latch_Blue__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Latch_Blue__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Latch_Blue__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Latch_Blue__PS CYREG_PRT3_PS
#define Latch_Blue__SHIFT 1
#define Latch_Blue__SLW CYREG_PRT3_SLW

/* SRCLK_Blue */
#define SRCLK_Blue__0__MASK 0x04u
#define SRCLK_Blue__0__PC CYREG_PRT3_PC2
#define SRCLK_Blue__0__PORT 3u
#define SRCLK_Blue__0__SHIFT 2
#define SRCLK_Blue__AG CYREG_PRT3_AG
#define SRCLK_Blue__AMUX CYREG_PRT3_AMUX
#define SRCLK_Blue__BIE CYREG_PRT3_BIE
#define SRCLK_Blue__BIT_MASK CYREG_PRT3_BIT_MASK
#define SRCLK_Blue__BYP CYREG_PRT3_BYP
#define SRCLK_Blue__CTL CYREG_PRT3_CTL
#define SRCLK_Blue__DM0 CYREG_PRT3_DM0
#define SRCLK_Blue__DM1 CYREG_PRT3_DM1
#define SRCLK_Blue__DM2 CYREG_PRT3_DM2
#define SRCLK_Blue__DR CYREG_PRT3_DR
#define SRCLK_Blue__INP_DIS CYREG_PRT3_INP_DIS
#define SRCLK_Blue__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SRCLK_Blue__LCD_EN CYREG_PRT3_LCD_EN
#define SRCLK_Blue__MASK 0x04u
#define SRCLK_Blue__PORT 3u
#define SRCLK_Blue__PRT CYREG_PRT3_PRT
#define SRCLK_Blue__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SRCLK_Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SRCLK_Blue__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SRCLK_Blue__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SRCLK_Blue__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SRCLK_Blue__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SRCLK_Blue__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SRCLK_Blue__PS CYREG_PRT3_PS
#define SRCLK_Blue__SHIFT 2
#define SRCLK_Blue__SLW CYREG_PRT3_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB01_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB01_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB01_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB01_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB01_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB01_F1

/* isr_flash */
#define isr_flash__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_flash__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_flash__INTC_MASK 0x10u
#define isr_flash__INTC_NUMBER 4u
#define isr_flash__INTC_PRIOR_NUM 7u
#define isr_flash__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_flash__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_flash__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_sleep */
#define isr_sleep__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sleep__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sleep__INTC_MASK 0x20u
#define isr_sleep__INTC_NUMBER 5u
#define isr_sleep__INTC_PRIOR_NUM 7u
#define isr_sleep__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_sleep__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sleep__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Latch_Red */
#define Latch_Red__0__MASK 0x10u
#define Latch_Red__0__PC CYREG_PRT1_PC4
#define Latch_Red__0__PORT 1u
#define Latch_Red__0__SHIFT 4
#define Latch_Red__AG CYREG_PRT1_AG
#define Latch_Red__AMUX CYREG_PRT1_AMUX
#define Latch_Red__BIE CYREG_PRT1_BIE
#define Latch_Red__BIT_MASK CYREG_PRT1_BIT_MASK
#define Latch_Red__BYP CYREG_PRT1_BYP
#define Latch_Red__CTL CYREG_PRT1_CTL
#define Latch_Red__DM0 CYREG_PRT1_DM0
#define Latch_Red__DM1 CYREG_PRT1_DM1
#define Latch_Red__DM2 CYREG_PRT1_DM2
#define Latch_Red__DR CYREG_PRT1_DR
#define Latch_Red__INP_DIS CYREG_PRT1_INP_DIS
#define Latch_Red__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Latch_Red__LCD_EN CYREG_PRT1_LCD_EN
#define Latch_Red__MASK 0x10u
#define Latch_Red__PORT 1u
#define Latch_Red__PRT CYREG_PRT1_PRT
#define Latch_Red__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Latch_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Latch_Red__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Latch_Red__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Latch_Red__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Latch_Red__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Latch_Red__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Latch_Red__PS CYREG_PRT1_PS
#define Latch_Red__SHIFT 4
#define Latch_Red__SLW CYREG_PRT1_SLW

/* SRCLK_Red */
#define SRCLK_Red__0__MASK 0x40u
#define SRCLK_Red__0__PC CYREG_PRT1_PC6
#define SRCLK_Red__0__PORT 1u
#define SRCLK_Red__0__SHIFT 6
#define SRCLK_Red__AG CYREG_PRT1_AG
#define SRCLK_Red__AMUX CYREG_PRT1_AMUX
#define SRCLK_Red__BIE CYREG_PRT1_BIE
#define SRCLK_Red__BIT_MASK CYREG_PRT1_BIT_MASK
#define SRCLK_Red__BYP CYREG_PRT1_BYP
#define SRCLK_Red__CTL CYREG_PRT1_CTL
#define SRCLK_Red__DM0 CYREG_PRT1_DM0
#define SRCLK_Red__DM1 CYREG_PRT1_DM1
#define SRCLK_Red__DM2 CYREG_PRT1_DM2
#define SRCLK_Red__DR CYREG_PRT1_DR
#define SRCLK_Red__INP_DIS CYREG_PRT1_INP_DIS
#define SRCLK_Red__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SRCLK_Red__LCD_EN CYREG_PRT1_LCD_EN
#define SRCLK_Red__MASK 0x40u
#define SRCLK_Red__PORT 1u
#define SRCLK_Red__PRT CYREG_PRT1_PRT
#define SRCLK_Red__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SRCLK_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SRCLK_Red__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SRCLK_Red__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SRCLK_Red__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SRCLK_Red__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SRCLK_Red__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SRCLK_Red__PS CYREG_PRT1_PS
#define SRCLK_Red__SHIFT 6
#define SRCLK_Red__SLW CYREG_PRT1_SLW

/* isr_Sent */
#define isr_Sent__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Sent__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Sent__INTC_MASK 0x08u
#define isr_Sent__INTC_NUMBER 3u
#define isr_Sent__INTC_PRIOR_NUM 7u
#define isr_Sent__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_Sent__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Sent__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SER_Blue */
#define SER_Blue__0__MASK 0x01u
#define SER_Blue__0__PC CYREG_PRT3_PC0
#define SER_Blue__0__PORT 3u
#define SER_Blue__0__SHIFT 0
#define SER_Blue__AG CYREG_PRT3_AG
#define SER_Blue__AMUX CYREG_PRT3_AMUX
#define SER_Blue__BIE CYREG_PRT3_BIE
#define SER_Blue__BIT_MASK CYREG_PRT3_BIT_MASK
#define SER_Blue__BYP CYREG_PRT3_BYP
#define SER_Blue__CTL CYREG_PRT3_CTL
#define SER_Blue__DM0 CYREG_PRT3_DM0
#define SER_Blue__DM1 CYREG_PRT3_DM1
#define SER_Blue__DM2 CYREG_PRT3_DM2
#define SER_Blue__DR CYREG_PRT3_DR
#define SER_Blue__INP_DIS CYREG_PRT3_INP_DIS
#define SER_Blue__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SER_Blue__LCD_EN CYREG_PRT3_LCD_EN
#define SER_Blue__MASK 0x01u
#define SER_Blue__PORT 3u
#define SER_Blue__PRT CYREG_PRT3_PRT
#define SER_Blue__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SER_Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SER_Blue__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SER_Blue__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SER_Blue__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SER_Blue__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SER_Blue__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SER_Blue__PS CYREG_PRT3_PS
#define SER_Blue__SHIFT 0
#define SER_Blue__SLW CYREG_PRT3_SLW

/* SER_Red */
#define SER_Red__0__MASK 0x04u
#define SER_Red__0__PC CYREG_PRT1_PC2
#define SER_Red__0__PORT 1u
#define SER_Red__0__SHIFT 2
#define SER_Red__AG CYREG_PRT1_AG
#define SER_Red__AMUX CYREG_PRT1_AMUX
#define SER_Red__BIE CYREG_PRT1_BIE
#define SER_Red__BIT_MASK CYREG_PRT1_BIT_MASK
#define SER_Red__BYP CYREG_PRT1_BYP
#define SER_Red__CTL CYREG_PRT1_CTL
#define SER_Red__DM0 CYREG_PRT1_DM0
#define SER_Red__DM1 CYREG_PRT1_DM1
#define SER_Red__DM2 CYREG_PRT1_DM2
#define SER_Red__DR CYREG_PRT1_DR
#define SER_Red__INP_DIS CYREG_PRT1_INP_DIS
#define SER_Red__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SER_Red__LCD_EN CYREG_PRT1_LCD_EN
#define SER_Red__MASK 0x04u
#define SER_Red__PORT 1u
#define SER_Red__PRT CYREG_PRT1_PRT
#define SER_Red__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SER_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SER_Red__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SER_Red__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SER_Red__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SER_Red__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SER_Red__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SER_Red__PS CYREG_PRT1_PS
#define SER_Red__SHIFT 2
#define SER_Red__SLW CYREG_PRT1_SLW

/* Latch */
#define Latch__0__MASK 0x40u
#define Latch__0__PC CYREG_PRT12_PC6
#define Latch__0__PORT 12u
#define Latch__0__SHIFT 6
#define Latch__AG CYREG_PRT12_AG
#define Latch__BIE CYREG_PRT12_BIE
#define Latch__BIT_MASK CYREG_PRT12_BIT_MASK
#define Latch__BYP CYREG_PRT12_BYP
#define Latch__DM0 CYREG_PRT12_DM0
#define Latch__DM1 CYREG_PRT12_DM1
#define Latch__DM2 CYREG_PRT12_DM2
#define Latch__DR CYREG_PRT12_DR
#define Latch__INP_DIS CYREG_PRT12_INP_DIS
#define Latch__MASK 0x40u
#define Latch__PORT 12u
#define Latch__PRT CYREG_PRT12_PRT
#define Latch__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Latch__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Latch__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Latch__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Latch__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Latch__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Latch__PS CYREG_PRT12_PS
#define Latch__SHIFT 6
#define Latch__SIO_CFG CYREG_PRT12_SIO_CFG
#define Latch__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Latch__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Latch__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Latch__SLW CYREG_PRT12_SLW

/* SRCLK */
#define SRCLK__0__MASK 0x20u
#define SRCLK__0__PC CYREG_PRT12_PC5
#define SRCLK__0__PORT 12u
#define SRCLK__0__SHIFT 5
#define SRCLK__AG CYREG_PRT12_AG
#define SRCLK__BIE CYREG_PRT12_BIE
#define SRCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SRCLK__BYP CYREG_PRT12_BYP
#define SRCLK__DM0 CYREG_PRT12_DM0
#define SRCLK__DM1 CYREG_PRT12_DM1
#define SRCLK__DM2 CYREG_PRT12_DM2
#define SRCLK__DR CYREG_PRT12_DR
#define SRCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SRCLK__MASK 0x20u
#define SRCLK__PORT 12u
#define SRCLK__PRT CYREG_PRT12_PRT
#define SRCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SRCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SRCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SRCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SRCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SRCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SRCLK__PS CYREG_PRT12_PS
#define SRCLK__SHIFT 5
#define SRCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SRCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SRCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SRCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SRCLK__SLW CYREG_PRT12_SLW

/* SRCLR */
#define SRCLR__0__MASK 0x10u
#define SRCLR__0__PC CYREG_PRT12_PC4
#define SRCLR__0__PORT 12u
#define SRCLR__0__SHIFT 4
#define SRCLR__AG CYREG_PRT12_AG
#define SRCLR__BIE CYREG_PRT12_BIE
#define SRCLR__BIT_MASK CYREG_PRT12_BIT_MASK
#define SRCLR__BYP CYREG_PRT12_BYP
#define SRCLR__DM0 CYREG_PRT12_DM0
#define SRCLR__DM1 CYREG_PRT12_DM1
#define SRCLR__DM2 CYREG_PRT12_DM2
#define SRCLR__DR CYREG_PRT12_DR
#define SRCLR__INP_DIS CYREG_PRT12_INP_DIS
#define SRCLR__MASK 0x10u
#define SRCLR__PORT 12u
#define SRCLR__PRT CYREG_PRT12_PRT
#define SRCLR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SRCLR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SRCLR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SRCLR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SRCLR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SRCLR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SRCLR__PS CYREG_PRT12_PS
#define SRCLR__SHIFT 4
#define SRCLR__SIO_CFG CYREG_PRT12_SIO_CFG
#define SRCLR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SRCLR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SRCLR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SRCLR__SLW CYREG_PRT12_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT0_PC0
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 0
#define Rx_1__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT0_PC1
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT0_SLW

/* SER */
#define SER__0__MASK 0x01u
#define SER__0__PC CYREG_PRT6_PC0
#define SER__0__PORT 6u
#define SER__0__SHIFT 0
#define SER__AG CYREG_PRT6_AG
#define SER__AMUX CYREG_PRT6_AMUX
#define SER__BIE CYREG_PRT6_BIE
#define SER__BIT_MASK CYREG_PRT6_BIT_MASK
#define SER__BYP CYREG_PRT6_BYP
#define SER__CTL CYREG_PRT6_CTL
#define SER__DM0 CYREG_PRT6_DM0
#define SER__DM1 CYREG_PRT6_DM1
#define SER__DM2 CYREG_PRT6_DM2
#define SER__DR CYREG_PRT6_DR
#define SER__INP_DIS CYREG_PRT6_INP_DIS
#define SER__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SER__LCD_EN CYREG_PRT6_LCD_EN
#define SER__MASK 0x01u
#define SER__PORT 6u
#define SER__PRT CYREG_PRT6_PRT
#define SER__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SER__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SER__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SER__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SER__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SER__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SER__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SER__PS CYREG_PRT6_PS
#define SER__SHIFT 0
#define SER__SLW CYREG_PRT6_SLW

/* OE */
#define OE__0__MASK 0x80u
#define OE__0__PC CYREG_PRT12_PC7
#define OE__0__PORT 12u
#define OE__0__SHIFT 7
#define OE__AG CYREG_PRT12_AG
#define OE__BIE CYREG_PRT12_BIE
#define OE__BIT_MASK CYREG_PRT12_BIT_MASK
#define OE__BYP CYREG_PRT12_BYP
#define OE__DM0 CYREG_PRT12_DM0
#define OE__DM1 CYREG_PRT12_DM1
#define OE__DM2 CYREG_PRT12_DM2
#define OE__DR CYREG_PRT12_DR
#define OE__INP_DIS CYREG_PRT12_INP_DIS
#define OE__MASK 0x80u
#define OE__PORT 12u
#define OE__PRT CYREG_PRT12_PRT
#define OE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define OE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define OE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define OE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define OE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define OE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define OE__PS CYREG_PRT12_PS
#define OE__SHIFT 7
#define OE__SIO_CFG CYREG_PRT12_SIO_CFG
#define OE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define OE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define OE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define OE__SLW CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 3u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 3u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 2u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
