$date
	Sat Oct 22 20:13:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#122269
b101 !
1"
#122270
b101 &
b101 %
1$
#122271
0"
#122274
b10000 &
b10000 %
#122278
b1000 &
b1000 %
#122282
b100 &
b100 %
#122286
b10 &
b10 %
#122290
b1 &
b1 %
1#
#122294
b0 &
0#
b0 %
0$
#1184668
b1000 !
1"
#1184670
b1000 &
b1000 %
1$
#1184671
0"
#1184674
b100 &
b100 %
#1184678
b10 &
b10 %
#1184682
b1 &
b1 %
1#
#1184686
b0 &
0#
b0 %
0$
#2182725
1"
#2182726
b1000 &
b1000 %
1$
#2182727
0"
#2182730
b100 &
b100 %
#2182734
b10 &
b10 %
#2182738
b1 &
b1 %
1#
#2182742
b0 &
0#
b0 %
0$
#4500012
