Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 18 22:19:29 2025
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   460 |
|    Minimum number of control sets                        |   450 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    10 |
| Unused register locations in slices containing registers |  1401 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   460 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |    64 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |   107 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |    11 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1655 |          441 |
| No           | No                    | Yes                    |             330 |          109 |
| No           | Yes                   | No                     |             684 |          239 |
| Yes          | No                    | No                     |            3625 |          927 |
| Yes          | No                    | Yes                    |             260 |           62 |
| Yes          | Yes                   | No                     |            2029 |          532 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                   Clock Signal                                                                                                  |                                                                                                                                                   Enable Signal                                                                                                                                                   |                                                                                                                                                       Set/Reset Signal                                                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_in_0                |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[1].sampler_peripheral_op_error_inst/switch_0                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/err_unalligned_data_reg_reg |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[1].sampler_peripheral_op_error_inst/switch0                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/operation_error_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[0].sampler_peripheral_op_error_inst/switch0                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]/G0                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]_i_2_n_0                                                                                |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/rst_pipeline_reg[3]_0                                                                                                         |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[2].sampler_peripheral_op_error_inst/switch0                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_in_0_5                                                                                                                |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[2].sampler_peripheral_op_error_inst/switch_1                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0            |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]_i_2__0_n_0                                                                             |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0            |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0            |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_in_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[0].sampler_peripheral_op_error_inst/switch                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_scle_genblock[0].axis_adp_scle_inst/m_axis_pipe_reg[0][16]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0            |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]/G0                                                                                     |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_grid_genblock[0].axis_adp_grid_inst/m_axis_pipe_reg[0][16]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]/G0                                                                                     |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_data_genblock[0].axis_adp_data_inst/m_axis_pipe_reg[0][16]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                           | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__0_n_0                                                                                           |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_3                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__2_n_0                                                                                           |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_9                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0                                                                |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2_n_0                                                                                              |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[1]_i_2_n_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]_i_2_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/AR[0]                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_1                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/s_axis_tready_reg_reg_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/mem_rd_en_b_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/SR[0]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/s_axis_tready_reg_reg_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/s_axil_b_rvalid_pipe_reg_reg[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/s_axil_b_rvalid_pipe_reg_reg[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/read0_out                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/read0_out                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/mem_rd_en_b_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_4                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_9                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/store_axis_input_to_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/E[0]                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/store_axis_input_to_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/E[0]                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/m_axis_tdata_reg[15]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/m_axis_tdata_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/store_axis_input_to_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_data_genblock[0].axis_adp_data_inst/wr_ptr_reg                                                                                                                                                                                                                    | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_data_genblock[0].axis_adp_data_inst/s_rst_sync3_reg                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[5][23]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[5][31]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_5_out[7]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[6][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[6][15]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[5][15]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_data_genblock[0].axis_adp_data_inst/E[0]                                                                                                                                                                                                                          | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/rst_pipeline_reg[3]_1[0]                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_4_out[15]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_4_out[23]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_4_out[31]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_4_out[7]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_8_out[15]                                                                                                                                                                                                                                              | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[0][15]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_8_out[31]                                                                                                                                                                                                                                              | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[0][31]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_8_out[7]                                                                                                                                                                                                                                               | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[0][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_5_out[15]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_5_out[23]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_5_out[31]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/p_8_out[23]                                                                                                                                                                                                                                              | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[0][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][7]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][31]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][23]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][23]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_data_genblock[0].axis_adp_data_inst/wr_ptr_reg                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_grid_genblock[0].axis_adp_grid_inst/mem_reg_0_1_12_16_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[14][15]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][15]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][15]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][7]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][7]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][31]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][23]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][23]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][31]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][23]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[11][23]_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_scle_genblock[0].axis_adp_scle_inst/mem_reg_0_1_12_16_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[14][23]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][15]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[12][15]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][15]_i_2_n_0                                                                                                                                                                                                                                      | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[10][15]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][15]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][15]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[5][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[5][7]_i_1_n_0                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][31]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[4][15]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][15]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][31]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[6][23]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[14][31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][31]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][31]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][31]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][15]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[14][7]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[2][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[3][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[1][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][31]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[7][7]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][15]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][31]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][31]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][23]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][7]_i_2_n_0                                                                                                                                                                                                                                        | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[8][7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][15]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/mem[9][15]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/write1_out__0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/write1_out                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/E[0]                                                                                                                                                                                         | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_6                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_rd_sts_tag_reg0                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[3].axis_packet_splitter_inst/pckt_size_counter_reg                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[3].axis_packet_splitter_inst/pckt_size_counter_reg[12]_i_1__2_n_0                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[3].axis_packet_splitter_inst/pckt_size_reg_early                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[1].axis_packet_splitter_inst/pckt_size_counter_reg                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[1].axis_packet_splitter_inst/pckt_size_counter_reg[12]_i_1__0_n_0                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[1].axis_packet_splitter_inst/pckt_size_reg_early                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[2].axis_packet_splitter_inst/pckt_size_counter_reg                                                                                                                                                                       | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[2].axis_packet_splitter_inst/pckt_size_counter_reg[12]_i_1__1_n_0                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[2].axis_packet_splitter_inst/pckt_size_reg_early                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[0].axis_packet_splitter_inst/pckt_size_counter_reg_1                                                                                                                                                                     | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[0].axis_packet_splitter_inst/pckt_size_counter_reg[12]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[0].axis_packet_splitter_inst/pckt_size_reg_early_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/loc_counter_addr_reg_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                     |                                                                                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/upsize_pre.adapter_inst/p_0_in[31]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/upsize_pre.adapter_inst/p_0_in[43]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/upsize_pre.adapter_inst/p_0_in[61]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/axis_register_t_inst/store_axis_input_to_temp_3                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/axis_register_t_inst/store_axis_input_to_temp_30                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/m_axis_tdata_reg[15]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/m_axis_tdata_reg[15]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/store_axis_input_to_temp                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/m_axis_tdata_reg[15]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/axis_register_t_inst/store_axis_input_to_temp_14                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/p_1_in                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/store_axis_input_to_temp                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/mem_rd_en_a_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/p_1_in                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/store_axis_input_to_temp                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/mem_rd_en_a_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/m_axis_tdata_reg[15]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/buffer_inst/genblk1[0].reg_i_inst/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_aps_wghts_inst/axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/store_axis_input_to_temp                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/axis_register_t_inst/store_axis_input_to_temp                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg[15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.s_axis_tdata_reg[15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_size_reg                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_2                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                  |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/intra_counter_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                       |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |               12 |             30 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/s_axil_arready_next                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/ccu/register_file/E[0]                                                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/up_register_genblock.axis_register_u_inst/store_axis_input_to_temp                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/up_register_genblock.axis_register_u_inst/store_axis_input_to_temp                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/up_register_genblock.axis_register_u_inst/store_axis_input_to_temp                                                                                  |                                                                                                                                                                                                                                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                     |                                                                                                                                                                                                                                                                                                                              |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_5                                                                                                                                                                                                                                 |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                           |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                8 |             44 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                 |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                          |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                      |                                                                                                                                                                                                                                                                                                                              |               16 |             47 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/rd_en                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sm_pop_input_cmd_reg[0]                                                                                                                                                                    |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/rd_en                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]                                                                                                                                                                                    |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                8 |             50 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |               19 |             50 |         2.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               16 |             51 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               12 |             51 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               12 |             51 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               14 |             51 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               12 |             51 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                      |                                                                                                                                                                                                                                                                                                                              |               14 |             52 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               14 |             52 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                     |                                                                                                                                                                                                                                                                                                                              |               14 |             52 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                           |               13 |             54 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               15 |             58 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               10 |             58 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                        |                                                                                                                                                                                                                                                                                                                              |               12 |             58 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                       |                                                                                                                                                                                                                                                                                                                              |               13 |             58 |         4.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                        |                                                                                                                                                                                                                                                                                                                              |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               10 |             67 |         6.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_spl_wght_inst/in_axis_register_inst/m_axis_tkeep_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               20 |             69 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_spl_wght_inst/in_axis_register_inst/temp_m_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               12 |             69 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_spl_wght_inst/in_axis_register_inst/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               16 |             69 |         4.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_wght_inst/fifo_inst/m_axis_pipe_reg[0][72]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |               13 |             69 |         5.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                       |                                                                                                                                                                                                                                                                                                                              |               18 |             72 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               15 |             72 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/fifo_inst/m_axis_pipe_reg[0][72]_i_1__0_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               13 |             73 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/fifo_inst/m_axis_pipe_reg[1][63]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_mvalid_stop_reg_reg[0]                                                                                                                                                               |               26 |             73 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |               21 |             73 |         3.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                 |               23 |             73 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             80 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   | design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/Q[0]_repN_3                                                                                                                                                                                                                                 |               22 |             80 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                              |               10 |             80 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               11 |             84 |         7.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             84 |         7.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |               26 |             86 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                 |               20 |             86 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               12 |             90 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_rslt_inst/fifo_inst/mem_reg_0_1_0_5_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               13 |             98 |         7.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               13 |             98 |         7.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 | design_1_i/KanLayerInst_0/inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_0_1_0_5_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               13 |             98 |         7.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |              220 |            756 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |              216 |            894 |         4.14 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


