// Seed: 1637563414
module module_0 (
    input wor id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wire id_4
);
  assign id_2 = -1;
  assign id_2 = 1'b0;
  wire id_6 = id_0;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_17 = 32'd36,
    parameter id_6  = 32'd19
) (
    output wand id_0,
    input uwire _id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input tri _id_6,
    output wire id_7,
    input tri0 id_8,
    output logic id_9,
    input wand id_10,
    input wand id_11,
    output logic id_12,
    output wand id_13
    , id_20,
    input supply0 id_14,
    output tri1 id_15,
    input supply0 id_16,
    input tri0 _id_17,
    input uwire id_18
);
  parameter id_21 = {-1, 1};
  wire id_22;
  wire id_23;
  always @(posedge -1) begin : LABEL_0
    id_12 <= #id_8  !id_22;
  end
  always @(posedge 1) begin : LABEL_1
    id_9 <= id_1;
  end
  wire id_24;
  assign id_9 = -1'h0;
  wire [id_17 : -1] id_25;
  wire id_26;
  assign id_13 = id_21[-1];
  parameter id_27 = id_21 ? id_21[1'h0 :-1] == -1 : -1 == id_21;
  wire id_28;
  ;
  logic [id_1 : id_6] id_29 = -1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_7,
      id_4,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
