<p><br/></p><h2 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-Issues:"><strong>Issues:</strong></h2><ul><li>Results from 7nm rcworst_CCworst  &amp; cworst_CCworst libraries don't correlate with the results we see with RTLA 5nm runs &amp; NXP's internal runs.<ul><li>We are yet to figure out why 5nm runs are worse than 7nm runs[both run with cworst_CCworst libraries]. </li></ul></li><li>RTLA 7nm runs [even with cworst_CCworst libraries] don't correlate with RTLA 5nm runs.</li><li>Limited time access to RTLA &amp; since it's installed on Sula only Shivakumar &amp; Troy can run this as of now.</li><li>We need to make sure our IO constraints I2F &amp; F2I makes sense. Currently for RTLA runs we have less than 20% of the cycle available for logic on IO paths (65% [IO] + 15%[Clock uncertainty]).</li><li>We do see higher LoL in the DC_NXT runs on DMI. These are being/will be looked on by logic designers.</li><li>In RTLA we seem to be having higher &quot;clock network delay (ideal)&quot; compared to DC runs. David is going to check with Synopsys AE on this issue. </li></ul><p><br/></p><h4 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-Currentstatus:">Current status:</h4><h4 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-"> <time datetime="2021-08-24" class="date-past">24 Aug 2021</time> </h4><h5 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-Issues:.1">Issues:</h5><ul><li>RTLA: we see an issue with a delay accredited to the clock gating. (140-300ps). David P. is working with Synopsys. They have advised him to run a previous version of the tool and it is running now. (owner: David) </li><li>DCNXT: In David's MCMM run there is a problem with high fanout output from a memory that has a 310ps delay. Shiva is currently adding scenarios to his script which does not show same issue. (owner: Shiva)</li></ul><h5 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-Plan:">Plan:</h5><ol><li>We have a single corner run (cworst 125c corner) that shows dmi_a at 180ps. We believe that is good enough to present to NXP (??)</li><li>We will kick off a complete gen_wrapper run over the weekend with the goal of the following changes.<ol><li>memory slices (from NXP) for all blocks </li><li>floorplans for all blocks with memories</li><li>new MCMM (three corner) flow </li></ol></li></ol><h2 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-InitialstepstoaidRTLanalysis:"><strong>Initial</strong><strong> steps to aid RTL analysis:</strong></h2><ul><li>RTL team focus on 5nm DC_NXT &amp; RTLA runs for NXP config [1.3Ghz] for DMI, DCE &amp; DII blocks.</li><li>RTL team focus on 7nm [rcworst_CCworst] 1.6Ghz runs for IOAIU, DVE &amp; CHIAIU blocks.</li><li>Keep running 7nm NXP cfg [rcworst_CCworst] to catch new timing paths which could be as a result of new features/bug fixes.... [We can stop running this once we have characterized/analyzed 5nm runs and have high confidence on it's results].</li></ul><h2 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-DC&amp;RTLA7nmcorrelationworkwithDC_NXT/RTLA5nm:"><strong>DC &amp; RTLA 7nm correlation work with DC_NXT/RTLA 5nm:</strong></h2><ul><li>Shivakumar will be correlating DC 7nm with DC_NXT 5nm.</li><li>Troy will be correlating RTLA 7nm with RTLA 5nm.</li></ul><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164032/DMI+DC_NXT+timing+runs+using+NXP+s+cfg+5nm+runs" data-linked-resource-id="16164032" data-linked-resource-version="47" data-linked-resource-type="page">DMI DC_NXT timing runs using NXP's cfg [5nm runs]</a></p><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164048/DMI+RTLA+timing+runs+using+NXP+s+cfg+5nm+runs" data-linked-resource-id="16164048" data-linked-resource-version="21" data-linked-resource-type="page">DMI RTLA timing runs using NXP's cfg [5nm runs]</a></p><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164568/Block+level+timing+path+tracking" data-linked-resource-id="16164568" data-linked-resource-version="9" data-linked-resource-type="page">Block level timing path tracking</a></p><h2 id="DC7nm,RTLA7nm,DC_NXT5nm,RTLA5nmruns:-AdditionalLinks"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Misc+links" rel="nofollow">Additional Links</a></h2><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163272/Beta+2+NXP+cfg+DC_NXT+run" data-linked-resource-id="16163272" data-linked-resource-version="10" data-linked-resource-type="page">Beta 2 NXP cfg DC_NXT run</a></p><p><br/></p>