Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 27 12:52:56 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: VSync/HS/Can_write_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.854        0.000                      0                   13        0.248        0.000                      0                   13        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  pixelClock_clk_wiz_0  {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
  pixelClock_clk_wiz_0       36.854        0.000                      0                   13        0.248        0.000                      0                   13       19.363        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_clk_wiz_0
  To Clock:  pixelClock_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.854ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.840ns (30.983%)  route 1.871ns (69.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=4, routed)           1.073     0.660    VSync/HS/HCounter[3]
    SLICE_X0Y142         LUT6 (Prop_lut6_I4_O)        0.297     0.957 r  VSync/HS/HCounter[7]_i_2/O
                         net (fo=2, routed)           0.798     1.755    VSync/HS/HCounter[7]_i_2_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124     1.879 r  VSync/HS/HCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.879    VSync/HS/HCounter_0[6]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.029    38.733    VSync/HS/HCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.733    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 36.854    

Slack (MET) :             36.874ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.866ns (31.639%)  route 1.871ns (68.361%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=4, routed)           1.073     0.660    VSync/HS/HCounter[3]
    SLICE_X0Y142         LUT6 (Prop_lut6_I4_O)        0.297     0.957 r  VSync/HS/HCounter[7]_i_2/O
                         net (fo=2, routed)           0.798     1.755    VSync/HS/HCounter[7]_i_2_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.150     1.905 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.905    VSync/HS/HCounter_0[7]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.075    38.779    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 36.874    

Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Sync_reg/S
                            (rising edge-triggered cell FDSE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.718ns (32.454%)  route 1.494ns (67.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.914     0.501    VSync/HS/HCounter[7]
    SLICE_X0Y142         LUT6 (Prop_lut6_I4_O)        0.299     0.800 r  VSync/HS/Sync_i_1/O
                         net (fo=1, routed)           0.581     1.380    VSync/HS/Sync_i_1_n_0
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y142         FDSE (Setup_fdse_C_S)       -0.429    38.275    VSync/HS/Sync_reg
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.895    

Slack (MET) :             36.949ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.072ns (40.536%)  route 1.573ns (59.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.895     0.482    VSync/HS/HCounter[4]
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.327     0.809 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.677     1.486    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I0_O)        0.326     1.812 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    VSync/HS/HCounter_0[5]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.032    38.761    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                 36.949    

Slack (MET) :             36.994ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.072ns (41.663%)  route 1.501ns (58.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.895     0.482    VSync/HS/HCounter[4]
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.327     0.809 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.606     1.415    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I2_O)        0.326     1.741 r  VSync/HS/HCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.741    VSync/HS/HCounter_0[9]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.031    38.735    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                 36.994    

Slack (MET) :             37.273ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.072ns (46.730%)  route 1.222ns (53.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.895     0.482    VSync/HS/HCounter[4]
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.327     0.809 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.327     1.136    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I5_O)        0.326     1.462 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.462    VSync/HS/HCounter_0[8]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.031    38.735    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 37.273    

Slack (MET) :             37.712ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.718ns (39.833%)  route 1.085ns (60.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.895     0.482    VSync/HS/HCounter[4]
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.299     0.781 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.189     0.970    VSync/HS/HCounter_0[4]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.047    38.682    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.682    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 37.712    

Slack (MET) :             38.024ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Sync_reg/D
                            (rising edge-triggered cell FDSE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.718ns (46.513%)  route 0.826ns (53.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.826     0.413    VSync/HS/HCounter[7]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.299     0.712 r  VSync/HS/Sync_i_2/O
                         net (fo=1, routed)           0.000     0.712    VSync/HS/p_1_in
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y142         FDSE (Setup_fdse_C_D)        0.031    38.735    VSync/HS/Sync_reg
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 38.024    

Slack (MET) :             38.112ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Can_write_reg/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.718ns (49.395%)  route 0.736ns (50.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.419    -0.413 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.736     0.323    VSync/HS/HCounter[7]
    SLICE_X1Y142         LUT3 (Prop_lut3_I1_O)        0.299     0.622 r  VSync/HS/Can_write_i_1/O
                         net (fo=1, routed)           0.000     0.622    VSync/HS/Can_write_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  VSync/HS/Can_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/Can_write_reg/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.029    38.733    VSync/HS/Can_write_reg
  -------------------------------------------------------------------
                         required time                         38.733    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 38.112    

Slack (MET) :             38.178ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.708    -0.832    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.715     0.302    VSync/HS/HCounter[1]
    SLICE_X1Y142         LUT2 (Prop_lut2_I1_O)        0.324     0.626 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.626    VSync/HS/HCounter_0[1]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.588    38.292    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.075    38.804    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 38.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Can_write_reg/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.439%)  route 0.169ns (47.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  VSync/HS/HCounter_reg[9]/Q
                         net (fo=5, routed)           0.169    -0.257    VSync/HS/HCounter[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  VSync/HS/Can_write_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VSync/HS/Can_write_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  VSync/HS/Can_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/Can_write_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.460    VSync/HS/Can_write_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.227ns (63.062%)  route 0.133ns (36.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.133    -0.306    VSync/HS/HCounter[7]
    SLICE_X1Y142         LUT6 (Prop_lut6_I2_O)        0.099    -0.207 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VSync/HS/HCounter_0[5]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.459    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Sync_reg/D
                            (rising edge-triggered cell FDSE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.590%)  route 0.175ns (48.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=6, routed)           0.175    -0.252    VSync/HS/HCounter[8]
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  VSync/HS/Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.207    VSync/HS/p_1_in
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X0Y142         FDSE                                         r  VSync/HS/Sync_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y142         FDSE (Hold_fdse_C_D)         0.092    -0.459    VSync/HS/Sync_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.309    VSync/HS/HCounter[1]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.104    -0.205 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    VSync/HS/HCounter_0[3]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.309    VSync/HS/HCounter[1]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.098    -0.211 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VSync/HS/HCounter_0[2]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.475    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=6, routed)           0.184    -0.243    VSync/HS/HCounter[8]
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    VSync/HS/HCounter_0[8]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.421%)  route 0.206ns (52.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/HS/HCounter_reg[5]/Q
                         net (fo=6, routed)           0.206    -0.220    VSync/HS/HCounter[5]
    SLICE_X0Y141         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  VSync/HS/HCounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    VSync/HS/HCounter_0[9]
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X0Y141         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.459    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.184ns (42.182%)  route 0.252ns (57.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=7, routed)           0.252    -0.174    VSync/HS/HCounter[0]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.043    -0.131 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VSync/HS/HCounter_0[1]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.243%)  route 0.234ns (55.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.247    VSync/HS/HCounter[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.045    -0.202 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.055    -0.147    VSync/HS/HCounter_0[4]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.075    -0.492    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.445%)  route 0.252ns (57.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.597    -0.567    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=7, routed)           0.252    -0.174    VSync/HS/HCounter[0]
    SLICE_X1Y142         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 r  VSync/HS/HCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    VSync/HS/HCounter_0[0]
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.870    -0.803    VSync/HS/pixelClock
    SLICE_X1Y142         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.475    VSync/HS/HCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/Can_write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     VSync/HS/HCounter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/Can_write_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     VSync/HS/HCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     VSync/HS/HCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/Can_write_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/Can_write_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     VSync/HS/HCounter_reg[3]/C



