<stg><name>conv2</name>


<trans_list>

<trans id="2219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="10" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="99" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
.preheader178.preheader:4  %sext_ln59 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader178.preheader:5  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
.preheader178.preheader:10  %temp_V = alloca [1568 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:0  %bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)

]]></Node>
<StgValue><ssdm name="bias_V_offset_read"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:1  %weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)

]]></Node>
<StgValue><ssdm name="weight_V_offset_read"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:2  %outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)

]]></Node>
<StgValue><ssdm name="outputConv_V_offset_s"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 3136, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 1152, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 1568, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader178.preheader:12  br label %.preheader178

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader178:0  %i_0 = phi i11 [ %i, %0 ], [ 0, %.preheader178.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader178:1  %icmp_ln64 = icmp eq i11 %i_0, -480

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader178:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader178:3  %i = add i11 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader178:4  br i1 %icmp_ln64, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:1  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([1568 x i8]* %temp_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="32">
<![CDATA[
:1  %sext_ln1117_183 = sext i32 %bias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln1117_183"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="32">
<![CDATA[
:2  %sext_ln203 = sext i32 %weight_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="34" op_0_bw="32">
<![CDATA[
:3  %sext_ln73 = sext i32 %outputConv_V_offset_s to i34

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln65 = zext i11 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_V_addr = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="temp_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:3  store i8 %input_V_addr_read, i8* %temp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader178

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader176:0  %indvar_flatten202 = phi i12 [ 0, %1 ], [ %add_ln73, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten202"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader176:1  %co_0 = phi i5 [ 0, %1 ], [ %select_ln103_1, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader176:2  %indvar_flatten = phi i8 [ 0, %1 ], [ %select_ln75_28, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader176:3  %h_0 = phi i4 [ 0, %1 ], [ %select_ln75_27, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader176:4  %w_0 = phi i4 [ 0, %1 ], [ %w, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="5">
<![CDATA[
.preheader176:5  %trunc_ln93 = trunc i5 %co_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader176:6  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="10">
<![CDATA[
.preheader176:7  %zext_ln93 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader176:8  %shl_ln93_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="7">
<![CDATA[
.preheader176:9  %zext_ln93_1 = zext i7 %shl_ln93_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:10  %out1 = add i11 %zext_ln93, %zext_ln93_1

]]></Node>
<StgValue><ssdm name="out1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="4">
<![CDATA[
.preheader176:11  %zext_ln75 = zext i4 %h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader176:12  %shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.preheader176:13  %zext_ln103 = zext i8 %shl_ln1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader176:14  %shl_ln103_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln103_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="5">
<![CDATA[
.preheader176:15  %zext_ln103_1 = zext i5 %shl_ln103_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:16  %sub_ln103 = sub i9 %zext_ln103, %zext_ln103_1

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:17  %sext_ln103 = sext i9 %sub_ln103 to i11

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:18  %sext_ln103_1 = sext i9 %sub_ln103 to i10

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader176:19  %add_ln88 = add i5 -1, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:20  %icmp_ln91 = icmp ne i4 %h_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader176:21  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader176:22  %shl_ln92_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="6">
<![CDATA[
.preheader176:23  %sext_ln92 = sext i6 %shl_ln92_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:24  %sub_ln92 = sub i9 %shl_ln2, %sext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:25  %sext_ln92_1 = sext i9 %sub_ln92 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:26  %sext_ln92_2 = sext i9 %sub_ln92 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:27  %h = add i4 1, %h_0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:28  %icmp_ln91_3 = icmp ult i4 %h, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_3"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader176:29  %shl_ln92_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
.preheader176:30  %zext_ln92 = zext i8 %shl_ln92_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader176:31  %shl_ln92_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="5">
<![CDATA[
.preheader176:32  %zext_ln92_1 = zext i5 %shl_ln92_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:33  %sub_ln92_1 = sub i9 %zext_ln92, %zext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:34  %sext_ln92_3 = sext i9 %sub_ln92_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:35  %sext_ln92_4 = sext i9 %sub_ln92_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:36  %add_ln92_9 = add i9 196, %sub_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_9"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:37  %add_ln92_11 = add i9 196, %sub_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_11"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:38  %add_ln92_13 = add i9 196, %sub_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_13"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:39  %add_ln92_15 = add i10 392, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_15"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:40  %add_ln92_17 = add i10 392, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_17"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:41  %add_ln92_20 = add i10 392, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_20"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:42  %add_ln92_22 = add i10 -436, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_22"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:43  %add_ln92_24 = add i10 -436, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_24"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:44  %add_ln92_26 = add i10 -436, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_26"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:45  %add_ln92_28 = add i10 -240, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_28"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:46  %add_ln92_30 = add i10 -240, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_30"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:47  %add_ln92_32 = add i10 -240, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_32"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:48  %add_ln92_34 = add i11 980, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_34"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:49  %add_ln92_37 = add i11 980, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_37"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:50  %add_ln92_39 = add i11 980, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_39"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:51  %add_ln92_41 = add i11 -872, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_41"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:52  %add_ln92_43 = add i11 -872, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_43"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:53  %add_ln92_45 = add i11 -872, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_45"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:54  %add_ln92_47 = add i11 -676, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_47"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:55  %add_ln92_49 = add i11 -676, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_49"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:56  %add_ln92_51 = add i11 -676, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_51"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader176:57  %icmp_ln73 = icmp eq i12 %indvar_flatten202, -960

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader176:58  %add_ln73 = add i12 1, %indvar_flatten202

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader176:59  br i1 %icmp_ln73, label %2, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_begin:1  %icmp_ln75 = icmp eq i8 %indvar_flatten, -60

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:2  %select_ln103 = select i1 %icmp_ln75, i4 0, i4 %h_0

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:3  %add_ln73_1 = add i5 1, %co_0

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2_begin:4  %select_ln103_1 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="5">
<![CDATA[
hls_label_2_begin:5  %zext_ln93_4 = zext i5 %select_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="5">
<![CDATA[
hls_label_2_begin:6  %trunc_ln93_1 = trunc i5 %add_ln73_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
hls_label_2_begin:7  %shl_ln93_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_mid1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2_begin:8  %zext_ln93_2 = zext i10 %shl_ln93_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_2_begin:9  %shl_ln93_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_1_mid1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="7">
<![CDATA[
hls_label_2_begin:10  %zext_ln93_3 = zext i7 %shl_ln93_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:11  %add_ln93_1 = add i11 %zext_ln93_3, %zext_ln93_2

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2_begin:12  %select_ln103_4 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln103_4"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:15  %select_ln103_3 = select i1 %icmp_ln75, i11 %add_ln93_1, i11 %out1

]]></Node>
<StgValue><ssdm name="select_ln103_3"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:162  %xor_ln103 = xor i1 %icmp_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:163  %and_ln103 = and i1 %icmp_ln91, %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:188  %icmp_ln77 = icmp eq i4 %w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:189  %and_ln103_1 = and i1 %icmp_ln77, %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:190  %add_ln88_2 = add i4 1, %select_ln103

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="4">
<![CDATA[
hls_label_2_begin:191  %zext_ln88 = zext i4 %add_ln88_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:206  %or_ln75 = or i1 %and_ln103_1, %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:207  %select_ln75 = select i1 %or_ln75, i4 0, i4 %w_0

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:209  %add_ln88_3 = add i5 -1, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:210  %icmp_ln91_4 = icmp ne i4 %add_ln88_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_4"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2_begin:211  %select_ln75_2 = select i1 %and_ln103_1, i1 %icmp_ln91_4, i1 %and_ln103

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:270  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_2_begin:272  %add_ln79 = add i33 %sext_ln1117_183, %zext_ln93_4

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="33">
<![CDATA[
hls_label_2_begin:273  %sext_ln79 = sext i33 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_2_begin:274  %bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_end:16  %add_ln75 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_2_end:17  %select_ln75_28 = select i1 %icmp_ln75, i8 1, i8 %add_ln75

]]></Node>
<StgValue><ssdm name="select_ln75_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:16  %zext_ln103_3 = zext i11 %select_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:161  %select_ln103_5 = select i1 %icmp_ln75, i9 0, i9 %sub_ln103

]]></Node>
<StgValue><ssdm name="select_ln103_5"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:164  %select_ln103_6 = select i1 %icmp_ln75, i9 -14, i9 %sub_ln92

]]></Node>
<StgValue><ssdm name="select_ln103_6"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:165  %or_ln103_5 = or i1 %icmp_ln75, %icmp_ln91_3

]]></Node>
<StgValue><ssdm name="or_ln103_5"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:166  %select_ln103_7 = select i1 %icmp_ln75, i9 14, i9 %sub_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln103_7"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:167  %select_ln103_8 = select i1 %icmp_ln75, i9 182, i9 %add_ln92_9

]]></Node>
<StgValue><ssdm name="select_ln103_8"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:168  %select_ln103_9 = select i1 %icmp_ln75, i9 196, i9 %add_ln92_11

]]></Node>
<StgValue><ssdm name="select_ln103_9"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:169  %select_ln103_10 = select i1 %icmp_ln75, i9 210, i9 %add_ln92_13

]]></Node>
<StgValue><ssdm name="select_ln103_10"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:170  %select_ln103_11 = select i1 %icmp_ln75, i10 378, i10 %add_ln92_15

]]></Node>
<StgValue><ssdm name="select_ln103_11"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:171  %select_ln103_12 = select i1 %icmp_ln75, i10 392, i10 %add_ln92_17

]]></Node>
<StgValue><ssdm name="select_ln103_12"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:172  %select_ln103_13 = select i1 %icmp_ln75, i10 406, i10 %add_ln92_20

]]></Node>
<StgValue><ssdm name="select_ln103_13"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:173  %select_ln103_14 = select i1 %icmp_ln75, i10 -450, i10 %add_ln92_22

]]></Node>
<StgValue><ssdm name="select_ln103_14"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:174  %select_ln103_15 = select i1 %icmp_ln75, i10 -436, i10 %add_ln92_24

]]></Node>
<StgValue><ssdm name="select_ln103_15"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:175  %select_ln103_16 = select i1 %icmp_ln75, i10 -422, i10 %add_ln92_26

]]></Node>
<StgValue><ssdm name="select_ln103_16"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:176  %select_ln103_17 = select i1 %icmp_ln75, i10 -254, i10 %add_ln92_28

]]></Node>
<StgValue><ssdm name="select_ln103_17"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:177  %select_ln103_18 = select i1 %icmp_ln75, i10 -240, i10 %add_ln92_30

]]></Node>
<StgValue><ssdm name="select_ln103_18"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:178  %select_ln103_19 = select i1 %icmp_ln75, i10 -226, i10 %add_ln92_32

]]></Node>
<StgValue><ssdm name="select_ln103_19"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:179  %select_ln103_20 = select i1 %icmp_ln75, i11 966, i11 %add_ln92_34

]]></Node>
<StgValue><ssdm name="select_ln103_20"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:180  %select_ln103_21 = select i1 %icmp_ln75, i11 980, i11 %add_ln92_37

]]></Node>
<StgValue><ssdm name="select_ln103_21"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:181  %select_ln103_22 = select i1 %icmp_ln75, i11 994, i11 %add_ln92_39

]]></Node>
<StgValue><ssdm name="select_ln103_22"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:182  %select_ln103_23 = select i1 %icmp_ln75, i11 -886, i11 %add_ln92_41

]]></Node>
<StgValue><ssdm name="select_ln103_23"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:183  %select_ln103_24 = select i1 %icmp_ln75, i11 -872, i11 %add_ln92_43

]]></Node>
<StgValue><ssdm name="select_ln103_24"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:184  %select_ln103_25 = select i1 %icmp_ln75, i11 -858, i11 %add_ln92_45

]]></Node>
<StgValue><ssdm name="select_ln103_25"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:185  %select_ln103_26 = select i1 %icmp_ln75, i11 -690, i11 %add_ln92_47

]]></Node>
<StgValue><ssdm name="select_ln103_26"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:186  %select_ln103_27 = select i1 %icmp_ln75, i11 -676, i11 %add_ln92_49

]]></Node>
<StgValue><ssdm name="select_ln103_27"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:187  %select_ln103_28 = select i1 %icmp_ln75, i11 -662, i11 %add_ln92_51

]]></Node>
<StgValue><ssdm name="select_ln103_28"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:192  %shl_ln92_2_dup = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2_dup"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
hls_label_2_begin:193  %zext_ln92_2 = zext i8 %shl_ln92_2_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_2_begin:194  %shl_ln92_3_dup = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3_dup"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:195  %zext_ln92_3 = zext i5 %shl_ln92_3_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:196  %sub_ln92_2 = sub i9 %zext_ln92_2, %zext_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:197  %sext_ln92_5 = sext i9 %sub_ln92_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:198  %sext_ln92_6 = sext i9 %sub_ln92_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:199  %add_ln92_93 = add i9 196, %sub_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_93"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:200  %add_ln92_94 = add i10 392, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_94"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:201  %add_ln92_95 = add i10 -436, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_95"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:202  %add_ln92_96 = add i10 -240, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_96"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:203  %add_ln92_97 = add i11 980, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_97"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:204  %add_ln92_98 = add i11 -872, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_98"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:205  %add_ln92_99 = add i11 -676, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_99"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:208  %select_ln75_1 = select i1 %and_ln103_1, i9 %sub_ln92_2, i9 %select_ln103_5

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_2_begin:212  %shl_ln92_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_mid1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_2_begin:213  %shl_ln92_1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_1_mid1"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="6">
<![CDATA[
hls_label_2_begin:214  %sext_ln92_7 = sext i6 %shl_ln92_1_mid1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:215  %sub_ln92_3 = sub i9 %shl_ln92_mid1, %sext_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:216  %select_ln75_3 = select i1 %and_ln103_1, i9 %sub_ln92_3, i9 %select_ln103_6

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:217  %sext_ln92_8 = sext i9 %sub_ln92_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_8"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:218  %sext_ln92_9 = sext i9 %sub_ln92_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_9"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:219  %add_ln88_4 = add i4 2, %select_ln103

]]></Node>
<StgValue><ssdm name="add_ln88_4"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:220  %icmp_ln91_5 = icmp ult i4 %add_ln88_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_5"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2_begin:221  %select_ln75_4 = select i1 %and_ln103_1, i1 %icmp_ln91_5, i1 %or_ln103_5

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:222  %shl_ln92_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2_mid1"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
hls_label_2_begin:223  %zext_ln92_4 = zext i8 %shl_ln92_2_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_2_begin:224  %shl_ln92_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3_mid1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:225  %zext_ln92_5 = zext i5 %shl_ln92_3_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:226  %sub_ln92_4 = sub i9 %zext_ln92_4, %zext_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:227  %select_ln75_5 = select i1 %and_ln103_1, i9 %sub_ln92_4, i9 %select_ln103_7

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:228  %sext_ln92_10 = sext i9 %sub_ln92_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_10"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:229  %sext_ln92_11 = sext i9 %sub_ln92_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_11"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:230  %add_ln92_100 = add i9 196, %sub_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_100"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:231  %select_ln75_6 = select i1 %and_ln103_1, i9 %add_ln92_100, i9 %select_ln103_8

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:232  %select_ln75_7 = select i1 %and_ln103_1, i9 %add_ln92_93, i9 %select_ln103_9

]]></Node>
<StgValue><ssdm name="select_ln75_7"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:233  %add_ln92_101 = add i9 196, %sub_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_101"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:234  %select_ln75_8 = select i1 %and_ln103_1, i9 %add_ln92_101, i9 %select_ln103_10

]]></Node>
<StgValue><ssdm name="select_ln75_8"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:235  %add_ln92_102 = add i10 392, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_102"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:236  %select_ln75_9 = select i1 %and_ln103_1, i10 %add_ln92_102, i10 %select_ln103_11

]]></Node>
<StgValue><ssdm name="select_ln75_9"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:237  %select_ln75_10 = select i1 %and_ln103_1, i10 %add_ln92_94, i10 %select_ln103_12

]]></Node>
<StgValue><ssdm name="select_ln75_10"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:238  %add_ln92_103 = add i10 392, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_103"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:239  %select_ln75_11 = select i1 %and_ln103_1, i10 %add_ln92_103, i10 %select_ln103_13

]]></Node>
<StgValue><ssdm name="select_ln75_11"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:240  %add_ln92_104 = add i10 -436, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_104"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:241  %select_ln75_12 = select i1 %and_ln103_1, i10 %add_ln92_104, i10 %select_ln103_14

]]></Node>
<StgValue><ssdm name="select_ln75_12"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:242  %select_ln75_13 = select i1 %and_ln103_1, i10 %add_ln92_95, i10 %select_ln103_15

]]></Node>
<StgValue><ssdm name="select_ln75_13"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:243  %add_ln92_105 = add i10 -436, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_105"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:244  %select_ln75_14 = select i1 %and_ln103_1, i10 %add_ln92_105, i10 %select_ln103_16

]]></Node>
<StgValue><ssdm name="select_ln75_14"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:245  %add_ln92_106 = add i10 -240, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_106"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:246  %select_ln75_15 = select i1 %and_ln103_1, i10 %add_ln92_106, i10 %select_ln103_17

]]></Node>
<StgValue><ssdm name="select_ln75_15"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:247  %select_ln75_16 = select i1 %and_ln103_1, i10 %add_ln92_96, i10 %select_ln103_18

]]></Node>
<StgValue><ssdm name="select_ln75_16"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:248  %add_ln92_107 = add i10 -240, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_107"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:249  %select_ln75_17 = select i1 %and_ln103_1, i10 %add_ln92_107, i10 %select_ln103_19

]]></Node>
<StgValue><ssdm name="select_ln75_17"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:250  %add_ln92_108 = add i11 980, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_108"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:251  %select_ln75_18 = select i1 %and_ln103_1, i11 %add_ln92_108, i11 %select_ln103_20

]]></Node>
<StgValue><ssdm name="select_ln75_18"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:252  %select_ln75_19 = select i1 %and_ln103_1, i11 %add_ln92_97, i11 %select_ln103_21

]]></Node>
<StgValue><ssdm name="select_ln75_19"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:253  %add_ln92_109 = add i11 980, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_109"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:254  %select_ln75_20 = select i1 %and_ln103_1, i11 %add_ln92_109, i11 %select_ln103_22

]]></Node>
<StgValue><ssdm name="select_ln75_20"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:255  %add_ln92_110 = add i11 -872, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_110"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:256  %select_ln75_21 = select i1 %and_ln103_1, i11 %add_ln92_110, i11 %select_ln103_23

]]></Node>
<StgValue><ssdm name="select_ln75_21"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:257  %select_ln75_22 = select i1 %and_ln103_1, i11 %add_ln92_98, i11 %select_ln103_24

]]></Node>
<StgValue><ssdm name="select_ln75_22"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:258  %add_ln92_111 = add i11 -872, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_111"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:259  %select_ln75_23 = select i1 %and_ln103_1, i11 %add_ln92_111, i11 %select_ln103_25

]]></Node>
<StgValue><ssdm name="select_ln75_23"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:260  %add_ln92_112 = add i11 -676, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_112"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:261  %select_ln75_24 = select i1 %and_ln103_1, i11 %add_ln92_112, i11 %select_ln103_26

]]></Node>
<StgValue><ssdm name="select_ln75_24"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:262  %select_ln75_25 = select i1 %and_ln103_1, i11 %add_ln92_99, i11 %select_ln103_27

]]></Node>
<StgValue><ssdm name="select_ln75_25"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:263  %add_ln92_113 = add i11 -676, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_113"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:264  %select_ln75_26 = select i1 %and_ln103_1, i11 %add_ln92_113, i11 %select_ln103_28

]]></Node>
<StgValue><ssdm name="select_ln75_26"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:265  %select_ln75_27 = select i1 %and_ln103_1, i4 %add_ln88_2, i4 %select_ln103

]]></Node>
<StgValue><ssdm name="select_ln75_27"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="4">
<![CDATA[
hls_label_2_begin:269  %zext_ln77_3 = zext i4 %select_ln75 to i5

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:277  %add_ln89 = add i5 -1, %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:280  %sext_ln89_2 = sext i5 %add_ln89 to i9

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:281  %icmp_ln91_1 = icmp ne i4 %select_ln75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:282  %and_ln91 = and i1 %select_ln75_2, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:0  %add_ln92 = add i9 %sext_ln89_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:1  %sext_ln97 = sext i9 %add_ln92 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:2  %temp_V_addr_1 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97

]]></Node>
<StgValue><ssdm name="temp_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:3  %temp_V_load = load i8* %temp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:5  %add_ln1117 = add i33 %zext_ln103_3, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:6  %sext_ln1117_184 = sext i33 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_184"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:7  %bias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1117_184

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:17  %or_ln103 = or i11 %select_ln103_3, 1

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:18  %zext_ln103_4 = zext i11 %or_ln103 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="4">
<![CDATA[
hls_label_2_begin:268  %zext_ln77_2 = zext i4 %select_ln75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:3  %temp_V_load = load i8* %temp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:0  %add_ln92_1 = add i9 %zext_ln77_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:1  %sext_ln97_1 = sext i9 %add_ln92_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:2  %temp_V_addr_2 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="temp_V_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:3  %temp_V_load_1 = load i8* %temp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_1"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:5  %add_ln1117_1 = add i33 %zext_ln103_4, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:6  %sext_ln1117_185 = sext i33 %add_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_185"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:7  %bias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117_185

]]></Node>
<StgValue><ssdm name="bias_V_addr_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:19  %or_ln103_1 = or i11 %select_ln103_3, 2

]]></Node>
<StgValue><ssdm name="or_ln103_1"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:20  %zext_ln103_5 = zext i11 %or_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.1:1  %w = add i4 %select_ln75, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:4  %zext_ln89_2 = zext i4 %w to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:3  %temp_V_load_1 = load i8* %temp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.2:1  %icmp_ln91_2 = icmp ult i4 %w, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_2"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.0.2:2  %and_ln91_1 = and i1 %select_ln75_2, %icmp_ln91_2

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:0  %add_ln92_2 = add i9 %zext_ln89_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:1  %sext_ln97_2 = sext i9 %add_ln92_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:2  %temp_V_addr_3 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="temp_V_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:3  %temp_V_load_2 = load i8* %temp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_2"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:5  %add_ln1117_2 = add i33 %zext_ln103_5, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:6  %sext_ln1117_186 = sext i33 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_186"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:7  %bias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_186

]]></Node>
<StgValue><ssdm name="bias_V_addr_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:21  %or_ln103_2 = or i11 %select_ln103_3, 3

]]></Node>
<StgValue><ssdm name="or_ln103_2"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:22  %zext_ln103_6 = zext i11 %or_ln103_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_6"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:3  %temp_V_load_2 = load i8* %temp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_2"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:0  %add_ln92_3 = add i9 %sext_ln89_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_3"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:1  %sext_ln97_3 = sext i9 %add_ln92_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_3"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:2  %temp_V_addr_4 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_4"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:3  %temp_V_load_3 = load i8* %temp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_3"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:5  %add_ln1117_3 = add i33 %zext_ln103_6, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:6  %sext_ln1117_187 = sext i33 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_187"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:7  %bias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_187

]]></Node>
<StgValue><ssdm name="bias_V_addr_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2_begin:23  %zext_ln103_7 = zext i11 %or_ln103_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln103_7"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:24  %add_ln103 = add i12 1, %zext_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:25  %zext_ln103_8 = zext i12 %add_ln103 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_8"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:26  %add_ln103_1 = add i12 2, %zext_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:27  %zext_ln103_9 = zext i12 %add_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_9"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:3  %temp_V_load_3 = load i8* %temp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_3"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:1  %add_ln92_4 = add i9 %zext_ln77_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_4"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:2  %sext_ln97_4 = sext i9 %add_ln92_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_4"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:3  %temp_V_addr_5 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="temp_V_addr_5"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:4  %temp_V_load_4 = load i8* %temp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_4"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:6  %add_ln1117_4 = add i33 %zext_ln103_8, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:7  %sext_ln1117_188 = sext i33 %add_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_188"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:8  %bias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_188

]]></Node>
<StgValue><ssdm name="bias_V_addr_5"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:5  %add_ln1117_5 = add i33 %zext_ln103_9, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:6  %sext_ln1117_189 = sext i33 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_189"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:7  %bias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_189

]]></Node>
<StgValue><ssdm name="bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="398" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:4  %temp_V_load_4 = load i8* %temp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_4"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:0  %add_ln92_5 = add i9 %zext_ln89_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_5"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:1  %sext_ln97_5 = sext i9 %add_ln92_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_5"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:2  %temp_V_addr_6 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="temp_V_addr_6"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:3  %temp_V_load_5 = load i8* %temp_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:28  %or_ln103_3 = or i11 %select_ln103_3, 6

]]></Node>
<StgValue><ssdm name="or_ln103_3"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:29  %zext_ln103_10 = zext i11 %or_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_10"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:3  %temp_V_load_5 = load i8* %temp_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_5"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0.2:1  %and_ln91_2 = and i1 %select_ln75_4, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91_2"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:0  %add_ln92_6 = add i9 %select_ln75_5, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_6"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:1  %zext_ln97 = zext i9 %add_ln92_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:2  %temp_V_addr_7 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="temp_V_addr_7"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:3  %temp_V_load_6 = load i8* %temp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_6"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:5  %add_ln1117_6 = add i33 %zext_ln103_10, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:6  %sext_ln1117_190 = sext i33 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_190"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:7  %bias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_190

]]></Node>
<StgValue><ssdm name="bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:30  %or_ln103_4 = or i11 %select_ln103_3, 7

]]></Node>
<StgValue><ssdm name="or_ln103_4"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:31  %zext_ln103_11 = zext i11 %or_ln103_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_11"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_2_begin:276  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:3  %temp_V_load_6 = load i8* %temp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_6"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:0  %add_ln92_7 = add i9 %select_ln75_5, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_7"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:1  %zext_ln97_1 = zext i9 %add_ln92_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:2  %temp_V_addr_8 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="temp_V_addr_8"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:3  %temp_V_load_7 = load i8* %temp_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_7"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:5  %add_ln1117_7 = add i33 %zext_ln103_11, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:6  %sext_ln1117_191 = sext i33 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_191"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:7  %bias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_191

]]></Node>
<StgValue><ssdm name="bias_V_addr_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2_begin:32  %zext_ln103_12 = zext i11 %or_ln103_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln103_12"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:33  %add_ln103_2 = add i12 2, %zext_ln103_12

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:34  %zext_ln103_13 = zext i12 %add_ln103_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_13"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:283  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0, label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:9  %bias_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_1_read"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:3  %temp_V_load_7 = load i8* %temp_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_7"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.2.2:1  %and_ln91_3 = and i1 %select_ln75_4, %icmp_ln91_2

]]></Node>
<StgValue><ssdm name="and_ln91_3"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:0  %add_ln92_8 = add i9 %select_ln75_5, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_8"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:1  %zext_ln97_2 = zext i9 %add_ln92_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:2  %temp_V_addr_9 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_2

]]></Node>
<StgValue><ssdm name="temp_V_addr_9"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:3  %temp_V_load_8 = load i8* %temp_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_8"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:5  %add_ln1117_8 = add i33 %zext_ln103_13, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:6  %sext_ln1117_192 = sext i33 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_192"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:7  %bias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_192

]]></Node>
<StgValue><ssdm name="bias_V_addr_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="466" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:35  %add_ln103_3 = add i11 9, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:36  %zext_ln103_14 = zext i11 %add_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_14"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:4  %sext_ln1117 = sext i8 %temp_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:10  %sext_ln1118 = sext i8 %bias_V_addr_1_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:11  %mul_ln1118 = mul i11 %sext_ln1117, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:12  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:13  %add_ln703 = add i8 %sum_V, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:14  br label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:9  %bias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_2)

]]></Node>
<StgValue><ssdm name="bias_V_addr_2_read"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:3  %temp_V_load_8 = load i8* %temp_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_8"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:0  %add_ln92_10 = add i9 %select_ln75_6, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_10"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:1  %zext_ln97_3 = zext i9 %add_ln92_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:2  %temp_V_addr_10 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_10"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:3  %temp_V_load_9 = load i8* %temp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_9"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:5  %add_ln1117_9 = add i33 %zext_ln103_14, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:6  %sext_ln1117_193 = sext i33 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_193"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:7  %bias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_193

]]></Node>
<StgValue><ssdm name="bias_V_addr_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="490" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:37  %add_ln103_4 = add i11 10, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_4"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:38  %zext_ln103_15 = zext i11 %add_ln103_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_15"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.1:0  %sum_3_0_0_0 = phi i8 [ %add_ln703, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0 ], [ %sum_V, %hls_label_2_begin ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_0"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.1:5  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1, label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:4  %sext_ln1117_112 = sext i8 %temp_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_112"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:10  %sext_ln1118_112 = sext i8 %bias_V_addr_2_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:11  %mul_ln1118_112 = mul i11 %sext_ln1117_112, %sext_ln1118_112

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:12  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_112, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:13  %add_ln703_112 = add i8 %sum_3_0_0_0, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:14  br label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:9  %bias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_3)

]]></Node>
<StgValue><ssdm name="bias_V_addr_3_read"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:3  %temp_V_load_9 = load i8* %temp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_9"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:0  %add_ln92_12 = add i9 %select_ln75_6, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_12"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:1  %zext_ln97_4 = zext i9 %add_ln92_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_4"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:2  %temp_V_addr_11 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_4

]]></Node>
<StgValue><ssdm name="temp_V_addr_11"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:3  %temp_V_load_10 = load i8* %temp_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_10"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:5  %add_ln1117_10 = add i33 %zext_ln103_15, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:6  %sext_ln1117_194 = sext i33 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_194"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:7  %bias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_194

]]></Node>
<StgValue><ssdm name="bias_V_addr_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="516" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:39  %add_ln103_5 = add i11 11, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_5"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:40  %zext_ln103_16 = zext i11 %add_ln103_5 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_16"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.2:0  %sum_3_0_0_1 = phi i8 [ %add_ln703_112, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1 ], [ %sum_3_0_0_0, %.preheader.0.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_1"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.2:3  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2, label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:4  %sext_ln1117_113 = sext i8 %temp_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_113"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:10  %sext_ln1118_113 = sext i8 %bias_V_addr_3_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:11  %mul_ln1118_113 = mul i11 %sext_ln1117_113, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:12  %trunc_ln708_111 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_113, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_111"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:13  %add_ln703_113 = add i8 %sum_3_0_0_1, %trunc_ln708_111

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:14  br label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:9  %bias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_4)

]]></Node>
<StgValue><ssdm name="bias_V_addr_4_read"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:3  %temp_V_load_10 = load i8* %temp_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_10"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:0  %add_ln92_14 = add i9 %select_ln75_6, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_14"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:1  %zext_ln97_5 = zext i9 %add_ln92_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_5"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:2  %temp_V_addr_12 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_5

]]></Node>
<StgValue><ssdm name="temp_V_addr_12"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:3  %temp_V_load_11 = load i8* %temp_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_11"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:5  %add_ln1117_11 = add i33 %zext_ln103_16, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:6  %sext_ln1117_195 = sext i33 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_195"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:7  %bias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_195

]]></Node>
<StgValue><ssdm name="bias_V_addr_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="542" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:41  %add_ln103_6 = add i11 12, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_6"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:42  %zext_ln103_17 = zext i11 %add_ln103_6 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_17"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.1:0  %sum_3_0_0_2 = phi i8 [ %add_ln703_113, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2 ], [ %sum_3_0_0_1, %.preheader.0.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_2"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:4  %sext_ln1117_114 = sext i8 %temp_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_114"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:10  %sext_ln1118_114 = sext i8 %bias_V_addr_4_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:11  %mul_ln1118_114 = mul i11 %sext_ln1117_114, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:12  %trunc_ln708_112 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_114, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_112"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:13  %add_ln703_114 = add i8 %sum_3_0_0_2, %trunc_ln708_112

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:10  %bias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_5)

]]></Node>
<StgValue><ssdm name="bias_V_addr_5_read"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:3  %temp_V_load_11 = load i8* %temp_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_11"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:0  %add_ln92_16 = add i9 %select_ln75_7, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_16"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:1  %zext_ln97_6 = zext i9 %add_ln92_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_6"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:2  %temp_V_addr_13 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_6

]]></Node>
<StgValue><ssdm name="temp_V_addr_13"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:3  %temp_V_load_12 = load i8* %temp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_12"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:5  %add_ln1117_12 = add i33 %zext_ln103_17, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:6  %sext_ln1117_196 = sext i33 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_196"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:7  %bias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_196

]]></Node>
<StgValue><ssdm name="bias_V_addr_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="568" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:43  %add_ln103_7 = add i11 13, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_7"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:44  %zext_ln103_18 = zext i11 %add_ln103_7 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_18"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:0  %sum_3_0_1_0 = phi i8 [ %add_ln703_114, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0 ], [ %sum_3_0_0_2, %.preheader.preheader.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_1_0"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:5  %sext_ln1117_115 = sext i8 %temp_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_115"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:11  %sext_ln1118_115 = sext i8 %bias_V_addr_5_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:12  %mul_ln1118_115 = mul i11 %sext_ln1117_115, %sext_ln1118_115

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:13  %trunc_ln708_113 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_115, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_113"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:14  %add_ln703_115 = add i8 %sum_3_0_1_0, %trunc_ln708_113

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2, label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:9  %bias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_6)

]]></Node>
<StgValue><ssdm name="bias_V_addr_6_read"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:3  %temp_V_load_12 = load i8* %temp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_12"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:1  %add_ln92_18 = add i9 %select_ln75_7, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_18"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:2  %zext_ln97_7 = zext i9 %add_ln92_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_7"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:3  %temp_V_addr_14 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_7

]]></Node>
<StgValue><ssdm name="temp_V_addr_14"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:4  %temp_V_load_13 = load i8* %temp_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_13"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:6  %add_ln1117_13 = add i33 %zext_ln103_18, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:7  %sext_ln1117_197 = sext i33 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_197"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:8  %bias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_197

]]></Node>
<StgValue><ssdm name="bias_V_addr_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="593" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:45  %add_ln103_8 = add i11 14, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_8"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:46  %zext_ln103_19 = zext i11 %add_ln103_8 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_19"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:4  %sext_ln1117_116 = sext i8 %temp_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_116"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:10  %sext_ln1118_116 = sext i8 %bias_V_addr_6_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:11  %mul_ln1118_116 = mul i11 %sext_ln1117_116, %sext_ln1118_116

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:12  %trunc_ln708_114 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_116, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_114"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:13  %add_ln703_116 = add i8 %add_ln703_115, %trunc_ln708_114

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:14  br label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:9  %bias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_7)

]]></Node>
<StgValue><ssdm name="bias_V_addr_7_read"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:4  %temp_V_load_13 = load i8* %temp_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_13"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:0  %add_ln92_19 = add i9 %select_ln75_7, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_19"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:1  %zext_ln97_8 = zext i9 %add_ln92_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_8"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:2  %temp_V_addr_15 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_8

]]></Node>
<StgValue><ssdm name="temp_V_addr_15"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:3  %temp_V_load_14 = load i8* %temp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_14"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:5  %add_ln1117_14 = add i33 %zext_ln103_19, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:6  %sext_ln1117_198 = sext i33 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_198"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:7  %bias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_198

]]></Node>
<StgValue><ssdm name="bias_V_addr_15"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:0  %add_ln92_21 = add i9 %select_ln75_8, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_21"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:0  %add_ln92_23 = add i9 %select_ln75_8, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_23"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:0  %add_ln92_25 = add i9 %select_ln75_8, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_25"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="620" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:47  %add_ln103_9 = add i11 15, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_9"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:48  %zext_ln103_20 = zext i11 %add_ln103_9 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_20"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.2:0  %sum_3_0_1_2 = phi i8 [ %add_ln703_116, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2 ], [ %add_ln703_115, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_1_2"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.2:2  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0, label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:4  %sext_ln1117_117 = sext i8 %temp_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_117"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:10  %sext_ln1118_117 = sext i8 %bias_V_addr_7_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:11  %mul_ln1118_117 = mul i11 %sext_ln1118_117, %sext_ln1117_117

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:12  %trunc_ln708_115 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_117, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_115"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:13  %add_ln703_117 = add i8 %trunc_ln708_115, %sum_3_0_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:14  br label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:9  %bias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_8)

]]></Node>
<StgValue><ssdm name="bias_V_addr_8_read"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:3  %temp_V_load_14 = load i8* %temp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_14"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:1  %zext_ln97_9 = zext i9 %add_ln92_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_9"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:2  %temp_V_addr_16 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_9

]]></Node>
<StgValue><ssdm name="temp_V_addr_16"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:3  %temp_V_load_15 = load i8* %temp_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_15"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:5  %add_ln1117_15 = add i33 %zext_ln103_20, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:6  %sext_ln1117_199 = sext i33 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_199"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:7  %bias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_199

]]></Node>
<StgValue><ssdm name="bias_V_addr_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="645" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:49  %add_ln103_10 = add i11 16, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_10"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:50  %zext_ln103_21 = zext i11 %add_ln103_10 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_21"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.1:0  %sum_3_0_2_0 = phi i8 [ %add_ln703_117, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0 ], [ %sum_3_0_1_2, %.preheader.preheader.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_0"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1, label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:4  %sext_ln1117_118 = sext i8 %temp_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_118"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:10  %sext_ln1118_118 = sext i8 %bias_V_addr_8_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:11  %mul_ln1118_118 = mul i11 %sext_ln1118_118, %sext_ln1117_118

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:12  %trunc_ln708_116 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_118, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_116"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:13  %add_ln703_118 = add i8 %trunc_ln708_116, %sum_3_0_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:14  br label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:9  %bias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_9)

]]></Node>
<StgValue><ssdm name="bias_V_addr_9_read"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:3  %temp_V_load_15 = load i8* %temp_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_15"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:1  %zext_ln97_10 = zext i9 %add_ln92_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_10"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:2  %temp_V_addr_17 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_10

]]></Node>
<StgValue><ssdm name="temp_V_addr_17"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:3  %temp_V_load_16 = load i8* %temp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_16"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:5  %add_ln1117_16 = add i33 %zext_ln103_21, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:6  %sext_ln1117_200 = sext i33 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_200"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:7  %bias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_200

]]></Node>
<StgValue><ssdm name="bias_V_addr_17"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="670" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:51  %add_ln103_11 = add i11 17, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_11"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:52  %zext_ln103_22 = zext i11 %add_ln103_11 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_22"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.2:0  %sum_3_0_2_1 = phi i8 [ %add_ln703_118, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1 ], [ %sum_3_0_2_0, %.preheader.0.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_1"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.2:2  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2, label %.preheader.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:4  %sext_ln1117_119 = sext i8 %temp_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_119"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:10  %sext_ln1118_119 = sext i8 %bias_V_addr_9_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:11  %mul_ln1118_119 = mul i11 %sext_ln1118_119, %sext_ln1117_119

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:12  %trunc_ln708_117 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_119, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_117"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:13  %add_ln703_119 = add i8 %trunc_ln708_117, %sum_3_0_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:14  br label %.preheader.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:9  %bias_V_addr_10_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_10)

]]></Node>
<StgValue><ssdm name="bias_V_addr_10_read"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:3  %temp_V_load_16 = load i8* %temp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_16"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:1  %zext_ln97_11 = zext i9 %add_ln92_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_11"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:2  %temp_V_addr_18 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_11

]]></Node>
<StgValue><ssdm name="temp_V_addr_18"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:3  %temp_V_load_17 = load i8* %temp_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_17"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:5  %add_ln1117_17 = add i33 %zext_ln103_22, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:6  %sext_ln1117_201 = sext i33 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_201"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:7  %bias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_201

]]></Node>
<StgValue><ssdm name="bias_V_addr_18"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="695" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:53  %add_ln103_12 = add i11 18, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_12"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:54  %zext_ln103_23 = zext i11 %add_ln103_12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_23"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="5">
<![CDATA[
hls_label_2_begin:279  %sext_ln89_1 = sext i5 %add_ln89 to i10

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.3:0  %sum_3_0_2_2 = phi i8 [ %add_ln703_119, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2 ], [ %sum_3_0_2_1, %.preheader.0.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_2"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0, label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:4  %sext_ln1117_120 = sext i8 %temp_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_120"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:10  %sext_ln1118_120 = sext i8 %bias_V_addr_10_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:11  %mul_ln1118_120 = mul i11 %sext_ln1118_120, %sext_ln1117_120

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:12  %trunc_ln708_118 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_120, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_118"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:13  %add_ln703_120 = add i8 %trunc_ln708_118, %sum_3_0_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:14  br label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:9  %bias_V_addr_11_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_11)

]]></Node>
<StgValue><ssdm name="bias_V_addr_11_read"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="712" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="713" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:3  %temp_V_load_17 = load i8* %temp_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_17"/></StgValue>
</operation>

<operation id="714" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="715" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:0  %add_ln92_27 = add i10 %select_ln75_9, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_27"/></StgValue>
</operation>

<operation id="716" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:1  %zext_ln97_12 = zext i10 %add_ln92_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_12"/></StgValue>
</operation>

<operation id="717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:2  %temp_V_addr_19 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_12

]]></Node>
<StgValue><ssdm name="temp_V_addr_19"/></StgValue>
</operation>

<operation id="718" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:3  %temp_V_load_18 = load i8* %temp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_18"/></StgValue>
</operation>

<operation id="719" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:5  %add_ln1117_18 = add i33 %zext_ln103_23, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:6  %sext_ln1117_202 = sext i33 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_202"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:7  %bias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_202

]]></Node>
<StgValue><ssdm name="bias_V_addr_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="722" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:55  %add_ln103_13 = add i11 19, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_13"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:56  %zext_ln103_24 = zext i11 %add_ln103_13 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_24"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="4">
<![CDATA[
hls_label_2_begin:267  %zext_ln77_1 = zext i4 %select_ln75 to i10

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.1:0  %sum_3_1_0_0 = phi i8 [ %add_ln703_120, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0 ], [ %sum_3_0_2_2, %.preheader.0.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_0"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1, label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:4  %sext_ln1117_121 = sext i8 %temp_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_121"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:10  %sext_ln1118_121 = sext i8 %bias_V_addr_11_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:11  %mul_ln1118_121 = mul i11 %sext_ln1118_121, %sext_ln1117_121

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:12  %trunc_ln708_119 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_121, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_119"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:13  %add_ln703_121 = add i8 %trunc_ln708_119, %sum_3_1_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:14  br label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:9  %bias_V_addr_12_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_12)

]]></Node>
<StgValue><ssdm name="bias_V_addr_12_read"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:3  %temp_V_load_18 = load i8* %temp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_18"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:0  %add_ln92_29 = add i10 %select_ln75_9, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_29"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:1  %zext_ln97_13 = zext i10 %add_ln92_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_13"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:2  %temp_V_addr_20 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_13

]]></Node>
<StgValue><ssdm name="temp_V_addr_20"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:3  %temp_V_load_19 = load i8* %temp_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_19"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:5  %add_ln1117_19 = add i33 %zext_ln103_24, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:6  %sext_ln1117_203 = sext i33 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_203"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:7  %bias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_203

]]></Node>
<StgValue><ssdm name="bias_V_addr_20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="749" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:57  %add_ln103_14 = add i11 20, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_14"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:58  %zext_ln103_25 = zext i11 %add_ln103_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_25"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:3  %zext_ln89_1 = zext i4 %w to i10

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.2:0  %sum_3_1_0_1 = phi i8 [ %add_ln703_121, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1 ], [ %sum_3_1_0_0, %.preheader.1.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_1"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2, label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:4  %sext_ln1117_122 = sext i8 %temp_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_122"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:10  %sext_ln1118_122 = sext i8 %bias_V_addr_12_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:11  %mul_ln1118_122 = mul i11 %sext_ln1118_122, %sext_ln1117_122

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:12  %trunc_ln708_120 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_122, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_120"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:13  %add_ln703_122 = add i8 %trunc_ln708_120, %sum_3_1_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:14  br label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:9  %bias_V_addr_13_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_13)

]]></Node>
<StgValue><ssdm name="bias_V_addr_13_read"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="763" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="764" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="765" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="766" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="767" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:3  %temp_V_load_19 = load i8* %temp_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_19"/></StgValue>
</operation>

<operation id="768" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="769" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:0  %add_ln92_31 = add i10 %select_ln75_9, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_31"/></StgValue>
</operation>

<operation id="770" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:1  %zext_ln97_14 = zext i10 %add_ln92_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_14"/></StgValue>
</operation>

<operation id="771" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:2  %temp_V_addr_21 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_14

]]></Node>
<StgValue><ssdm name="temp_V_addr_21"/></StgValue>
</operation>

<operation id="772" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:3  %temp_V_load_20 = load i8* %temp_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_20"/></StgValue>
</operation>

<operation id="773" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:5  %add_ln1117_20 = add i33 %zext_ln103_25, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="774" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:6  %sext_ln1117_204 = sext i33 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_204"/></StgValue>
</operation>

<operation id="775" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:7  %bias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_204

]]></Node>
<StgValue><ssdm name="bias_V_addr_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="776" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:59  %add_ln103_15 = add i11 21, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_15"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:60  %zext_ln103_26 = zext i11 %add_ln103_15 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_26"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.1:0  %sum_3_1_0_2 = phi i8 [ %add_ln703_122, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2 ], [ %sum_3_1_0_1, %.preheader.1.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_2"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:4  %sext_ln1117_123 = sext i8 %temp_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_123"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:10  %sext_ln1118_123 = sext i8 %bias_V_addr_13_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:11  %mul_ln1118_123 = mul i11 %sext_ln1118_123, %sext_ln1117_123

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:12  %trunc_ln708_121 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_123, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_121"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:13  %add_ln703_123 = add i8 %trunc_ln708_121, %sum_3_1_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:10  %bias_V_addr_14_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_14)

]]></Node>
<StgValue><ssdm name="bias_V_addr_14_read"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:3  %temp_V_load_20 = load i8* %temp_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_20"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:0  %add_ln92_33 = add i10 %select_ln75_10, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_33"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:1  %zext_ln97_15 = zext i10 %add_ln92_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_15"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:2  %temp_V_addr_22 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_15

]]></Node>
<StgValue><ssdm name="temp_V_addr_22"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:3  %temp_V_load_21 = load i8* %temp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_21"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:5  %add_ln1117_21 = add i33 %zext_ln103_26, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:6  %sext_ln1117_205 = sext i33 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_205"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:7  %bias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_205

]]></Node>
<StgValue><ssdm name="bias_V_addr_22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="802" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:61  %add_ln103_16 = add i11 22, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_16"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:62  %zext_ln103_27 = zext i11 %add_ln103_16 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_27"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:0  %sum_3_1_1_0 = phi i8 [ %add_ln703_123, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0 ], [ %sum_3_1_0_2, %.preheader.preheader.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_1_0"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:5  %sext_ln1117_124 = sext i8 %temp_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_124"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:11  %sext_ln1118_124 = sext i8 %bias_V_addr_14_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:12  %mul_ln1118_124 = mul i11 %sext_ln1118_124, %sext_ln1117_124

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:13  %trunc_ln708_122 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_124, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_122"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:14  %add_ln703_124 = add i8 %trunc_ln708_122, %sum_3_1_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2, label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:9  %bias_V_addr_15_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_15)

]]></Node>
<StgValue><ssdm name="bias_V_addr_15_read"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="815" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="816" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:3  %temp_V_load_21 = load i8* %temp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_21"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:1  %add_ln92_35 = add i10 %select_ln75_10, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_35"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:2  %zext_ln97_16 = zext i10 %add_ln92_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_16"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:3  %temp_V_addr_23 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_16

]]></Node>
<StgValue><ssdm name="temp_V_addr_23"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:4  %temp_V_load_22 = load i8* %temp_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_22"/></StgValue>
</operation>

<operation id="824" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:6  %add_ln1117_22 = add i33 %zext_ln103_27, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:7  %sext_ln1117_206 = sext i33 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_206"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:8  %bias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_206

]]></Node>
<StgValue><ssdm name="bias_V_addr_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="827" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:63  %add_ln103_17 = add i11 23, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_17"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:64  %zext_ln103_28 = zext i11 %add_ln103_17 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_28"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:4  %sext_ln1117_125 = sext i8 %temp_V_load_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_125"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:10  %sext_ln1118_125 = sext i8 %bias_V_addr_15_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:11  %mul_ln1118_125 = mul i11 %sext_ln1118_125, %sext_ln1117_125

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:12  %trunc_ln708_123 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_125, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_123"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:13  %add_ln703_125 = add i8 %trunc_ln708_123, %add_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:14  br label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:9  %bias_V_addr_16_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_16)

]]></Node>
<StgValue><ssdm name="bias_V_addr_16_read"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:4  %temp_V_load_22 = load i8* %temp_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_22"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:0  %add_ln92_36 = add i10 %select_ln75_10, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_36"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:1  %zext_ln97_17 = zext i10 %add_ln92_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_17"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:2  %temp_V_addr_24 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_17

]]></Node>
<StgValue><ssdm name="temp_V_addr_24"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:3  %temp_V_load_23 = load i8* %temp_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_23"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:5  %add_ln1117_23 = add i33 %zext_ln103_28, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:6  %sext_ln1117_207 = sext i33 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_207"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:7  %bias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_207

]]></Node>
<StgValue><ssdm name="bias_V_addr_24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="851" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:65  %add_ln103_18 = add i11 24, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_18"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:66  %zext_ln103_29 = zext i11 %add_ln103_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_29"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.2:0  %sum_3_1_1_2 = phi i8 [ %add_ln703_125, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2 ], [ %add_ln703_124, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_1_2"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0, label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:4  %sext_ln1117_126 = sext i8 %temp_V_load_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_126"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:10  %sext_ln1118_126 = sext i8 %bias_V_addr_16_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:11  %mul_ln1118_126 = mul i11 %sext_ln1118_126, %sext_ln1117_126

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:12  %trunc_ln708_124 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_126, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_124"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:13  %add_ln703_126 = add i8 %trunc_ln708_124, %sum_3_1_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:14  br label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:9  %bias_V_addr_17_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_17)

]]></Node>
<StgValue><ssdm name="bias_V_addr_17_read"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:3  %temp_V_load_23 = load i8* %temp_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_23"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:0  %add_ln92_38 = add i10 %select_ln75_11, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_38"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:1  %zext_ln97_18 = zext i10 %add_ln92_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_18"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:2  %temp_V_addr_25 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_18

]]></Node>
<StgValue><ssdm name="temp_V_addr_25"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:3  %temp_V_load_24 = load i8* %temp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_24"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:5  %add_ln1117_24 = add i33 %zext_ln103_29, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:6  %sext_ln1117_208 = sext i33 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_208"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:7  %bias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_208

]]></Node>
<StgValue><ssdm name="bias_V_addr_25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="877" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:67  %add_ln103_19 = add i11 25, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_19"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:68  %zext_ln103_30 = zext i11 %add_ln103_19 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_30"/></StgValue>
</operation>

<operation id="879" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.1:0  %sum_3_1_2_0 = phi i8 [ %add_ln703_126, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0 ], [ %sum_3_1_1_2, %.preheader.preheader.1.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_0"/></StgValue>
</operation>

<operation id="880" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1, label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="881" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:4  %sext_ln1117_127 = sext i8 %temp_V_load_16 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_127"/></StgValue>
</operation>

<operation id="882" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:10  %sext_ln1118_127 = sext i8 %bias_V_addr_17_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="883" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:11  %mul_ln1118_127 = mul i11 %sext_ln1118_127, %sext_ln1117_127

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="884" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:12  %trunc_ln708_125 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_127, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_125"/></StgValue>
</operation>

<operation id="885" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:13  %add_ln703_127 = add i8 %trunc_ln708_125, %sum_3_1_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="886" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:14  br label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:9  %bias_V_addr_18_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_18)

]]></Node>
<StgValue><ssdm name="bias_V_addr_18_read"/></StgValue>
</operation>

<operation id="888" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="889" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="890" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="891" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="892" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="893" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="894" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:3  %temp_V_load_24 = load i8* %temp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_24"/></StgValue>
</operation>

<operation id="895" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="896" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:0  %add_ln92_40 = add i10 %select_ln75_11, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_40"/></StgValue>
</operation>

<operation id="897" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:1  %zext_ln97_19 = zext i10 %add_ln92_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_19"/></StgValue>
</operation>

<operation id="898" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:2  %temp_V_addr_26 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_19

]]></Node>
<StgValue><ssdm name="temp_V_addr_26"/></StgValue>
</operation>

<operation id="899" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:3  %temp_V_load_25 = load i8* %temp_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_25"/></StgValue>
</operation>

<operation id="900" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:5  %add_ln1117_25 = add i33 %zext_ln103_30, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_25"/></StgValue>
</operation>

<operation id="901" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:6  %sext_ln1117_209 = sext i33 %add_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_209"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:7  %bias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_209

]]></Node>
<StgValue><ssdm name="bias_V_addr_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="903" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:69  %add_ln103_20 = add i11 26, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_20"/></StgValue>
</operation>

<operation id="904" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:70  %zext_ln103_31 = zext i11 %add_ln103_20 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_31"/></StgValue>
</operation>

<operation id="905" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.2:0  %sum_3_1_2_1 = phi i8 [ %add_ln703_127, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1 ], [ %sum_3_1_2_0, %.preheader.1.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_1"/></StgValue>
</operation>

<operation id="906" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2, label %.preheader.1.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="907" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:4  %sext_ln1117_128 = sext i8 %temp_V_load_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_128"/></StgValue>
</operation>

<operation id="908" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:10  %sext_ln1118_128 = sext i8 %bias_V_addr_18_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="909" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:11  %mul_ln1118_128 = mul i11 %sext_ln1118_128, %sext_ln1117_128

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="910" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:12  %trunc_ln708_126 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_128, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_126"/></StgValue>
</operation>

<operation id="911" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:13  %add_ln703_128 = add i8 %trunc_ln708_126, %sum_3_1_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="912" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:14  br label %.preheader.1.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="913" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:9  %bias_V_addr_19_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_19)

]]></Node>
<StgValue><ssdm name="bias_V_addr_19_read"/></StgValue>
</operation>

<operation id="914" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="915" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="916" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="917" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="918" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="919" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:3  %temp_V_load_25 = load i8* %temp_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_25"/></StgValue>
</operation>

<operation id="921" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="922" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:0  %add_ln92_42 = add i10 %select_ln75_11, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_42"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:1  %zext_ln97_20 = zext i10 %add_ln92_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_20"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:2  %temp_V_addr_27 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_20

]]></Node>
<StgValue><ssdm name="temp_V_addr_27"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:3  %temp_V_load_26 = load i8* %temp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_26"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:5  %add_ln1117_26 = add i33 %zext_ln103_31, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_26"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:6  %sext_ln1117_210 = sext i33 %add_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_210"/></StgValue>
</operation>

<operation id="928" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:7  %bias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_210

]]></Node>
<StgValue><ssdm name="bias_V_addr_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="929" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:71  %add_ln103_21 = add i11 27, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_21"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:72  %zext_ln103_32 = zext i11 %add_ln103_21 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_32"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.3:0  %sum_3_1_2_2 = phi i8 [ %add_ln703_128, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2 ], [ %sum_3_1_2_1, %.preheader.1.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_2"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0, label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:4  %sext_ln1117_129 = sext i8 %temp_V_load_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_129"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:10  %sext_ln1118_129 = sext i8 %bias_V_addr_19_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:11  %mul_ln1118_129 = mul i11 %sext_ln1118_129, %sext_ln1117_129

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:12  %trunc_ln708_127 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_129, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_127"/></StgValue>
</operation>

<operation id="937" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:13  %add_ln703_129 = add i8 %trunc_ln708_127, %sum_3_1_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="938" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:14  br label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="939" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:9  %bias_V_addr_20_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_20)

]]></Node>
<StgValue><ssdm name="bias_V_addr_20_read"/></StgValue>
</operation>

<operation id="940" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="941" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="942" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="943" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="944" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="945" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="946" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:3  %temp_V_load_26 = load i8* %temp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_26"/></StgValue>
</operation>

<operation id="947" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="948" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:0  %add_ln92_44 = add i10 %select_ln75_12, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_44"/></StgValue>
</operation>

<operation id="949" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:1  %zext_ln97_21 = zext i10 %add_ln92_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_21"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:2  %temp_V_addr_28 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_21

]]></Node>
<StgValue><ssdm name="temp_V_addr_28"/></StgValue>
</operation>

<operation id="951" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:3  %temp_V_load_27 = load i8* %temp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_27"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:5  %add_ln1117_27 = add i33 %zext_ln103_32, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_27"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:6  %sext_ln1117_211 = sext i33 %add_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_211"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:7  %bias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_211

]]></Node>
<StgValue><ssdm name="bias_V_addr_28"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="955" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:73  %add_ln103_22 = add i11 28, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_22"/></StgValue>
</operation>

<operation id="956" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:74  %zext_ln103_33 = zext i11 %add_ln103_22 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_33"/></StgValue>
</operation>

<operation id="957" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.1:0  %sum_3_2_0_0 = phi i8 [ %add_ln703_129, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0 ], [ %sum_3_1_2_2, %.preheader.1.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_0"/></StgValue>
</operation>

<operation id="958" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1, label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="959" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:4  %sext_ln1117_130 = sext i8 %temp_V_load_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_130"/></StgValue>
</operation>

<operation id="960" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:10  %sext_ln1118_130 = sext i8 %bias_V_addr_20_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="961" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:11  %mul_ln1118_130 = mul i11 %sext_ln1118_130, %sext_ln1117_130

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="962" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:12  %trunc_ln708_128 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_130, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_128"/></StgValue>
</operation>

<operation id="963" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:13  %add_ln703_130 = add i8 %trunc_ln708_128, %sum_3_2_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="964" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:14  br label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="965" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:9  %bias_V_addr_21_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_21)

]]></Node>
<StgValue><ssdm name="bias_V_addr_21_read"/></StgValue>
</operation>

<operation id="966" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="967" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="968" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="969" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="970" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="971" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="972" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:3  %temp_V_load_27 = load i8* %temp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_27"/></StgValue>
</operation>

<operation id="973" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="974" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:0  %add_ln92_46 = add i10 %select_ln75_12, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_46"/></StgValue>
</operation>

<operation id="975" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:1  %zext_ln97_22 = zext i10 %add_ln92_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_22"/></StgValue>
</operation>

<operation id="976" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:2  %temp_V_addr_29 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_22

]]></Node>
<StgValue><ssdm name="temp_V_addr_29"/></StgValue>
</operation>

<operation id="977" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:3  %temp_V_load_28 = load i8* %temp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_28"/></StgValue>
</operation>

<operation id="978" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:5  %add_ln1117_28 = add i33 %zext_ln103_33, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_28"/></StgValue>
</operation>

<operation id="979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:6  %sext_ln1117_212 = sext i33 %add_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_212"/></StgValue>
</operation>

<operation id="980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:7  %bias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_212

]]></Node>
<StgValue><ssdm name="bias_V_addr_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="981" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:75  %add_ln103_23 = add i11 29, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_23"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:76  %zext_ln103_34 = zext i11 %add_ln103_23 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_34"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.2:0  %sum_3_2_0_1 = phi i8 [ %add_ln703_130, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1 ], [ %sum_3_2_0_0, %.preheader.2.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_1"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2, label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:4  %sext_ln1117_131 = sext i8 %temp_V_load_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_131"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:10  %sext_ln1118_131 = sext i8 %bias_V_addr_21_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:11  %mul_ln1118_131 = mul i11 %sext_ln1118_131, %sext_ln1117_131

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:12  %trunc_ln708_129 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_131, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_129"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:13  %add_ln703_131 = add i8 %trunc_ln708_129, %sum_3_2_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="990" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:14  br label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="991" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:9  %bias_V_addr_22_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_22)

]]></Node>
<StgValue><ssdm name="bias_V_addr_22_read"/></StgValue>
</operation>

<operation id="992" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="993" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="994" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="995" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="996" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="997" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="998" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:3  %temp_V_load_28 = load i8* %temp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_28"/></StgValue>
</operation>

<operation id="999" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1000" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:0  %add_ln92_48 = add i10 %select_ln75_12, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_48"/></StgValue>
</operation>

<operation id="1001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:1  %zext_ln97_23 = zext i10 %add_ln92_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_23"/></StgValue>
</operation>

<operation id="1002" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:2  %temp_V_addr_30 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_23

]]></Node>
<StgValue><ssdm name="temp_V_addr_30"/></StgValue>
</operation>

<operation id="1003" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:3  %temp_V_load_29 = load i8* %temp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_29"/></StgValue>
</operation>

<operation id="1004" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:5  %add_ln1117_29 = add i33 %zext_ln103_34, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_29"/></StgValue>
</operation>

<operation id="1005" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:6  %sext_ln1117_213 = sext i33 %add_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_213"/></StgValue>
</operation>

<operation id="1006" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:7  %bias_V_addr_30 = getelementptr i8* %input_V, i64 %sext_ln1117_213

]]></Node>
<StgValue><ssdm name="bias_V_addr_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1007" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:77  %add_ln103_24 = add i11 30, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_24"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:78  %zext_ln103_35 = zext i11 %add_ln103_24 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_35"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.1:0  %sum_3_2_0_2 = phi i8 [ %add_ln703_131, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2 ], [ %sum_3_2_0_1, %.preheader.2.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_2"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:4  %sext_ln1117_132 = sext i8 %temp_V_load_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_132"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:10  %sext_ln1118_132 = sext i8 %bias_V_addr_22_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:11  %mul_ln1118_132 = mul i11 %sext_ln1118_132, %sext_ln1117_132

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:12  %trunc_ln708_130 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_132, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_130"/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:13  %add_ln703_132 = add i8 %trunc_ln708_130, %sum_3_2_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:10  %bias_V_addr_23_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_23)

]]></Node>
<StgValue><ssdm name="bias_V_addr_23_read"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:3  %temp_V_load_29 = load i8* %temp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_29"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:0  %add_ln92_50 = add i10 %select_ln75_13, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_50"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:1  %zext_ln97_24 = zext i10 %add_ln92_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_24"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:2  %temp_V_addr_31 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_24

]]></Node>
<StgValue><ssdm name="temp_V_addr_31"/></StgValue>
</operation>

<operation id="1029" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:3  %temp_V_load_30 = load i8* %temp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_30"/></StgValue>
</operation>

<operation id="1030" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:5  %add_ln1117_30 = add i33 %zext_ln103_35, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_30"/></StgValue>
</operation>

<operation id="1031" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:6  %sext_ln1117_214 = sext i33 %add_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_214"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:7  %bias_V_addr_31 = getelementptr i8* %input_V, i64 %sext_ln1117_214

]]></Node>
<StgValue><ssdm name="bias_V_addr_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1033" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:79  %add_ln103_25 = add i11 31, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_25"/></StgValue>
</operation>

<operation id="1034" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:80  %zext_ln103_36 = zext i11 %add_ln103_25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_36"/></StgValue>
</operation>

<operation id="1035" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:0  %sum_3_2_1_0 = phi i8 [ %add_ln703_132, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0 ], [ %sum_3_2_0_2, %.preheader.preheader.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_1_0"/></StgValue>
</operation>

<operation id="1036" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:5  %sext_ln1117_133 = sext i8 %temp_V_load_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_133"/></StgValue>
</operation>

<operation id="1037" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:11  %sext_ln1118_133 = sext i8 %bias_V_addr_23_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:12  %mul_ln1118_133 = mul i11 %sext_ln1118_133, %sext_ln1117_133

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:13  %trunc_ln708_131 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_133, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_131"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:14  %add_ln703_133 = add i8 %trunc_ln708_131, %sum_3_2_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2, label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:9  %bias_V_addr_24_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_24)

]]></Node>
<StgValue><ssdm name="bias_V_addr_24_read"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:3  %temp_V_load_30 = load i8* %temp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_30"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:1  %add_ln92_52 = add i10 %select_ln75_13, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_52"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:2  %zext_ln97_25 = zext i10 %add_ln92_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_25"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:3  %temp_V_addr_32 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_25

]]></Node>
<StgValue><ssdm name="temp_V_addr_32"/></StgValue>
</operation>

<operation id="1054" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:4  %temp_V_load_31 = load i8* %temp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_31"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:6  %add_ln1117_31 = add i33 %zext_ln103_36, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_31"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:7  %sext_ln1117_215 = sext i33 %add_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_215"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:8  %bias_V_addr_32 = getelementptr i8* %input_V, i64 %sext_ln1117_215

]]></Node>
<StgValue><ssdm name="bias_V_addr_32"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1058" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:81  %add_ln103_26 = add i11 32, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_26"/></StgValue>
</operation>

<operation id="1059" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:82  %zext_ln103_37 = zext i11 %add_ln103_26 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_37"/></StgValue>
</operation>

<operation id="1060" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:4  %sext_ln1117_134 = sext i8 %temp_V_load_23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_134"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:10  %sext_ln1118_134 = sext i8 %bias_V_addr_24_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:11  %mul_ln1118_134 = mul i11 %sext_ln1118_134, %sext_ln1117_134

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:12  %trunc_ln708_132 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_134, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_132"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:13  %add_ln703_134 = add i8 %trunc_ln708_132, %add_ln703_133

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:14  br label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:9  %bias_V_addr_25_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_25)

]]></Node>
<StgValue><ssdm name="bias_V_addr_25_read"/></StgValue>
</operation>

<operation id="1067" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1068" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1069" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1070" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1071" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1072" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1073" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:4  %temp_V_load_31 = load i8* %temp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_31"/></StgValue>
</operation>

<operation id="1074" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1075" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:0  %add_ln92_53 = add i10 %select_ln75_13, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_53"/></StgValue>
</operation>

<operation id="1076" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:1  %zext_ln97_26 = zext i10 %add_ln92_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_26"/></StgValue>
</operation>

<operation id="1077" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:2  %temp_V_addr_33 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_26

]]></Node>
<StgValue><ssdm name="temp_V_addr_33"/></StgValue>
</operation>

<operation id="1078" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:3  %temp_V_load_32 = load i8* %temp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_32"/></StgValue>
</operation>

<operation id="1079" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:5  %add_ln1117_32 = add i33 %zext_ln103_37, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_32"/></StgValue>
</operation>

<operation id="1080" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:6  %sext_ln1117_216 = sext i33 %add_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_216"/></StgValue>
</operation>

<operation id="1081" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:7  %bias_V_addr_33 = getelementptr i8* %input_V, i64 %sext_ln1117_216

]]></Node>
<StgValue><ssdm name="bias_V_addr_33"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1082" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:83  %add_ln103_27 = add i11 33, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_27"/></StgValue>
</operation>

<operation id="1083" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:84  %zext_ln103_38 = zext i11 %add_ln103_27 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_38"/></StgValue>
</operation>

<operation id="1084" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.2:0  %sum_3_2_1_2 = phi i8 [ %add_ln703_134, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2 ], [ %add_ln703_133, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_1_2"/></StgValue>
</operation>

<operation id="1085" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0, label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1086" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:4  %sext_ln1117_135 = sext i8 %temp_V_load_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_135"/></StgValue>
</operation>

<operation id="1087" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:10  %sext_ln1118_135 = sext i8 %bias_V_addr_25_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="1088" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:11  %mul_ln1118_135 = mul i11 %sext_ln1118_135, %sext_ln1117_135

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="1089" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:12  %trunc_ln708_133 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_135, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_133"/></StgValue>
</operation>

<operation id="1090" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:13  %add_ln703_135 = add i8 %trunc_ln708_133, %sum_3_2_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="1091" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:14  br label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1092" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:9  %bias_V_addr_26_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_26)

]]></Node>
<StgValue><ssdm name="bias_V_addr_26_read"/></StgValue>
</operation>

<operation id="1093" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1094" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1095" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1096" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1097" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1098" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1099" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:3  %temp_V_load_32 = load i8* %temp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_32"/></StgValue>
</operation>

<operation id="1100" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1101" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:0  %add_ln92_54 = add i10 %select_ln75_14, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_54"/></StgValue>
</operation>

<operation id="1102" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:1  %zext_ln97_27 = zext i10 %add_ln92_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_27"/></StgValue>
</operation>

<operation id="1103" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:2  %temp_V_addr_34 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_27

]]></Node>
<StgValue><ssdm name="temp_V_addr_34"/></StgValue>
</operation>

<operation id="1104" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:3  %temp_V_load_33 = load i8* %temp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_33"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:5  %add_ln1117_33 = add i33 %zext_ln103_38, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_33"/></StgValue>
</operation>

<operation id="1106" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:6  %sext_ln1117_217 = sext i33 %add_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_217"/></StgValue>
</operation>

<operation id="1107" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:7  %bias_V_addr_34 = getelementptr i8* %input_V, i64 %sext_ln1117_217

]]></Node>
<StgValue><ssdm name="bias_V_addr_34"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1108" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:85  %add_ln103_28 = add i11 34, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_28"/></StgValue>
</operation>

<operation id="1109" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:86  %zext_ln103_39 = zext i11 %add_ln103_28 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_39"/></StgValue>
</operation>

<operation id="1110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.1:0  %sum_3_2_2_0 = phi i8 [ %add_ln703_135, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0 ], [ %sum_3_2_1_2, %.preheader.preheader.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_0"/></StgValue>
</operation>

<operation id="1111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1, label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1112" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:4  %sext_ln1117_136 = sext i8 %temp_V_load_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_136"/></StgValue>
</operation>

<operation id="1113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:10  %sext_ln1118_136 = sext i8 %bias_V_addr_26_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="1114" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:11  %mul_ln1118_136 = mul i11 %sext_ln1118_136, %sext_ln1117_136

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="1115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:12  %trunc_ln708_134 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_136, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_134"/></StgValue>
</operation>

<operation id="1116" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:13  %add_ln703_136 = add i8 %trunc_ln708_134, %sum_3_2_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="1117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:14  br label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1118" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:9  %bias_V_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_27)

]]></Node>
<StgValue><ssdm name="bias_V_addr_27_read"/></StgValue>
</operation>

<operation id="1119" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1120" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1121" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1122" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1123" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1124" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1125" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:3  %temp_V_load_33 = load i8* %temp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_33"/></StgValue>
</operation>

<operation id="1126" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1127" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:0  %add_ln92_55 = add i10 %select_ln75_14, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_55"/></StgValue>
</operation>

<operation id="1128" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:1  %zext_ln97_28 = zext i10 %add_ln92_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_28"/></StgValue>
</operation>

<operation id="1129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:2  %temp_V_addr_35 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_28

]]></Node>
<StgValue><ssdm name="temp_V_addr_35"/></StgValue>
</operation>

<operation id="1130" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:3  %temp_V_load_34 = load i8* %temp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_34"/></StgValue>
</operation>

<operation id="1131" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:5  %add_ln1117_34 = add i33 %zext_ln103_39, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_34"/></StgValue>
</operation>

<operation id="1132" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:6  %sext_ln1117_218 = sext i33 %add_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_218"/></StgValue>
</operation>

<operation id="1133" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:7  %bias_V_addr_35 = getelementptr i8* %input_V, i64 %sext_ln1117_218

]]></Node>
<StgValue><ssdm name="bias_V_addr_35"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1134" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:87  %add_ln103_29 = add i11 35, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_29"/></StgValue>
</operation>

<operation id="1135" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:88  %zext_ln103_40 = zext i11 %add_ln103_29 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_40"/></StgValue>
</operation>

<operation id="1136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.2:0  %sum_3_2_2_1 = phi i8 [ %add_ln703_136, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1 ], [ %sum_3_2_2_0, %.preheader.2.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_1"/></StgValue>
</operation>

<operation id="1137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2, label %.preheader.2.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1138" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:4  %sext_ln1117_137 = sext i8 %temp_V_load_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_137"/></StgValue>
</operation>

<operation id="1139" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:10  %sext_ln1118_137 = sext i8 %bias_V_addr_27_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="1140" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:11  %mul_ln1118_137 = mul i11 %sext_ln1118_137, %sext_ln1117_137

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="1141" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:12  %trunc_ln708_135 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_137, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_135"/></StgValue>
</operation>

<operation id="1142" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:13  %add_ln703_137 = add i8 %trunc_ln708_135, %sum_3_2_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="1143" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:14  br label %.preheader.2.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1144" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:9  %bias_V_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_28)

]]></Node>
<StgValue><ssdm name="bias_V_addr_28_read"/></StgValue>
</operation>

<operation id="1145" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1146" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1147" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1148" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1149" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1150" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1151" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:3  %temp_V_load_34 = load i8* %temp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_34"/></StgValue>
</operation>

<operation id="1152" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1153" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:0  %add_ln92_56 = add i10 %select_ln75_14, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_56"/></StgValue>
</operation>

<operation id="1154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:1  %zext_ln97_29 = zext i10 %add_ln92_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_29"/></StgValue>
</operation>

<operation id="1155" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:2  %temp_V_addr_36 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_29

]]></Node>
<StgValue><ssdm name="temp_V_addr_36"/></StgValue>
</operation>

<operation id="1156" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:3  %temp_V_load_35 = load i8* %temp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_35"/></StgValue>
</operation>

<operation id="1157" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:5  %add_ln1117_35 = add i33 %zext_ln103_40, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_35"/></StgValue>
</operation>

<operation id="1158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:6  %sext_ln1117_219 = sext i33 %add_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_219"/></StgValue>
</operation>

<operation id="1159" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:7  %bias_V_addr_36 = getelementptr i8* %input_V, i64 %sext_ln1117_219

]]></Node>
<StgValue><ssdm name="bias_V_addr_36"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1160" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:89  %add_ln103_30 = add i11 36, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_30"/></StgValue>
</operation>

<operation id="1161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:90  %zext_ln103_41 = zext i11 %add_ln103_30 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_41"/></StgValue>
</operation>

<operation id="1162" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.3:0  %sum_3_2_2_2 = phi i8 [ %add_ln703_137, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2 ], [ %sum_3_2_2_1, %.preheader.2.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_2"/></StgValue>
</operation>

<operation id="1163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0, label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:4  %sext_ln1117_138 = sext i8 %temp_V_load_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_138"/></StgValue>
</operation>

<operation id="1165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:10  %sext_ln1118_138 = sext i8 %bias_V_addr_28_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="1166" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:11  %mul_ln1118_138 = mul i11 %sext_ln1118_138, %sext_ln1117_138

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="1167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:12  %trunc_ln708_136 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_138, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_136"/></StgValue>
</operation>

<operation id="1168" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:13  %add_ln703_138 = add i8 %trunc_ln708_136, %sum_3_2_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="1169" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:14  br label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1170" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:9  %bias_V_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_29)

]]></Node>
<StgValue><ssdm name="bias_V_addr_29_read"/></StgValue>
</operation>

<operation id="1171" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1172" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1173" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1174" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1175" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1176" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1177" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:3  %temp_V_load_35 = load i8* %temp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_35"/></StgValue>
</operation>

<operation id="1178" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1179" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:0  %add_ln92_57 = add i10 %select_ln75_15, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_57"/></StgValue>
</operation>

<operation id="1180" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:1  %zext_ln97_30 = zext i10 %add_ln92_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_30"/></StgValue>
</operation>

<operation id="1181" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:2  %temp_V_addr_37 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_30

]]></Node>
<StgValue><ssdm name="temp_V_addr_37"/></StgValue>
</operation>

<operation id="1182" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:3  %temp_V_load_36 = load i8* %temp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_36"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:5  %add_ln1117_36 = add i33 %zext_ln103_41, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_36"/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:6  %sext_ln1117_220 = sext i33 %add_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_220"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:7  %bias_V_addr_37 = getelementptr i8* %input_V, i64 %sext_ln1117_220

]]></Node>
<StgValue><ssdm name="bias_V_addr_37"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1186" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:91  %add_ln103_31 = add i11 37, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_31"/></StgValue>
</operation>

<operation id="1187" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:92  %zext_ln103_42 = zext i11 %add_ln103_31 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_42"/></StgValue>
</operation>

<operation id="1188" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.1:0  %sum_3_3_0_0 = phi i8 [ %add_ln703_138, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0 ], [ %sum_3_2_2_2, %.preheader.2.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_0"/></StgValue>
</operation>

<operation id="1189" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1, label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1190" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:4  %sext_ln1117_139 = sext i8 %temp_V_load_28 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_139"/></StgValue>
</operation>

<operation id="1191" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:10  %sext_ln1118_139 = sext i8 %bias_V_addr_29_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_139"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:11  %mul_ln1118_139 = mul i11 %sext_ln1118_139, %sext_ln1117_139

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:12  %trunc_ln708_137 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_139, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_137"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:13  %add_ln703_139 = add i8 %trunc_ln708_137, %sum_3_3_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:14  br label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:9  %bias_V_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_30)

]]></Node>
<StgValue><ssdm name="bias_V_addr_30_read"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1200" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1201" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1202" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1203" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:3  %temp_V_load_36 = load i8* %temp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_36"/></StgValue>
</operation>

<operation id="1204" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1205" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:0  %add_ln92_58 = add i10 %select_ln75_15, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_58"/></StgValue>
</operation>

<operation id="1206" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:1  %zext_ln97_31 = zext i10 %add_ln92_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_31"/></StgValue>
</operation>

<operation id="1207" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:2  %temp_V_addr_38 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_31

]]></Node>
<StgValue><ssdm name="temp_V_addr_38"/></StgValue>
</operation>

<operation id="1208" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:3  %temp_V_load_37 = load i8* %temp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_37"/></StgValue>
</operation>

<operation id="1209" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:5  %add_ln1117_37 = add i33 %zext_ln103_42, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_37"/></StgValue>
</operation>

<operation id="1210" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:6  %sext_ln1117_221 = sext i33 %add_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_221"/></StgValue>
</operation>

<operation id="1211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:7  %bias_V_addr_38 = getelementptr i8* %input_V, i64 %sext_ln1117_221

]]></Node>
<StgValue><ssdm name="bias_V_addr_38"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1212" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:93  %add_ln103_32 = add i11 38, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_32"/></StgValue>
</operation>

<operation id="1213" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:94  %zext_ln103_43 = zext i11 %add_ln103_32 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_43"/></StgValue>
</operation>

<operation id="1214" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.2:0  %sum_3_3_0_1 = phi i8 [ %add_ln703_139, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1 ], [ %sum_3_3_0_0, %.preheader.3.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_1"/></StgValue>
</operation>

<operation id="1215" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2, label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1216" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:4  %sext_ln1117_140 = sext i8 %temp_V_load_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_140"/></StgValue>
</operation>

<operation id="1217" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:10  %sext_ln1118_140 = sext i8 %bias_V_addr_30_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_140"/></StgValue>
</operation>

<operation id="1218" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:11  %mul_ln1118_140 = mul i11 %sext_ln1118_140, %sext_ln1117_140

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="1219" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:12  %trunc_ln708_138 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_140, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_138"/></StgValue>
</operation>

<operation id="1220" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:13  %add_ln703_140 = add i8 %trunc_ln708_138, %sum_3_3_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="1221" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:14  br label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1222" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:9  %bias_V_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_31)

]]></Node>
<StgValue><ssdm name="bias_V_addr_31_read"/></StgValue>
</operation>

<operation id="1223" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1224" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1225" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1226" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1227" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1228" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1229" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:3  %temp_V_load_37 = load i8* %temp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_37"/></StgValue>
</operation>

<operation id="1230" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1231" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:0  %add_ln92_59 = add i10 %select_ln75_15, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_59"/></StgValue>
</operation>

<operation id="1232" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:1  %zext_ln97_32 = zext i10 %add_ln92_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_32"/></StgValue>
</operation>

<operation id="1233" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:2  %temp_V_addr_39 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_32

]]></Node>
<StgValue><ssdm name="temp_V_addr_39"/></StgValue>
</operation>

<operation id="1234" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:3  %temp_V_load_38 = load i8* %temp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_38"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:5  %add_ln1117_38 = add i33 %zext_ln103_43, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_38"/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:6  %sext_ln1117_222 = sext i33 %add_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_222"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:7  %bias_V_addr_39 = getelementptr i8* %input_V, i64 %sext_ln1117_222

]]></Node>
<StgValue><ssdm name="bias_V_addr_39"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1238" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:95  %add_ln103_33 = add i11 39, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_33"/></StgValue>
</operation>

<operation id="1239" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:96  %zext_ln103_44 = zext i11 %add_ln103_33 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_44"/></StgValue>
</operation>

<operation id="1240" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.1:0  %sum_3_3_0_2 = phi i8 [ %add_ln703_140, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2 ], [ %sum_3_3_0_1, %.preheader.3.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_2"/></StgValue>
</operation>

<operation id="1241" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1242" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:4  %sext_ln1117_141 = sext i8 %temp_V_load_30 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_141"/></StgValue>
</operation>

<operation id="1243" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:10  %sext_ln1118_141 = sext i8 %bias_V_addr_31_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="1244" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:11  %mul_ln1118_141 = mul i11 %sext_ln1118_141, %sext_ln1117_141

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="1245" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:12  %trunc_ln708_139 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_141, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="1246" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:13  %add_ln703_141 = add i8 %trunc_ln708_139, %sum_3_3_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="1247" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1248" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:10  %bias_V_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_32)

]]></Node>
<StgValue><ssdm name="bias_V_addr_32_read"/></StgValue>
</operation>

<operation id="1249" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1250" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1251" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1252" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1253" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1254" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1255" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:3  %temp_V_load_38 = load i8* %temp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_38"/></StgValue>
</operation>

<operation id="1256" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1257" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:0  %add_ln92_60 = add i10 %select_ln75_16, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_60"/></StgValue>
</operation>

<operation id="1258" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:1  %zext_ln97_33 = zext i10 %add_ln92_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_33"/></StgValue>
</operation>

<operation id="1259" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:2  %temp_V_addr_40 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_33

]]></Node>
<StgValue><ssdm name="temp_V_addr_40"/></StgValue>
</operation>

<operation id="1260" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:3  %temp_V_load_39 = load i8* %temp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_39"/></StgValue>
</operation>

<operation id="1261" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:5  %add_ln1117_39 = add i33 %zext_ln103_44, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_39"/></StgValue>
</operation>

<operation id="1262" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:6  %sext_ln1117_223 = sext i33 %add_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_223"/></StgValue>
</operation>

<operation id="1263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:7  %bias_V_addr_40 = getelementptr i8* %input_V, i64 %sext_ln1117_223

]]></Node>
<StgValue><ssdm name="bias_V_addr_40"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1264" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:97  %add_ln103_34 = add i11 40, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_34"/></StgValue>
</operation>

<operation id="1265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:98  %zext_ln103_45 = zext i11 %add_ln103_34 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_45"/></StgValue>
</operation>

<operation id="1266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:0  %sum_3_3_1_0 = phi i8 [ %add_ln703_141, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0 ], [ %sum_3_3_0_2, %.preheader.preheader.3.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_1_0"/></StgValue>
</operation>

<operation id="1267" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:5  %sext_ln1117_142 = sext i8 %temp_V_load_31 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_142"/></StgValue>
</operation>

<operation id="1268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:11  %sext_ln1118_142 = sext i8 %bias_V_addr_32_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="1269" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:12  %mul_ln1118_142 = mul i11 %sext_ln1118_142, %sext_ln1117_142

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="1270" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:13  %trunc_ln708_140 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_142, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>

<operation id="1271" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:14  %add_ln703_142 = add i8 %trunc_ln708_140, %sum_3_3_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="1272" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2, label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1273" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:9  %bias_V_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_33)

]]></Node>
<StgValue><ssdm name="bias_V_addr_33_read"/></StgValue>
</operation>

<operation id="1274" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1275" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1276" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1277" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1278" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1279" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1280" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:3  %temp_V_load_39 = load i8* %temp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_39"/></StgValue>
</operation>

<operation id="1281" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1282" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:1  %add_ln92_61 = add i10 %select_ln75_16, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_61"/></StgValue>
</operation>

<operation id="1283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:2  %zext_ln97_34 = zext i10 %add_ln92_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_34"/></StgValue>
</operation>

<operation id="1284" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:3  %temp_V_addr_41 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_34

]]></Node>
<StgValue><ssdm name="temp_V_addr_41"/></StgValue>
</operation>

<operation id="1285" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:4  %temp_V_load_40 = load i8* %temp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_40"/></StgValue>
</operation>

<operation id="1286" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:6  %add_ln1117_40 = add i33 %zext_ln103_45, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_40"/></StgValue>
</operation>

<operation id="1287" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:7  %sext_ln1117_224 = sext i33 %add_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_224"/></StgValue>
</operation>

<operation id="1288" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:8  %bias_V_addr_41 = getelementptr i8* %input_V, i64 %sext_ln1117_224

]]></Node>
<StgValue><ssdm name="bias_V_addr_41"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1289" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:99  %add_ln103_35 = add i11 41, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_35"/></StgValue>
</operation>

<operation id="1290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:100  %zext_ln103_46 = zext i11 %add_ln103_35 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_46"/></StgValue>
</operation>

<operation id="1291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:4  %sext_ln1117_143 = sext i8 %temp_V_load_32 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_143"/></StgValue>
</operation>

<operation id="1292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:10  %sext_ln1118_143 = sext i8 %bias_V_addr_33_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="1293" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:11  %mul_ln1118_143 = mul i11 %sext_ln1118_143, %sext_ln1117_143

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="1294" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:12  %trunc_ln708_141 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_143, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_141"/></StgValue>
</operation>

<operation id="1295" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:13  %add_ln703_143 = add i8 %trunc_ln708_141, %add_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="1296" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:14  br label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1297" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:9  %bias_V_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_34)

]]></Node>
<StgValue><ssdm name="bias_V_addr_34_read"/></StgValue>
</operation>

<operation id="1298" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1299" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1300" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1301" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1302" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1303" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1304" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:4  %temp_V_load_40 = load i8* %temp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_40"/></StgValue>
</operation>

<operation id="1305" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1306" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:0  %add_ln92_62 = add i10 %select_ln75_16, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_62"/></StgValue>
</operation>

<operation id="1307" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:1  %zext_ln97_35 = zext i10 %add_ln92_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_35"/></StgValue>
</operation>

<operation id="1308" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:2  %temp_V_addr_42 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_35

]]></Node>
<StgValue><ssdm name="temp_V_addr_42"/></StgValue>
</operation>

<operation id="1309" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:3  %temp_V_load_41 = load i8* %temp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_41"/></StgValue>
</operation>

<operation id="1310" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:5  %add_ln1117_41 = add i33 %zext_ln103_46, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_41"/></StgValue>
</operation>

<operation id="1311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:6  %sext_ln1117_225 = sext i33 %add_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_225"/></StgValue>
</operation>

<operation id="1312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:7  %bias_V_addr_42 = getelementptr i8* %input_V, i64 %sext_ln1117_225

]]></Node>
<StgValue><ssdm name="bias_V_addr_42"/></StgValue>
</operation>

<operation id="1313" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:0  %add_ln92_63 = add i10 %select_ln75_17, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_63"/></StgValue>
</operation>

<operation id="1314" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:0  %add_ln92_64 = add i10 %select_ln75_17, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_64"/></StgValue>
</operation>

<operation id="1315" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:0  %add_ln92_65 = add i10 %select_ln75_17, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_65"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1316" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:101  %add_ln103_36 = add i11 42, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_36"/></StgValue>
</operation>

<operation id="1317" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:102  %zext_ln103_47 = zext i11 %add_ln103_36 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_47"/></StgValue>
</operation>

<operation id="1318" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.2:0  %sum_3_3_1_2 = phi i8 [ %add_ln703_143, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2 ], [ %add_ln703_142, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_1_2"/></StgValue>
</operation>

<operation id="1319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0, label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:4  %sext_ln1117_144 = sext i8 %temp_V_load_33 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_144"/></StgValue>
</operation>

<operation id="1321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:10  %sext_ln1118_144 = sext i8 %bias_V_addr_34_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="1322" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:11  %mul_ln1118_144 = mul i11 %sext_ln1118_144, %sext_ln1117_144

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="1323" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:12  %trunc_ln708_142 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_144, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_142"/></StgValue>
</operation>

<operation id="1324" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:13  %add_ln703_144 = add i8 %trunc_ln708_142, %sum_3_3_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="1325" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:14  br label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1326" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:9  %bias_V_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_35)

]]></Node>
<StgValue><ssdm name="bias_V_addr_35_read"/></StgValue>
</operation>

<operation id="1327" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1328" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1329" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1330" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1331" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1332" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1333" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:3  %temp_V_load_41 = load i8* %temp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_41"/></StgValue>
</operation>

<operation id="1334" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:1  %zext_ln97_36 = zext i10 %add_ln92_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_36"/></StgValue>
</operation>

<operation id="1336" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:2  %temp_V_addr_43 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_36

]]></Node>
<StgValue><ssdm name="temp_V_addr_43"/></StgValue>
</operation>

<operation id="1337" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:3  %temp_V_load_42 = load i8* %temp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_42"/></StgValue>
</operation>

<operation id="1338" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:5  %add_ln1117_42 = add i33 %zext_ln103_47, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_42"/></StgValue>
</operation>

<operation id="1339" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:6  %sext_ln1117_226 = sext i33 %add_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_226"/></StgValue>
</operation>

<operation id="1340" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:7  %bias_V_addr_43 = getelementptr i8* %input_V, i64 %sext_ln1117_226

]]></Node>
<StgValue><ssdm name="bias_V_addr_43"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1341" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:103  %add_ln103_37 = add i11 43, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_37"/></StgValue>
</operation>

<operation id="1342" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:104  %zext_ln103_48 = zext i11 %add_ln103_37 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_48"/></StgValue>
</operation>

<operation id="1343" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.1:0  %sum_3_3_2_0 = phi i8 [ %add_ln703_144, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0 ], [ %sum_3_3_1_2, %.preheader.preheader.3.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_0"/></StgValue>
</operation>

<operation id="1344" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1, label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1345" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:4  %sext_ln1117_145 = sext i8 %temp_V_load_34 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_145"/></StgValue>
</operation>

<operation id="1346" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:10  %sext_ln1118_145 = sext i8 %bias_V_addr_35_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="1347" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:11  %mul_ln1118_145 = mul i11 %sext_ln1118_145, %sext_ln1117_145

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="1348" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:12  %trunc_ln708_143 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_145, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_143"/></StgValue>
</operation>

<operation id="1349" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:13  %add_ln703_145 = add i8 %trunc_ln708_143, %sum_3_3_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="1350" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:14  br label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1351" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:9  %bias_V_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_36)

]]></Node>
<StgValue><ssdm name="bias_V_addr_36_read"/></StgValue>
</operation>

<operation id="1352" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1353" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1354" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1355" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1356" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1357" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1358" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:3  %temp_V_load_42 = load i8* %temp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_42"/></StgValue>
</operation>

<operation id="1359" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1360" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:1  %zext_ln97_37 = zext i10 %add_ln92_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_37"/></StgValue>
</operation>

<operation id="1361" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:2  %temp_V_addr_44 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_37

]]></Node>
<StgValue><ssdm name="temp_V_addr_44"/></StgValue>
</operation>

<operation id="1362" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:3  %temp_V_load_43 = load i8* %temp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_43"/></StgValue>
</operation>

<operation id="1363" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:5  %add_ln1117_43 = add i33 %zext_ln103_48, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_43"/></StgValue>
</operation>

<operation id="1364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:6  %sext_ln1117_227 = sext i33 %add_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_227"/></StgValue>
</operation>

<operation id="1365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:7  %bias_V_addr_44 = getelementptr i8* %input_V, i64 %sext_ln1117_227

]]></Node>
<StgValue><ssdm name="bias_V_addr_44"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1366" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:105  %add_ln103_38 = add i11 44, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_38"/></StgValue>
</operation>

<operation id="1367" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:106  %zext_ln103_49 = zext i11 %add_ln103_38 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_49"/></StgValue>
</operation>

<operation id="1368" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.2:0  %sum_3_3_2_1 = phi i8 [ %add_ln703_145, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1 ], [ %sum_3_3_2_0, %.preheader.3.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_1"/></StgValue>
</operation>

<operation id="1369" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2, label %.preheader.3.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:4  %sext_ln1117_146 = sext i8 %temp_V_load_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_146"/></StgValue>
</operation>

<operation id="1371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:10  %sext_ln1118_146 = sext i8 %bias_V_addr_36_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="1372" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:11  %mul_ln1118_146 = mul i11 %sext_ln1118_146, %sext_ln1117_146

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="1373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:12  %trunc_ln708_144 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_146, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_144"/></StgValue>
</operation>

<operation id="1374" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:13  %add_ln703_146 = add i8 %trunc_ln708_144, %sum_3_3_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="1375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:14  br label %.preheader.3.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1376" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:9  %bias_V_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_37)

]]></Node>
<StgValue><ssdm name="bias_V_addr_37_read"/></StgValue>
</operation>

<operation id="1377" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1378" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1379" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1380" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1381" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1382" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1383" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:3  %temp_V_load_43 = load i8* %temp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_43"/></StgValue>
</operation>

<operation id="1384" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1385" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:1  %zext_ln97_38 = zext i10 %add_ln92_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_38"/></StgValue>
</operation>

<operation id="1386" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:2  %temp_V_addr_45 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_38

]]></Node>
<StgValue><ssdm name="temp_V_addr_45"/></StgValue>
</operation>

<operation id="1387" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:3  %temp_V_load_44 = load i8* %temp_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_44"/></StgValue>
</operation>

<operation id="1388" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:5  %add_ln1117_44 = add i33 %zext_ln103_49, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_44"/></StgValue>
</operation>

<operation id="1389" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:6  %sext_ln1117_228 = sext i33 %add_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_228"/></StgValue>
</operation>

<operation id="1390" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:7  %bias_V_addr_45 = getelementptr i8* %input_V, i64 %sext_ln1117_228

]]></Node>
<StgValue><ssdm name="bias_V_addr_45"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1391" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:107  %add_ln103_39 = add i11 45, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_39"/></StgValue>
</operation>

<operation id="1392" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:108  %zext_ln103_50 = zext i11 %add_ln103_39 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_50"/></StgValue>
</operation>

<operation id="1393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="5">
<![CDATA[
hls_label_2_begin:278  %sext_ln89 = sext i5 %add_ln89 to i11

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="1394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.3:0  %sum_3_3_2_2 = phi i8 [ %add_ln703_146, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2 ], [ %sum_3_3_2_1, %.preheader.3.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_2"/></StgValue>
</operation>

<operation id="1395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0, label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1396" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:4  %sext_ln1117_147 = sext i8 %temp_V_load_36 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_147"/></StgValue>
</operation>

<operation id="1397" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:10  %sext_ln1118_147 = sext i8 %bias_V_addr_37_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="1398" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:11  %mul_ln1118_147 = mul i11 %sext_ln1118_147, %sext_ln1117_147

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="1399" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:12  %trunc_ln708_145 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_147, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_145"/></StgValue>
</operation>

<operation id="1400" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:13  %add_ln703_147 = add i8 %trunc_ln708_145, %sum_3_3_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="1401" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:14  br label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1402" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:9  %bias_V_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_38)

]]></Node>
<StgValue><ssdm name="bias_V_addr_38_read"/></StgValue>
</operation>

<operation id="1403" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1404" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1405" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1406" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1407" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1408" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1409" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:3  %temp_V_load_44 = load i8* %temp_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_44"/></StgValue>
</operation>

<operation id="1410" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1411" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:0  %add_ln92_66 = add i11 %select_ln75_18, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_66"/></StgValue>
</operation>

<operation id="1412" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:1  %zext_ln97_39 = zext i11 %add_ln92_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_39"/></StgValue>
</operation>

<operation id="1413" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:2  %temp_V_addr_46 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_39

]]></Node>
<StgValue><ssdm name="temp_V_addr_46"/></StgValue>
</operation>

<operation id="1414" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:3  %temp_V_load_45 = load i8* %temp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_45"/></StgValue>
</operation>

<operation id="1415" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:5  %add_ln1117_45 = add i33 %zext_ln103_50, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_45"/></StgValue>
</operation>

<operation id="1416" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:6  %sext_ln1117_229 = sext i33 %add_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_229"/></StgValue>
</operation>

<operation id="1417" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:7  %bias_V_addr_46 = getelementptr i8* %input_V, i64 %sext_ln1117_229

]]></Node>
<StgValue><ssdm name="bias_V_addr_46"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1418" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:109  %add_ln103_40 = add i11 46, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_40"/></StgValue>
</operation>

<operation id="1419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:110  %zext_ln103_51 = zext i11 %add_ln103_40 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_51"/></StgValue>
</operation>

<operation id="1420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="4">
<![CDATA[
hls_label_2_begin:266  %zext_ln77 = zext i4 %select_ln75 to i11

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="1421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.1:0  %sum_3_4_0_0 = phi i8 [ %add_ln703_147, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0 ], [ %sum_3_3_2_2, %.preheader.3.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_0"/></StgValue>
</operation>

<operation id="1422" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1, label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1423" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:4  %sext_ln1117_148 = sext i8 %temp_V_load_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_148"/></StgValue>
</operation>

<operation id="1424" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:10  %sext_ln1118_148 = sext i8 %bias_V_addr_38_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="1425" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:11  %mul_ln1118_148 = mul i11 %sext_ln1118_148, %sext_ln1117_148

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="1426" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:12  %trunc_ln708_146 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_148, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_146"/></StgValue>
</operation>

<operation id="1427" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:13  %add_ln703_148 = add i8 %trunc_ln708_146, %sum_3_4_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="1428" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:14  br label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1429" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:9  %bias_V_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_39)

]]></Node>
<StgValue><ssdm name="bias_V_addr_39_read"/></StgValue>
</operation>

<operation id="1430" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1431" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1432" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1433" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1434" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1435" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1436" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:3  %temp_V_load_45 = load i8* %temp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_45"/></StgValue>
</operation>

<operation id="1437" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1438" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:0  %add_ln92_67 = add i11 %select_ln75_18, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_67"/></StgValue>
</operation>

<operation id="1439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:1  %zext_ln97_40 = zext i11 %add_ln92_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_40"/></StgValue>
</operation>

<operation id="1440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:2  %temp_V_addr_47 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_40

]]></Node>
<StgValue><ssdm name="temp_V_addr_47"/></StgValue>
</operation>

<operation id="1441" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:3  %temp_V_load_46 = load i8* %temp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_46"/></StgValue>
</operation>

<operation id="1442" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:5  %add_ln1117_46 = add i33 %zext_ln103_51, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_46"/></StgValue>
</operation>

<operation id="1443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:6  %sext_ln1117_230 = sext i33 %add_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_230"/></StgValue>
</operation>

<operation id="1444" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:7  %bias_V_addr_47 = getelementptr i8* %input_V, i64 %sext_ln1117_230

]]></Node>
<StgValue><ssdm name="bias_V_addr_47"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1445" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:111  %add_ln103_41 = add i11 47, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_41"/></StgValue>
</operation>

<operation id="1446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:112  %zext_ln103_52 = zext i11 %add_ln103_41 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_52"/></StgValue>
</operation>

<operation id="1447" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:2  %zext_ln89 = zext i4 %w to i11

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="1448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.2:0  %sum_3_4_0_1 = phi i8 [ %add_ln703_148, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1 ], [ %sum_3_4_0_0, %.preheader.4.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_1"/></StgValue>
</operation>

<operation id="1449" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2, label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1450" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:4  %sext_ln1117_149 = sext i8 %temp_V_load_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_149"/></StgValue>
</operation>

<operation id="1451" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:10  %sext_ln1118_149 = sext i8 %bias_V_addr_39_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="1452" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:11  %mul_ln1118_149 = mul i11 %sext_ln1118_149, %sext_ln1117_149

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="1453" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:12  %trunc_ln708_147 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_149, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_147"/></StgValue>
</operation>

<operation id="1454" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:13  %add_ln703_149 = add i8 %trunc_ln708_147, %sum_3_4_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="1455" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:14  br label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1456" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:9  %bias_V_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_40)

]]></Node>
<StgValue><ssdm name="bias_V_addr_40_read"/></StgValue>
</operation>

<operation id="1457" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1458" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1459" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1460" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1461" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1462" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1463" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:3  %temp_V_load_46 = load i8* %temp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_46"/></StgValue>
</operation>

<operation id="1464" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1465" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:0  %add_ln92_68 = add i11 %select_ln75_18, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_68"/></StgValue>
</operation>

<operation id="1466" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:1  %zext_ln97_41 = zext i11 %add_ln92_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_41"/></StgValue>
</operation>

<operation id="1467" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:2  %temp_V_addr_48 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_41

]]></Node>
<StgValue><ssdm name="temp_V_addr_48"/></StgValue>
</operation>

<operation id="1468" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:3  %temp_V_load_47 = load i8* %temp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_47"/></StgValue>
</operation>

<operation id="1469" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:5  %add_ln1117_47 = add i33 %zext_ln103_52, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_47"/></StgValue>
</operation>

<operation id="1470" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:6  %sext_ln1117_231 = sext i33 %add_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_231"/></StgValue>
</operation>

<operation id="1471" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:7  %bias_V_addr_48 = getelementptr i8* %input_V, i64 %sext_ln1117_231

]]></Node>
<StgValue><ssdm name="bias_V_addr_48"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1472" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:113  %add_ln103_42 = add i11 48, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_42"/></StgValue>
</operation>

<operation id="1473" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:114  %zext_ln103_53 = zext i11 %add_ln103_42 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_53"/></StgValue>
</operation>

<operation id="1474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.1:0  %sum_3_4_0_2 = phi i8 [ %add_ln703_149, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2 ], [ %sum_3_4_0_1, %.preheader.4.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_2"/></StgValue>
</operation>

<operation id="1475" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1476" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:4  %sext_ln1117_150 = sext i8 %temp_V_load_39 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_150"/></StgValue>
</operation>

<operation id="1477" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:10  %sext_ln1118_150 = sext i8 %bias_V_addr_40_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="1478" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:11  %mul_ln1118_150 = mul i11 %sext_ln1118_150, %sext_ln1117_150

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="1479" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:12  %trunc_ln708_148 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_150, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_148"/></StgValue>
</operation>

<operation id="1480" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:13  %add_ln703_150 = add i8 %trunc_ln708_148, %sum_3_4_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="1481" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1482" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:10  %bias_V_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_41)

]]></Node>
<StgValue><ssdm name="bias_V_addr_41_read"/></StgValue>
</operation>

<operation id="1483" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1484" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1485" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1486" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1487" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1488" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1489" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:3  %temp_V_load_47 = load i8* %temp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_47"/></StgValue>
</operation>

<operation id="1490" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1491" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:0  %add_ln92_69 = add i11 %select_ln75_19, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_69"/></StgValue>
</operation>

<operation id="1492" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:1  %zext_ln97_42 = zext i11 %add_ln92_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_42"/></StgValue>
</operation>

<operation id="1493" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:2  %temp_V_addr_49 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_42

]]></Node>
<StgValue><ssdm name="temp_V_addr_49"/></StgValue>
</operation>

<operation id="1494" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:3  %temp_V_load_48 = load i8* %temp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_48"/></StgValue>
</operation>

<operation id="1495" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:5  %add_ln1117_48 = add i33 %zext_ln103_53, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_48"/></StgValue>
</operation>

<operation id="1496" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:6  %sext_ln1117_232 = sext i33 %add_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_232"/></StgValue>
</operation>

<operation id="1497" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:7  %bias_V_addr_49 = getelementptr i8* %input_V, i64 %sext_ln1117_232

]]></Node>
<StgValue><ssdm name="bias_V_addr_49"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1498" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:115  %add_ln103_43 = add i11 49, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_43"/></StgValue>
</operation>

<operation id="1499" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:116  %zext_ln103_54 = zext i11 %add_ln103_43 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_54"/></StgValue>
</operation>

<operation id="1500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:0  %sum_3_4_1_0 = phi i8 [ %add_ln703_150, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0 ], [ %sum_3_4_0_2, %.preheader.preheader.4.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_1_0"/></StgValue>
</operation>

<operation id="1501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:5  %sext_ln1117_151 = sext i8 %temp_V_load_40 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_151"/></StgValue>
</operation>

<operation id="1502" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:11  %sext_ln1118_151 = sext i8 %bias_V_addr_41_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="1503" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:12  %mul_ln1118_151 = mul i11 %sext_ln1118_151, %sext_ln1117_151

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="1504" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:13  %trunc_ln708_149 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_151, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_149"/></StgValue>
</operation>

<operation id="1505" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:14  %add_ln703_151 = add i8 %trunc_ln708_149, %sum_3_4_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="1506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2, label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1507" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:9  %bias_V_addr_42_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_42)

]]></Node>
<StgValue><ssdm name="bias_V_addr_42_read"/></StgValue>
</operation>

<operation id="1508" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1509" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1510" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1511" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1512" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1513" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1514" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:3  %temp_V_load_48 = load i8* %temp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_48"/></StgValue>
</operation>

<operation id="1515" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1516" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:1  %add_ln92_70 = add i11 %select_ln75_19, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_70"/></StgValue>
</operation>

<operation id="1517" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:2  %zext_ln97_43 = zext i11 %add_ln92_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_43"/></StgValue>
</operation>

<operation id="1518" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:3  %temp_V_addr_50 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_43

]]></Node>
<StgValue><ssdm name="temp_V_addr_50"/></StgValue>
</operation>

<operation id="1519" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:4  %temp_V_load_49 = load i8* %temp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_49"/></StgValue>
</operation>

<operation id="1520" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:6  %add_ln1117_49 = add i33 %zext_ln103_54, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_49"/></StgValue>
</operation>

<operation id="1521" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:7  %sext_ln1117_233 = sext i33 %add_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_233"/></StgValue>
</operation>

<operation id="1522" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:8  %bias_V_addr_50 = getelementptr i8* %input_V, i64 %sext_ln1117_233

]]></Node>
<StgValue><ssdm name="bias_V_addr_50"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1523" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:117  %add_ln103_44 = add i11 50, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_44"/></StgValue>
</operation>

<operation id="1524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:118  %zext_ln103_55 = zext i11 %add_ln103_44 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_55"/></StgValue>
</operation>

<operation id="1525" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:4  %sext_ln1117_152 = sext i8 %temp_V_load_41 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_152"/></StgValue>
</operation>

<operation id="1526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:10  %sext_ln1118_152 = sext i8 %bias_V_addr_42_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="1527" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:11  %mul_ln1118_152 = mul i11 %sext_ln1118_152, %sext_ln1117_152

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="1528" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:12  %trunc_ln708_150 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_152, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_150"/></StgValue>
</operation>

<operation id="1529" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:13  %add_ln703_152 = add i8 %trunc_ln708_150, %add_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="1530" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:14  br label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1531" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:9  %bias_V_addr_43_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_43)

]]></Node>
<StgValue><ssdm name="bias_V_addr_43_read"/></StgValue>
</operation>

<operation id="1532" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1533" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1534" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1535" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1536" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1537" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1538" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:4  %temp_V_load_49 = load i8* %temp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_49"/></StgValue>
</operation>

<operation id="1539" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1540" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:0  %add_ln92_71 = add i11 %select_ln75_19, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_71"/></StgValue>
</operation>

<operation id="1541" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:1  %zext_ln97_44 = zext i11 %add_ln92_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_44"/></StgValue>
</operation>

<operation id="1542" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:2  %temp_V_addr_51 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_44

]]></Node>
<StgValue><ssdm name="temp_V_addr_51"/></StgValue>
</operation>

<operation id="1543" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:3  %temp_V_load_50 = load i8* %temp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_50"/></StgValue>
</operation>

<operation id="1544" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:5  %add_ln1117_50 = add i33 %zext_ln103_55, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_50"/></StgValue>
</operation>

<operation id="1545" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:6  %sext_ln1117_234 = sext i33 %add_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_234"/></StgValue>
</operation>

<operation id="1546" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:7  %bias_V_addr_51 = getelementptr i8* %input_V, i64 %sext_ln1117_234

]]></Node>
<StgValue><ssdm name="bias_V_addr_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1547" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:119  %add_ln103_45 = add i11 51, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_45"/></StgValue>
</operation>

<operation id="1548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:120  %zext_ln103_56 = zext i11 %add_ln103_45 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_56"/></StgValue>
</operation>

<operation id="1549" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.2:0  %sum_3_4_1_2 = phi i8 [ %add_ln703_152, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2 ], [ %add_ln703_151, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_1_2"/></StgValue>
</operation>

<operation id="1550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0, label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1551" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:4  %sext_ln1117_153 = sext i8 %temp_V_load_42 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_153"/></StgValue>
</operation>

<operation id="1552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:10  %sext_ln1118_153 = sext i8 %bias_V_addr_43_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="1553" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:11  %mul_ln1118_153 = mul i11 %sext_ln1118_153, %sext_ln1117_153

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="1554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:12  %trunc_ln708_151 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_153, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_151"/></StgValue>
</operation>

<operation id="1555" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:13  %add_ln703_153 = add i8 %trunc_ln708_151, %sum_3_4_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="1556" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:14  br label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1557" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:9  %bias_V_addr_44_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_44)

]]></Node>
<StgValue><ssdm name="bias_V_addr_44_read"/></StgValue>
</operation>

<operation id="1558" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1559" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1560" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1561" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1562" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1563" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1564" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:3  %temp_V_load_50 = load i8* %temp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_50"/></StgValue>
</operation>

<operation id="1565" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1566" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:0  %add_ln92_72 = add i11 %select_ln75_20, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_72"/></StgValue>
</operation>

<operation id="1567" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:1  %zext_ln97_45 = zext i11 %add_ln92_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_45"/></StgValue>
</operation>

<operation id="1568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:2  %temp_V_addr_52 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_45

]]></Node>
<StgValue><ssdm name="temp_V_addr_52"/></StgValue>
</operation>

<operation id="1569" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:3  %temp_V_load_51 = load i8* %temp_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_51"/></StgValue>
</operation>

<operation id="1570" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:5  %add_ln1117_51 = add i33 %zext_ln103_56, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_51"/></StgValue>
</operation>

<operation id="1571" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:6  %sext_ln1117_235 = sext i33 %add_ln1117_51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_235"/></StgValue>
</operation>

<operation id="1572" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:7  %bias_V_addr_52 = getelementptr i8* %input_V, i64 %sext_ln1117_235

]]></Node>
<StgValue><ssdm name="bias_V_addr_52"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1573" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:121  %add_ln103_46 = add i11 52, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_46"/></StgValue>
</operation>

<operation id="1574" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:122  %zext_ln103_57 = zext i11 %add_ln103_46 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_57"/></StgValue>
</operation>

<operation id="1575" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.1:0  %sum_3_4_2_0 = phi i8 [ %add_ln703_153, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0 ], [ %sum_3_4_1_2, %.preheader.preheader.4.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_0"/></StgValue>
</operation>

<operation id="1576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1, label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:4  %sext_ln1117_154 = sext i8 %temp_V_load_43 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_154"/></StgValue>
</operation>

<operation id="1578" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:10  %sext_ln1118_154 = sext i8 %bias_V_addr_44_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="1579" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:11  %mul_ln1118_154 = mul i11 %sext_ln1118_154, %sext_ln1117_154

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="1580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:12  %trunc_ln708_152 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_154, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_152"/></StgValue>
</operation>

<operation id="1581" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:13  %add_ln703_154 = add i8 %trunc_ln708_152, %sum_3_4_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="1582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:14  br label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1583" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:9  %bias_V_addr_45_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_45)

]]></Node>
<StgValue><ssdm name="bias_V_addr_45_read"/></StgValue>
</operation>

<operation id="1584" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1585" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1586" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1587" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1588" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1589" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1590" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:3  %temp_V_load_51 = load i8* %temp_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_51"/></StgValue>
</operation>

<operation id="1591" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1592" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:0  %add_ln92_73 = add i11 %select_ln75_20, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_73"/></StgValue>
</operation>

<operation id="1593" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:1  %zext_ln97_46 = zext i11 %add_ln92_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_46"/></StgValue>
</operation>

<operation id="1594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:2  %temp_V_addr_53 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_46

]]></Node>
<StgValue><ssdm name="temp_V_addr_53"/></StgValue>
</operation>

<operation id="1595" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:3  %temp_V_load_52 = load i8* %temp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_52"/></StgValue>
</operation>

<operation id="1596" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:5  %add_ln1117_52 = add i33 %zext_ln103_57, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_52"/></StgValue>
</operation>

<operation id="1597" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:6  %sext_ln1117_236 = sext i33 %add_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_236"/></StgValue>
</operation>

<operation id="1598" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:7  %bias_V_addr_53 = getelementptr i8* %input_V, i64 %sext_ln1117_236

]]></Node>
<StgValue><ssdm name="bias_V_addr_53"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1599" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:123  %add_ln103_47 = add i11 53, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_47"/></StgValue>
</operation>

<operation id="1600" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:124  %zext_ln103_58 = zext i11 %add_ln103_47 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_58"/></StgValue>
</operation>

<operation id="1601" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.2:0  %sum_3_4_2_1 = phi i8 [ %add_ln703_154, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1 ], [ %sum_3_4_2_0, %.preheader.4.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_1"/></StgValue>
</operation>

<operation id="1602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2, label %.preheader.4.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:4  %sext_ln1117_155 = sext i8 %temp_V_load_44 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_155"/></StgValue>
</operation>

<operation id="1604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:10  %sext_ln1118_155 = sext i8 %bias_V_addr_45_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="1605" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:11  %mul_ln1118_155 = mul i11 %sext_ln1118_155, %sext_ln1117_155

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="1606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:12  %trunc_ln708_153 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_155, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_153"/></StgValue>
</operation>

<operation id="1607" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:13  %add_ln703_155 = add i8 %trunc_ln708_153, %sum_3_4_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="1608" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:14  br label %.preheader.4.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1609" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:9  %bias_V_addr_46_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_46)

]]></Node>
<StgValue><ssdm name="bias_V_addr_46_read"/></StgValue>
</operation>

<operation id="1610" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1611" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1612" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1613" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1614" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1615" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1616" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:3  %temp_V_load_52 = load i8* %temp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_52"/></StgValue>
</operation>

<operation id="1617" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1618" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:0  %add_ln92_74 = add i11 %select_ln75_20, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_74"/></StgValue>
</operation>

<operation id="1619" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:1  %zext_ln97_47 = zext i11 %add_ln92_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_47"/></StgValue>
</operation>

<operation id="1620" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:2  %temp_V_addr_54 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_47

]]></Node>
<StgValue><ssdm name="temp_V_addr_54"/></StgValue>
</operation>

<operation id="1621" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:3  %temp_V_load_53 = load i8* %temp_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_53"/></StgValue>
</operation>

<operation id="1622" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:5  %add_ln1117_53 = add i33 %zext_ln103_58, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_53"/></StgValue>
</operation>

<operation id="1623" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:6  %sext_ln1117_237 = sext i33 %add_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_237"/></StgValue>
</operation>

<operation id="1624" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:7  %bias_V_addr_54 = getelementptr i8* %input_V, i64 %sext_ln1117_237

]]></Node>
<StgValue><ssdm name="bias_V_addr_54"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1625" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:125  %add_ln103_48 = add i11 54, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_48"/></StgValue>
</operation>

<operation id="1626" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:126  %zext_ln103_59 = zext i11 %add_ln103_48 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_59"/></StgValue>
</operation>

<operation id="1627" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.3:0  %sum_3_4_2_2 = phi i8 [ %add_ln703_155, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2 ], [ %sum_3_4_2_1, %.preheader.4.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_2"/></StgValue>
</operation>

<operation id="1628" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0, label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1629" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:4  %sext_ln1117_156 = sext i8 %temp_V_load_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_156"/></StgValue>
</operation>

<operation id="1630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:10  %sext_ln1118_156 = sext i8 %bias_V_addr_46_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="1631" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:11  %mul_ln1118_156 = mul i11 %sext_ln1118_156, %sext_ln1117_156

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="1632" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:12  %trunc_ln708_154 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_156, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_154"/></StgValue>
</operation>

<operation id="1633" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:13  %add_ln703_156 = add i8 %trunc_ln708_154, %sum_3_4_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="1634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:14  br label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1635" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:9  %bias_V_addr_47_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_47)

]]></Node>
<StgValue><ssdm name="bias_V_addr_47_read"/></StgValue>
</operation>

<operation id="1636" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1637" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1638" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1639" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1640" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1641" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1642" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:3  %temp_V_load_53 = load i8* %temp_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_53"/></StgValue>
</operation>

<operation id="1643" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1644" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:0  %add_ln92_75 = add i11 %select_ln75_21, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_75"/></StgValue>
</operation>

<operation id="1645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:1  %zext_ln97_48 = zext i11 %add_ln92_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_48"/></StgValue>
</operation>

<operation id="1646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:2  %temp_V_addr_55 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_48

]]></Node>
<StgValue><ssdm name="temp_V_addr_55"/></StgValue>
</operation>

<operation id="1647" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:3  %temp_V_load_54 = load i8* %temp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_54"/></StgValue>
</operation>

<operation id="1648" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:5  %add_ln1117_54 = add i33 %zext_ln103_59, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_54"/></StgValue>
</operation>

<operation id="1649" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:6  %sext_ln1117_238 = sext i33 %add_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_238"/></StgValue>
</operation>

<operation id="1650" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:7  %bias_V_addr_55 = getelementptr i8* %input_V, i64 %sext_ln1117_238

]]></Node>
<StgValue><ssdm name="bias_V_addr_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1651" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:127  %add_ln103_49 = add i11 55, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_49"/></StgValue>
</operation>

<operation id="1652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:128  %zext_ln103_60 = zext i11 %add_ln103_49 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_60"/></StgValue>
</operation>

<operation id="1653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.1:0  %sum_3_5_0_0 = phi i8 [ %add_ln703_156, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0 ], [ %sum_3_4_2_2, %.preheader.4.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_0"/></StgValue>
</operation>

<operation id="1654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1, label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:4  %sext_ln1117_157 = sext i8 %temp_V_load_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_157"/></StgValue>
</operation>

<operation id="1656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:10  %sext_ln1118_157 = sext i8 %bias_V_addr_47_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="1657" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:11  %mul_ln1118_157 = mul i11 %sext_ln1118_157, %sext_ln1117_157

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="1658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:12  %trunc_ln708_155 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_157, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_155"/></StgValue>
</operation>

<operation id="1659" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:13  %add_ln703_157 = add i8 %trunc_ln708_155, %sum_3_5_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="1660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:14  br label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1661" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:9  %bias_V_addr_48_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_48)

]]></Node>
<StgValue><ssdm name="bias_V_addr_48_read"/></StgValue>
</operation>

<operation id="1662" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1663" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1664" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1665" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1666" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1667" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1668" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:3  %temp_V_load_54 = load i8* %temp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_54"/></StgValue>
</operation>

<operation id="1669" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1670" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:0  %add_ln92_76 = add i11 %select_ln75_21, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_76"/></StgValue>
</operation>

<operation id="1671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:1  %zext_ln97_49 = zext i11 %add_ln92_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_49"/></StgValue>
</operation>

<operation id="1672" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:2  %temp_V_addr_56 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_49

]]></Node>
<StgValue><ssdm name="temp_V_addr_56"/></StgValue>
</operation>

<operation id="1673" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:3  %temp_V_load_55 = load i8* %temp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_55"/></StgValue>
</operation>

<operation id="1674" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:5  %add_ln1117_55 = add i33 %zext_ln103_60, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_55"/></StgValue>
</operation>

<operation id="1675" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:6  %sext_ln1117_239 = sext i33 %add_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_239"/></StgValue>
</operation>

<operation id="1676" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:7  %bias_V_addr_56 = getelementptr i8* %input_V, i64 %sext_ln1117_239

]]></Node>
<StgValue><ssdm name="bias_V_addr_56"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1677" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:129  %add_ln103_50 = add i11 56, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_50"/></StgValue>
</operation>

<operation id="1678" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:130  %zext_ln103_61 = zext i11 %add_ln103_50 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_61"/></StgValue>
</operation>

<operation id="1679" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.2:0  %sum_3_5_0_1 = phi i8 [ %add_ln703_157, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1 ], [ %sum_3_5_0_0, %.preheader.5.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_1"/></StgValue>
</operation>

<operation id="1680" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2, label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1681" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:4  %sext_ln1117_158 = sext i8 %temp_V_load_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_158"/></StgValue>
</operation>

<operation id="1682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:10  %sext_ln1118_158 = sext i8 %bias_V_addr_48_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="1683" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:11  %mul_ln1118_158 = mul i11 %sext_ln1118_158, %sext_ln1117_158

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="1684" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:12  %trunc_ln708_156 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_158, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_156"/></StgValue>
</operation>

<operation id="1685" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:13  %add_ln703_158 = add i8 %trunc_ln708_156, %sum_3_5_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="1686" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:14  br label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1687" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:9  %bias_V_addr_49_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_49)

]]></Node>
<StgValue><ssdm name="bias_V_addr_49_read"/></StgValue>
</operation>

<operation id="1688" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1689" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1690" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1691" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1692" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1693" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1694" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:3  %temp_V_load_55 = load i8* %temp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_55"/></StgValue>
</operation>

<operation id="1695" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1696" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:0  %add_ln92_77 = add i11 %select_ln75_21, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_77"/></StgValue>
</operation>

<operation id="1697" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:1  %zext_ln97_50 = zext i11 %add_ln92_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_50"/></StgValue>
</operation>

<operation id="1698" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:2  %temp_V_addr_57 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_50

]]></Node>
<StgValue><ssdm name="temp_V_addr_57"/></StgValue>
</operation>

<operation id="1699" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:3  %temp_V_load_56 = load i8* %temp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_56"/></StgValue>
</operation>

<operation id="1700" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:5  %add_ln1117_56 = add i33 %zext_ln103_61, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_56"/></StgValue>
</operation>

<operation id="1701" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:6  %sext_ln1117_240 = sext i33 %add_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_240"/></StgValue>
</operation>

<operation id="1702" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:7  %bias_V_addr_57 = getelementptr i8* %input_V, i64 %sext_ln1117_240

]]></Node>
<StgValue><ssdm name="bias_V_addr_57"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1703" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:131  %add_ln103_51 = add i11 57, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_51"/></StgValue>
</operation>

<operation id="1704" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:132  %zext_ln103_62 = zext i11 %add_ln103_51 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_62"/></StgValue>
</operation>

<operation id="1705" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.1:0  %sum_3_5_0_2 = phi i8 [ %add_ln703_158, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2 ], [ %sum_3_5_0_1, %.preheader.5.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_2"/></StgValue>
</operation>

<operation id="1706" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1707" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:4  %sext_ln1117_159 = sext i8 %temp_V_load_48 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_159"/></StgValue>
</operation>

<operation id="1708" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:10  %sext_ln1118_159 = sext i8 %bias_V_addr_49_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="1709" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:11  %mul_ln1118_159 = mul i11 %sext_ln1118_159, %sext_ln1117_159

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="1710" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:12  %trunc_ln708_157 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_159, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_157"/></StgValue>
</operation>

<operation id="1711" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:13  %add_ln703_159 = add i8 %trunc_ln708_157, %sum_3_5_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="1712" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1713" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:10  %bias_V_addr_50_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_50)

]]></Node>
<StgValue><ssdm name="bias_V_addr_50_read"/></StgValue>
</operation>

<operation id="1714" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1715" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1716" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1717" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1718" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1719" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1720" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:3  %temp_V_load_56 = load i8* %temp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_56"/></StgValue>
</operation>

<operation id="1721" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1722" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:0  %add_ln92_78 = add i11 %select_ln75_22, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_78"/></StgValue>
</operation>

<operation id="1723" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:1  %zext_ln97_51 = zext i11 %add_ln92_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_51"/></StgValue>
</operation>

<operation id="1724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:2  %temp_V_addr_58 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_51

]]></Node>
<StgValue><ssdm name="temp_V_addr_58"/></StgValue>
</operation>

<operation id="1725" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:3  %temp_V_load_57 = load i8* %temp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_57"/></StgValue>
</operation>

<operation id="1726" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:5  %add_ln1117_57 = add i33 %zext_ln103_62, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_57"/></StgValue>
</operation>

<operation id="1727" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:6  %sext_ln1117_241 = sext i33 %add_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_241"/></StgValue>
</operation>

<operation id="1728" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:7  %bias_V_addr_58 = getelementptr i8* %input_V, i64 %sext_ln1117_241

]]></Node>
<StgValue><ssdm name="bias_V_addr_58"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1729" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:133  %add_ln103_52 = add i11 58, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_52"/></StgValue>
</operation>

<operation id="1730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:134  %zext_ln103_63 = zext i11 %add_ln103_52 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_63"/></StgValue>
</operation>

<operation id="1731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:0  %sum_3_5_1_0 = phi i8 [ %add_ln703_159, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0 ], [ %sum_3_5_0_2, %.preheader.preheader.5.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_1_0"/></StgValue>
</operation>

<operation id="1732" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:5  %sext_ln1117_160 = sext i8 %temp_V_load_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_160"/></StgValue>
</operation>

<operation id="1733" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:11  %sext_ln1118_160 = sext i8 %bias_V_addr_50_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_160"/></StgValue>
</operation>

<operation id="1734" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:12  %mul_ln1118_160 = mul i11 %sext_ln1118_160, %sext_ln1117_160

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="1735" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:13  %trunc_ln708_158 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_160, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_158"/></StgValue>
</operation>

<operation id="1736" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:14  %add_ln703_160 = add i8 %trunc_ln708_158, %sum_3_5_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="1737" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2, label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1738" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:9  %bias_V_addr_51_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_51)

]]></Node>
<StgValue><ssdm name="bias_V_addr_51_read"/></StgValue>
</operation>

<operation id="1739" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1740" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1741" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1742" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1743" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1744" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1745" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:3  %temp_V_load_57 = load i8* %temp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_57"/></StgValue>
</operation>

<operation id="1746" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1747" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:1  %add_ln92_79 = add i11 %select_ln75_22, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_79"/></StgValue>
</operation>

<operation id="1748" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:2  %zext_ln97_52 = zext i11 %add_ln92_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_52"/></StgValue>
</operation>

<operation id="1749" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:3  %temp_V_addr_59 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_52

]]></Node>
<StgValue><ssdm name="temp_V_addr_59"/></StgValue>
</operation>

<operation id="1750" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:4  %temp_V_load_58 = load i8* %temp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_58"/></StgValue>
</operation>

<operation id="1751" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:6  %add_ln1117_58 = add i33 %zext_ln103_63, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_58"/></StgValue>
</operation>

<operation id="1752" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:7  %sext_ln1117_242 = sext i33 %add_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_242"/></StgValue>
</operation>

<operation id="1753" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:8  %bias_V_addr_59 = getelementptr i8* %input_V, i64 %sext_ln1117_242

]]></Node>
<StgValue><ssdm name="bias_V_addr_59"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1754" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:135  %add_ln103_53 = add i11 59, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_53"/></StgValue>
</operation>

<operation id="1755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:136  %zext_ln103_64 = zext i11 %add_ln103_53 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_64"/></StgValue>
</operation>

<operation id="1756" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:4  %sext_ln1117_161 = sext i8 %temp_V_load_50 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_161"/></StgValue>
</operation>

<operation id="1757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:10  %sext_ln1118_161 = sext i8 %bias_V_addr_51_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="1758" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:11  %mul_ln1118_161 = mul i11 %sext_ln1118_161, %sext_ln1117_161

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="1759" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:12  %trunc_ln708_159 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_161, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_159"/></StgValue>
</operation>

<operation id="1760" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:13  %add_ln703_161 = add i8 %trunc_ln708_159, %add_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="1761" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:14  br label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1762" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:9  %bias_V_addr_52_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_52)

]]></Node>
<StgValue><ssdm name="bias_V_addr_52_read"/></StgValue>
</operation>

<operation id="1763" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1764" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1765" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1766" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1767" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1768" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1769" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:4  %temp_V_load_58 = load i8* %temp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_58"/></StgValue>
</operation>

<operation id="1770" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1771" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:0  %add_ln92_80 = add i11 %select_ln75_22, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_80"/></StgValue>
</operation>

<operation id="1772" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:1  %zext_ln97_53 = zext i11 %add_ln92_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_53"/></StgValue>
</operation>

<operation id="1773" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:2  %temp_V_addr_60 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_53

]]></Node>
<StgValue><ssdm name="temp_V_addr_60"/></StgValue>
</operation>

<operation id="1774" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:3  %temp_V_load_59 = load i8* %temp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_59"/></StgValue>
</operation>

<operation id="1775" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:5  %add_ln1117_59 = add i33 %zext_ln103_64, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_59"/></StgValue>
</operation>

<operation id="1776" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:6  %sext_ln1117_243 = sext i33 %add_ln1117_59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_243"/></StgValue>
</operation>

<operation id="1777" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:7  %bias_V_addr_60 = getelementptr i8* %input_V, i64 %sext_ln1117_243

]]></Node>
<StgValue><ssdm name="bias_V_addr_60"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1778" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:137  %add_ln103_54 = add i11 60, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_54"/></StgValue>
</operation>

<operation id="1779" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:138  %zext_ln103_65 = zext i11 %add_ln103_54 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_65"/></StgValue>
</operation>

<operation id="1780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.2:0  %sum_3_5_1_2 = phi i8 [ %add_ln703_161, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2 ], [ %add_ln703_160, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_1_2"/></StgValue>
</operation>

<operation id="1781" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0, label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:4  %sext_ln1117_162 = sext i8 %temp_V_load_51 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_162"/></StgValue>
</operation>

<operation id="1783" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:10  %sext_ln1118_162 = sext i8 %bias_V_addr_52_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="1784" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:11  %mul_ln1118_162 = mul i11 %sext_ln1118_162, %sext_ln1117_162

]]></Node>
<StgValue><ssdm name="mul_ln1118_162"/></StgValue>
</operation>

<operation id="1785" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:12  %trunc_ln708_160 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_162, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_160"/></StgValue>
</operation>

<operation id="1786" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:13  %add_ln703_162 = add i8 %trunc_ln708_160, %sum_3_5_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="1787" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:14  br label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1788" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:9  %bias_V_addr_53_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_53)

]]></Node>
<StgValue><ssdm name="bias_V_addr_53_read"/></StgValue>
</operation>

<operation id="1789" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1790" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1791" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1792" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1793" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1794" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1795" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:3  %temp_V_load_59 = load i8* %temp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_59"/></StgValue>
</operation>

<operation id="1796" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1797" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:0  %add_ln92_81 = add i11 %select_ln75_23, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_81"/></StgValue>
</operation>

<operation id="1798" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:1  %zext_ln97_54 = zext i11 %add_ln92_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_54"/></StgValue>
</operation>

<operation id="1799" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:2  %temp_V_addr_61 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_54

]]></Node>
<StgValue><ssdm name="temp_V_addr_61"/></StgValue>
</operation>

<operation id="1800" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:3  %temp_V_load_60 = load i8* %temp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_60"/></StgValue>
</operation>

<operation id="1801" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:5  %add_ln1117_60 = add i33 %zext_ln103_65, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_60"/></StgValue>
</operation>

<operation id="1802" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:6  %sext_ln1117_244 = sext i33 %add_ln1117_60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_244"/></StgValue>
</operation>

<operation id="1803" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:7  %bias_V_addr_61 = getelementptr i8* %input_V, i64 %sext_ln1117_244

]]></Node>
<StgValue><ssdm name="bias_V_addr_61"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1804" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:139  %add_ln103_55 = add i11 61, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_55"/></StgValue>
</operation>

<operation id="1805" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:140  %zext_ln103_66 = zext i11 %add_ln103_55 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_66"/></StgValue>
</operation>

<operation id="1806" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.1:0  %sum_3_5_2_0 = phi i8 [ %add_ln703_162, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0 ], [ %sum_3_5_1_2, %.preheader.preheader.5.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_0"/></StgValue>
</operation>

<operation id="1807" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1, label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1808" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:4  %sext_ln1117_163 = sext i8 %temp_V_load_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_163"/></StgValue>
</operation>

<operation id="1809" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:10  %sext_ln1118_163 = sext i8 %bias_V_addr_53_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="1810" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:11  %mul_ln1118_163 = mul i11 %sext_ln1118_163, %sext_ln1117_163

]]></Node>
<StgValue><ssdm name="mul_ln1118_163"/></StgValue>
</operation>

<operation id="1811" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:12  %trunc_ln708_161 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_163, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_161"/></StgValue>
</operation>

<operation id="1812" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:13  %add_ln703_163 = add i8 %trunc_ln708_161, %sum_3_5_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="1813" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:14  br label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1814" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:9  %bias_V_addr_54_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_54)

]]></Node>
<StgValue><ssdm name="bias_V_addr_54_read"/></StgValue>
</operation>

<operation id="1815" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1816" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1817" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1818" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1819" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1820" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1821" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:3  %temp_V_load_60 = load i8* %temp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_60"/></StgValue>
</operation>

<operation id="1822" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1823" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:0  %add_ln92_82 = add i11 %select_ln75_23, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_82"/></StgValue>
</operation>

<operation id="1824" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:1  %zext_ln97_55 = zext i11 %add_ln92_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_55"/></StgValue>
</operation>

<operation id="1825" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:2  %temp_V_addr_62 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_55

]]></Node>
<StgValue><ssdm name="temp_V_addr_62"/></StgValue>
</operation>

<operation id="1826" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:3  %temp_V_load_61 = load i8* %temp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_61"/></StgValue>
</operation>

<operation id="1827" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:5  %add_ln1117_61 = add i33 %zext_ln103_66, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_61"/></StgValue>
</operation>

<operation id="1828" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:6  %sext_ln1117_245 = sext i33 %add_ln1117_61 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_245"/></StgValue>
</operation>

<operation id="1829" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:7  %bias_V_addr_62 = getelementptr i8* %input_V, i64 %sext_ln1117_245

]]></Node>
<StgValue><ssdm name="bias_V_addr_62"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1830" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:141  %add_ln103_56 = add i11 62, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_56"/></StgValue>
</operation>

<operation id="1831" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:142  %zext_ln103_67 = zext i11 %add_ln103_56 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_67"/></StgValue>
</operation>

<operation id="1832" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.2:0  %sum_3_5_2_1 = phi i8 [ %add_ln703_163, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1 ], [ %sum_3_5_2_0, %.preheader.5.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_1"/></StgValue>
</operation>

<operation id="1833" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2, label %.preheader.5.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:4  %sext_ln1117_164 = sext i8 %temp_V_load_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_164"/></StgValue>
</operation>

<operation id="1835" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:10  %sext_ln1118_164 = sext i8 %bias_V_addr_54_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="1836" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:11  %mul_ln1118_164 = mul i11 %sext_ln1118_164, %sext_ln1117_164

]]></Node>
<StgValue><ssdm name="mul_ln1118_164"/></StgValue>
</operation>

<operation id="1837" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:12  %trunc_ln708_162 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_164, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_162"/></StgValue>
</operation>

<operation id="1838" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:13  %add_ln703_164 = add i8 %trunc_ln708_162, %sum_3_5_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="1839" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:14  br label %.preheader.5.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1840" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:9  %bias_V_addr_55_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_55)

]]></Node>
<StgValue><ssdm name="bias_V_addr_55_read"/></StgValue>
</operation>

<operation id="1841" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1842" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1843" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1844" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1845" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1846" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1847" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:3  %temp_V_load_61 = load i8* %temp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_61"/></StgValue>
</operation>

<operation id="1848" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1849" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:0  %add_ln92_83 = add i11 %select_ln75_23, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_83"/></StgValue>
</operation>

<operation id="1850" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:1  %zext_ln97_56 = zext i11 %add_ln92_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_56"/></StgValue>
</operation>

<operation id="1851" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:2  %temp_V_addr_63 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_56

]]></Node>
<StgValue><ssdm name="temp_V_addr_63"/></StgValue>
</operation>

<operation id="1852" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:3  %temp_V_load_62 = load i8* %temp_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_62"/></StgValue>
</operation>

<operation id="1853" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:5  %add_ln1117_62 = add i33 %zext_ln103_67, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_62"/></StgValue>
</operation>

<operation id="1854" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:6  %sext_ln1117_246 = sext i33 %add_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_246"/></StgValue>
</operation>

<operation id="1855" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:7  %bias_V_addr_63 = getelementptr i8* %input_V, i64 %sext_ln1117_246

]]></Node>
<StgValue><ssdm name="bias_V_addr_63"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1856" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:143  %add_ln103_57 = add i11 63, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_57"/></StgValue>
</operation>

<operation id="1857" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:144  %zext_ln103_68 = zext i11 %add_ln103_57 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_68"/></StgValue>
</operation>

<operation id="1858" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.3:0  %sum_3_5_2_2 = phi i8 [ %add_ln703_164, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2 ], [ %sum_3_5_2_1, %.preheader.5.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_2"/></StgValue>
</operation>

<operation id="1859" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0, label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1860" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:4  %sext_ln1117_165 = sext i8 %temp_V_load_54 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_165"/></StgValue>
</operation>

<operation id="1861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:10  %sext_ln1118_165 = sext i8 %bias_V_addr_55_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="1862" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:11  %mul_ln1118_165 = mul i11 %sext_ln1118_165, %sext_ln1117_165

]]></Node>
<StgValue><ssdm name="mul_ln1118_165"/></StgValue>
</operation>

<operation id="1863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:12  %trunc_ln708_163 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_165, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_163"/></StgValue>
</operation>

<operation id="1864" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:13  %add_ln703_165 = add i8 %trunc_ln708_163, %sum_3_5_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="1865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:14  br label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1866" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:9  %bias_V_addr_56_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_56)

]]></Node>
<StgValue><ssdm name="bias_V_addr_56_read"/></StgValue>
</operation>

<operation id="1867" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1868" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1869" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1870" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1871" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1872" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1873" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:3  %temp_V_load_62 = load i8* %temp_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_62"/></StgValue>
</operation>

<operation id="1874" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1875" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:0  %add_ln92_84 = add i11 %select_ln75_24, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_84"/></StgValue>
</operation>

<operation id="1876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:1  %zext_ln97_57 = zext i11 %add_ln92_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_57"/></StgValue>
</operation>

<operation id="1877" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:2  %temp_V_addr_64 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_57

]]></Node>
<StgValue><ssdm name="temp_V_addr_64"/></StgValue>
</operation>

<operation id="1878" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:3  %temp_V_load_63 = load i8* %temp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_63"/></StgValue>
</operation>

<operation id="1879" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:5  %add_ln1117_63 = add i33 %zext_ln103_68, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_63"/></StgValue>
</operation>

<operation id="1880" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:6  %sext_ln1117_247 = sext i33 %add_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_247"/></StgValue>
</operation>

<operation id="1881" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:7  %bias_V_addr_64 = getelementptr i8* %input_V, i64 %sext_ln1117_247

]]></Node>
<StgValue><ssdm name="bias_V_addr_64"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1882" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:145  %add_ln103_58 = add i11 64, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_58"/></StgValue>
</operation>

<operation id="1883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:146  %zext_ln103_69 = zext i11 %add_ln103_58 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_69"/></StgValue>
</operation>

<operation id="1884" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.1:0  %sum_3_6_0_0 = phi i8 [ %add_ln703_165, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0 ], [ %sum_3_5_2_2, %.preheader.5.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_0"/></StgValue>
</operation>

<operation id="1885" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1, label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1886" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:4  %sext_ln1117_166 = sext i8 %temp_V_load_55 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_166"/></StgValue>
</operation>

<operation id="1887" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:10  %sext_ln1118_166 = sext i8 %bias_V_addr_56_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="1888" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:11  %mul_ln1118_166 = mul i11 %sext_ln1118_166, %sext_ln1117_166

]]></Node>
<StgValue><ssdm name="mul_ln1118_166"/></StgValue>
</operation>

<operation id="1889" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:12  %trunc_ln708_164 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_166, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_164"/></StgValue>
</operation>

<operation id="1890" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:13  %add_ln703_166 = add i8 %trunc_ln708_164, %sum_3_6_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="1891" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:14  br label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1892" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:9  %bias_V_addr_57_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_57)

]]></Node>
<StgValue><ssdm name="bias_V_addr_57_read"/></StgValue>
</operation>

<operation id="1893" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1894" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1895" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1896" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1897" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1898" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1899" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:3  %temp_V_load_63 = load i8* %temp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_63"/></StgValue>
</operation>

<operation id="1900" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1901" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:0  %add_ln92_85 = add i11 %select_ln75_24, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_85"/></StgValue>
</operation>

<operation id="1902" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:1  %zext_ln97_58 = zext i11 %add_ln92_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_58"/></StgValue>
</operation>

<operation id="1903" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:2  %temp_V_addr_65 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_58

]]></Node>
<StgValue><ssdm name="temp_V_addr_65"/></StgValue>
</operation>

<operation id="1904" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:3  %temp_V_load_64 = load i8* %temp_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_64"/></StgValue>
</operation>

<operation id="1905" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:5  %add_ln1117_64 = add i33 %zext_ln103_69, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_64"/></StgValue>
</operation>

<operation id="1906" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:6  %sext_ln1117_248 = sext i33 %add_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_248"/></StgValue>
</operation>

<operation id="1907" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:7  %bias_V_addr_65 = getelementptr i8* %input_V, i64 %sext_ln1117_248

]]></Node>
<StgValue><ssdm name="bias_V_addr_65"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1908" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:147  %add_ln103_59 = add i11 65, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_59"/></StgValue>
</operation>

<operation id="1909" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:148  %zext_ln103_70 = zext i11 %add_ln103_59 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_70"/></StgValue>
</operation>

<operation id="1910" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.2:0  %sum_3_6_0_1 = phi i8 [ %add_ln703_166, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1 ], [ %sum_3_6_0_0, %.preheader.6.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_1"/></StgValue>
</operation>

<operation id="1911" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2, label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1912" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:4  %sext_ln1117_167 = sext i8 %temp_V_load_56 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_167"/></StgValue>
</operation>

<operation id="1913" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:10  %sext_ln1118_167 = sext i8 %bias_V_addr_57_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="1914" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:11  %mul_ln1118_167 = mul i11 %sext_ln1118_167, %sext_ln1117_167

]]></Node>
<StgValue><ssdm name="mul_ln1118_167"/></StgValue>
</operation>

<operation id="1915" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:12  %trunc_ln708_165 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_167, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_165"/></StgValue>
</operation>

<operation id="1916" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:13  %add_ln703_167 = add i8 %trunc_ln708_165, %sum_3_6_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="1917" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:14  br label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1918" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:9  %bias_V_addr_58_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_58)

]]></Node>
<StgValue><ssdm name="bias_V_addr_58_read"/></StgValue>
</operation>

<operation id="1919" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1920" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1921" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1922" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1923" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1924" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1925" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:3  %temp_V_load_64 = load i8* %temp_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_64"/></StgValue>
</operation>

<operation id="1926" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1927" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:0  %add_ln92_86 = add i11 %select_ln75_24, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_86"/></StgValue>
</operation>

<operation id="1928" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:1  %zext_ln97_59 = zext i11 %add_ln92_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_59"/></StgValue>
</operation>

<operation id="1929" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:2  %temp_V_addr_66 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_59

]]></Node>
<StgValue><ssdm name="temp_V_addr_66"/></StgValue>
</operation>

<operation id="1930" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:3  %temp_V_load_65 = load i8* %temp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_65"/></StgValue>
</operation>

<operation id="1931" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:5  %add_ln1117_65 = add i33 %zext_ln103_70, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_65"/></StgValue>
</operation>

<operation id="1932" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:6  %sext_ln1117_249 = sext i33 %add_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_249"/></StgValue>
</operation>

<operation id="1933" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:7  %bias_V_addr_66 = getelementptr i8* %input_V, i64 %sext_ln1117_249

]]></Node>
<StgValue><ssdm name="bias_V_addr_66"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1934" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:149  %add_ln103_60 = add i11 66, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_60"/></StgValue>
</operation>

<operation id="1935" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:150  %zext_ln103_71 = zext i11 %add_ln103_60 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_71"/></StgValue>
</operation>

<operation id="1936" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.1:0  %sum_3_6_0_2 = phi i8 [ %add_ln703_167, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2 ], [ %sum_3_6_0_1, %.preheader.6.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_2"/></StgValue>
</operation>

<operation id="1937" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1938" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:4  %sext_ln1117_168 = sext i8 %temp_V_load_57 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_168"/></StgValue>
</operation>

<operation id="1939" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:10  %sext_ln1118_168 = sext i8 %bias_V_addr_58_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="1940" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:11  %mul_ln1118_168 = mul i11 %sext_ln1118_168, %sext_ln1117_168

]]></Node>
<StgValue><ssdm name="mul_ln1118_168"/></StgValue>
</operation>

<operation id="1941" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:12  %trunc_ln708_166 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_168, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_166"/></StgValue>
</operation>

<operation id="1942" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:13  %add_ln703_168 = add i8 %trunc_ln708_166, %sum_3_6_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="1943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1944" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:10  %bias_V_addr_59_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_59)

]]></Node>
<StgValue><ssdm name="bias_V_addr_59_read"/></StgValue>
</operation>

<operation id="1945" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1946" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1947" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1948" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1949" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1950" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1951" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:3  %temp_V_load_65 = load i8* %temp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_65"/></StgValue>
</operation>

<operation id="1952" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="1953" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:0  %add_ln92_87 = add i11 %select_ln75_25, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_87"/></StgValue>
</operation>

<operation id="1954" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:1  %zext_ln97_60 = zext i11 %add_ln92_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_60"/></StgValue>
</operation>

<operation id="1955" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:2  %temp_V_addr_67 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_60

]]></Node>
<StgValue><ssdm name="temp_V_addr_67"/></StgValue>
</operation>

<operation id="1956" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:3  %temp_V_load_66 = load i8* %temp_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_66"/></StgValue>
</operation>

<operation id="1957" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:5  %add_ln1117_66 = add i33 %zext_ln103_71, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_66"/></StgValue>
</operation>

<operation id="1958" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:6  %sext_ln1117_250 = sext i33 %add_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_250"/></StgValue>
</operation>

<operation id="1959" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:7  %bias_V_addr_67 = getelementptr i8* %input_V, i64 %sext_ln1117_250

]]></Node>
<StgValue><ssdm name="bias_V_addr_67"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1960" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:151  %add_ln103_61 = add i11 67, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_61"/></StgValue>
</operation>

<operation id="1961" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:152  %zext_ln103_72 = zext i11 %add_ln103_61 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_72"/></StgValue>
</operation>

<operation id="1962" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:153  %add_ln103_62 = add i11 68, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_62"/></StgValue>
</operation>

<operation id="1963" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:154  %zext_ln103_73 = zext i11 %add_ln103_62 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_73"/></StgValue>
</operation>

<operation id="1964" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:155  %add_ln103_63 = add i11 69, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_63"/></StgValue>
</operation>

<operation id="1965" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:156  %zext_ln103_74 = zext i11 %add_ln103_63 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_74"/></StgValue>
</operation>

<operation id="1966" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:157  %add_ln103_64 = add i11 70, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_64"/></StgValue>
</operation>

<operation id="1967" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:158  %zext_ln103_75 = zext i11 %add_ln103_64 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_75"/></StgValue>
</operation>

<operation id="1968" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:159  %add_ln103_65 = add i11 71, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_65"/></StgValue>
</operation>

<operation id="1969" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:160  %zext_ln103_76 = zext i11 %add_ln103_65 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_76"/></StgValue>
</operation>

<operation id="1970" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:0  %sum_3_6_1_0 = phi i8 [ %add_ln703_168, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0 ], [ %sum_3_6_0_2, %.preheader.preheader.6.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_1_0"/></StgValue>
</operation>

<operation id="1971" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:5  %sext_ln1117_169 = sext i8 %temp_V_load_58 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_169"/></StgValue>
</operation>

<operation id="1972" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:11  %sext_ln1118_169 = sext i8 %bias_V_addr_59_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="1973" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:12  %mul_ln1118_169 = mul i11 %sext_ln1118_169, %sext_ln1117_169

]]></Node>
<StgValue><ssdm name="mul_ln1118_169"/></StgValue>
</operation>

<operation id="1974" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:13  %trunc_ln708_167 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_169, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_167"/></StgValue>
</operation>

<operation id="1975" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:14  %add_ln703_169 = add i8 %trunc_ln708_167, %sum_3_6_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="1976" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2, label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1977" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:9  %bias_V_addr_60_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_60)

]]></Node>
<StgValue><ssdm name="bias_V_addr_60_read"/></StgValue>
</operation>

<operation id="1978" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1979" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1980" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1981" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1982" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1983" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="1984" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:3  %temp_V_load_66 = load i8* %temp_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_66"/></StgValue>
</operation>

<operation id="1985" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="1986" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:1  %add_ln92_88 = add i11 %select_ln75_25, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_88"/></StgValue>
</operation>

<operation id="1987" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:2  %zext_ln97_61 = zext i11 %add_ln92_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_61"/></StgValue>
</operation>

<operation id="1988" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:3  %temp_V_addr_68 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_61

]]></Node>
<StgValue><ssdm name="temp_V_addr_68"/></StgValue>
</operation>

<operation id="1989" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:4  %temp_V_load_67 = load i8* %temp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_67"/></StgValue>
</operation>

<operation id="1990" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:6  %add_ln1117_67 = add i33 %zext_ln103_72, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_67"/></StgValue>
</operation>

<operation id="1991" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:7  %sext_ln1117_251 = sext i33 %add_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_251"/></StgValue>
</operation>

<operation id="1992" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:8  %bias_V_addr_68 = getelementptr i8* %input_V, i64 %sext_ln1117_251

]]></Node>
<StgValue><ssdm name="bias_V_addr_68"/></StgValue>
</operation>

<operation id="1993" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:0  %add_ln92_89 = add i11 %select_ln75_25, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_89"/></StgValue>
</operation>

<operation id="1994" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:5  %add_ln1117_68 = add i33 %zext_ln103_73, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_68"/></StgValue>
</operation>

<operation id="1995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:6  %sext_ln1117_252 = sext i33 %add_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_252"/></StgValue>
</operation>

<operation id="1996" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:7  %bias_V_addr_69 = getelementptr i8* %input_V, i64 %sext_ln1117_252

]]></Node>
<StgValue><ssdm name="bias_V_addr_69"/></StgValue>
</operation>

<operation id="1997" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:0  %add_ln92_90 = add i11 %select_ln75_26, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_90"/></StgValue>
</operation>

<operation id="1998" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:5  %add_ln1117_69 = add i33 %zext_ln103_74, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_69"/></StgValue>
</operation>

<operation id="1999" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:6  %sext_ln1117_253 = sext i33 %add_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_253"/></StgValue>
</operation>

<operation id="2000" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:7  %bias_V_addr_70 = getelementptr i8* %input_V, i64 %sext_ln1117_253

]]></Node>
<StgValue><ssdm name="bias_V_addr_70"/></StgValue>
</operation>

<operation id="2001" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:0  %add_ln92_91 = add i11 %select_ln75_26, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_91"/></StgValue>
</operation>

<operation id="2002" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:5  %add_ln1117_70 = add i33 %zext_ln103_75, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_70"/></StgValue>
</operation>

<operation id="2003" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:6  %sext_ln1117_254 = sext i33 %add_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_254"/></StgValue>
</operation>

<operation id="2004" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:7  %bias_V_addr_71 = getelementptr i8* %input_V, i64 %sext_ln1117_254

]]></Node>
<StgValue><ssdm name="bias_V_addr_71"/></StgValue>
</operation>

<operation id="2005" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:0  %add_ln92_92 = add i11 %select_ln75_26, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_92"/></StgValue>
</operation>

<operation id="2006" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:5  %add_ln1117_71 = add i33 %zext_ln103_76, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_71"/></StgValue>
</operation>

<operation id="2007" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:6  %sext_ln1117_255 = sext i33 %add_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_255"/></StgValue>
</operation>

<operation id="2008" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:7  %bias_V_addr_72 = getelementptr i8* %input_V, i64 %sext_ln1117_255

]]></Node>
<StgValue><ssdm name="bias_V_addr_72"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2009" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:4  %sext_ln1117_170 = sext i8 %temp_V_load_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_170"/></StgValue>
</operation>

<operation id="2010" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:10  %sext_ln1118_170 = sext i8 %bias_V_addr_60_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="2011" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:11  %mul_ln1118_170 = mul i11 %sext_ln1118_170, %sext_ln1117_170

]]></Node>
<StgValue><ssdm name="mul_ln1118_170"/></StgValue>
</operation>

<operation id="2012" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:12  %trunc_ln708_168 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_170, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_168"/></StgValue>
</operation>

<operation id="2013" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:13  %add_ln703_170 = add i8 %trunc_ln708_168, %add_ln703_169

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="2014" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:14  br label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2015" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:9  %bias_V_addr_61_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_61)

]]></Node>
<StgValue><ssdm name="bias_V_addr_61_read"/></StgValue>
</operation>

<operation id="2016" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="2017" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="2018" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2019" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2020" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2021" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2022" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:4  %temp_V_load_67 = load i8* %temp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_67"/></StgValue>
</operation>

<operation id="2023" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2024" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:1  %zext_ln97_62 = zext i11 %add_ln92_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_62"/></StgValue>
</operation>

<operation id="2025" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:2  %temp_V_addr_69 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_62

]]></Node>
<StgValue><ssdm name="temp_V_addr_69"/></StgValue>
</operation>

<operation id="2026" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:3  %temp_V_load_68 = load i8* %temp_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_68"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2027" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.2:0  %sum_3_6_1_2 = phi i8 [ %add_ln703_170, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2 ], [ %add_ln703_169, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_1_2"/></StgValue>
</operation>

<operation id="2028" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0, label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2029" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:4  %sext_ln1117_171 = sext i8 %temp_V_load_60 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_171"/></StgValue>
</operation>

<operation id="2030" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:10  %sext_ln1118_171 = sext i8 %bias_V_addr_61_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="2031" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:11  %mul_ln1118_171 = mul i11 %sext_ln1118_171, %sext_ln1117_171

]]></Node>
<StgValue><ssdm name="mul_ln1118_171"/></StgValue>
</operation>

<operation id="2032" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:12  %trunc_ln708_169 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_171, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_169"/></StgValue>
</operation>

<operation id="2033" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:13  %add_ln703_171 = add i8 %trunc_ln708_169, %sum_3_6_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="2034" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:14  br label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2035" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:9  %bias_V_addr_62_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_62)

]]></Node>
<StgValue><ssdm name="bias_V_addr_62_read"/></StgValue>
</operation>

<operation id="2036" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="2037" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2038" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2039" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2040" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2041" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2042" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:3  %temp_V_load_68 = load i8* %temp_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_68"/></StgValue>
</operation>

<operation id="2043" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:1  %zext_ln97_63 = zext i11 %add_ln92_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_63"/></StgValue>
</operation>

<operation id="2045" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:2  %temp_V_addr_70 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_63

]]></Node>
<StgValue><ssdm name="temp_V_addr_70"/></StgValue>
</operation>

<operation id="2046" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:3  %temp_V_load_69 = load i8* %temp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_69"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2047" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.1:0  %sum_3_6_2_0 = phi i8 [ %add_ln703_171, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0 ], [ %sum_3_6_1_2, %.preheader.preheader.6.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_0"/></StgValue>
</operation>

<operation id="2048" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1, label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2049" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:4  %sext_ln1117_172 = sext i8 %temp_V_load_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_172"/></StgValue>
</operation>

<operation id="2050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:10  %sext_ln1118_172 = sext i8 %bias_V_addr_62_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="2051" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:11  %mul_ln1118_172 = mul i11 %sext_ln1118_172, %sext_ln1117_172

]]></Node>
<StgValue><ssdm name="mul_ln1118_172"/></StgValue>
</operation>

<operation id="2052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:12  %trunc_ln708_170 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_172, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_170"/></StgValue>
</operation>

<operation id="2053" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:13  %add_ln703_172 = add i8 %trunc_ln708_170, %sum_3_6_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="2054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:14  br label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2055" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:9  %bias_V_addr_63_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_63)

]]></Node>
<StgValue><ssdm name="bias_V_addr_63_read"/></StgValue>
</operation>

<operation id="2056" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2057" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2058" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2059" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2060" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2061" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2062" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:3  %temp_V_load_69 = load i8* %temp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_69"/></StgValue>
</operation>

<operation id="2063" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:1  %zext_ln97_64 = zext i11 %add_ln92_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_64"/></StgValue>
</operation>

<operation id="2065" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:2  %temp_V_addr_71 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_64

]]></Node>
<StgValue><ssdm name="temp_V_addr_71"/></StgValue>
</operation>

<operation id="2066" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:3  %temp_V_load_70 = load i8* %temp_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_70"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2067" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.2:0  %sum_3_6_2_1 = phi i8 [ %add_ln703_172, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1 ], [ %sum_3_6_2_0, %.preheader.6.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_1"/></StgValue>
</operation>

<operation id="2068" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2, label %.preheader.6.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2069" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:4  %sext_ln1117_173 = sext i8 %temp_V_load_62 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_173"/></StgValue>
</operation>

<operation id="2070" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:10  %sext_ln1118_173 = sext i8 %bias_V_addr_63_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_173"/></StgValue>
</operation>

<operation id="2071" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:11  %mul_ln1118_173 = mul i11 %sext_ln1118_173, %sext_ln1117_173

]]></Node>
<StgValue><ssdm name="mul_ln1118_173"/></StgValue>
</operation>

<operation id="2072" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:12  %trunc_ln708_171 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_173, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_171"/></StgValue>
</operation>

<operation id="2073" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:13  %add_ln703_173 = add i8 %trunc_ln708_171, %sum_3_6_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="2074" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:14  br label %.preheader.6.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2075" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:9  %bias_V_addr_64_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_64)

]]></Node>
<StgValue><ssdm name="bias_V_addr_64_read"/></StgValue>
</operation>

<operation id="2076" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2077" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2078" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2079" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2080" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2081" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2082" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:3  %temp_V_load_70 = load i8* %temp_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_70"/></StgValue>
</operation>

<operation id="2083" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2084" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:1  %zext_ln97_65 = zext i11 %add_ln92_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_65"/></StgValue>
</operation>

<operation id="2085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:2  %temp_V_addr_72 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_65

]]></Node>
<StgValue><ssdm name="temp_V_addr_72"/></StgValue>
</operation>

<operation id="2086" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:3  %temp_V_load_71 = load i8* %temp_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_71"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2087" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.3:0  %sum_3_6_2_2 = phi i8 [ %add_ln703_173, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2 ], [ %sum_3_6_2_1, %.preheader.6.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_2"/></StgValue>
</operation>

<operation id="2088" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0, label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2089" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:4  %sext_ln1117_174 = sext i8 %temp_V_load_63 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_174"/></StgValue>
</operation>

<operation id="2090" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:10  %sext_ln1118_174 = sext i8 %bias_V_addr_64_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_174"/></StgValue>
</operation>

<operation id="2091" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:11  %mul_ln1118_174 = mul i11 %sext_ln1118_174, %sext_ln1117_174

]]></Node>
<StgValue><ssdm name="mul_ln1118_174"/></StgValue>
</operation>

<operation id="2092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:12  %trunc_ln708_172 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_174, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_172"/></StgValue>
</operation>

<operation id="2093" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:13  %add_ln703_174 = add i8 %trunc_ln708_172, %sum_3_6_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="2094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:14  br label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2095" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:9  %bias_V_addr_65_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_65)

]]></Node>
<StgValue><ssdm name="bias_V_addr_65_read"/></StgValue>
</operation>

<operation id="2096" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2097" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2098" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2099" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2100" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2101" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2102" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:3  %temp_V_load_71 = load i8* %temp_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_71"/></StgValue>
</operation>

<operation id="2103" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2104" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.1:0  %sum_3_7_0_0 = phi i8 [ %add_ln703_174, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0 ], [ %sum_3_6_2_2, %.preheader.6.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_0"/></StgValue>
</operation>

<operation id="2105" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1, label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2106" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:4  %sext_ln1117_175 = sext i8 %temp_V_load_64 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_175"/></StgValue>
</operation>

<operation id="2107" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:10  %sext_ln1118_175 = sext i8 %bias_V_addr_65_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_175"/></StgValue>
</operation>

<operation id="2108" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:11  %mul_ln1118_175 = mul i11 %sext_ln1118_175, %sext_ln1117_175

]]></Node>
<StgValue><ssdm name="mul_ln1118_175"/></StgValue>
</operation>

<operation id="2109" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:12  %trunc_ln708_173 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_175, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_173"/></StgValue>
</operation>

<operation id="2110" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:13  %add_ln703_175 = add i8 %trunc_ln708_173, %sum_3_7_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="2111" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:14  br label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2112" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:9  %bias_V_addr_66_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_66)

]]></Node>
<StgValue><ssdm name="bias_V_addr_66_read"/></StgValue>
</operation>

<operation id="2113" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2114" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2115" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2116" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2117" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2118" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2119" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.2:0  %sum_3_7_0_1 = phi i8 [ %add_ln703_175, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1 ], [ %sum_3_7_0_0, %.preheader.7.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_1"/></StgValue>
</operation>

<operation id="2120" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2, label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2121" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:4  %sext_ln1117_176 = sext i8 %temp_V_load_65 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_176"/></StgValue>
</operation>

<operation id="2122" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:10  %sext_ln1118_176 = sext i8 %bias_V_addr_66_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_176"/></StgValue>
</operation>

<operation id="2123" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:11  %mul_ln1118_176 = mul i11 %sext_ln1118_176, %sext_ln1117_176

]]></Node>
<StgValue><ssdm name="mul_ln1118_176"/></StgValue>
</operation>

<operation id="2124" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:12  %trunc_ln708_174 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_176, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_174"/></StgValue>
</operation>

<operation id="2125" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:13  %add_ln703_176 = add i8 %trunc_ln708_174, %sum_3_7_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="2126" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:14  br label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2127" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:9  %bias_V_addr_67_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_67)

]]></Node>
<StgValue><ssdm name="bias_V_addr_67_read"/></StgValue>
</operation>

<operation id="2128" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2129" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2130" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2131" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2132" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2133" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.1:0  %sum_3_7_0_2 = phi i8 [ %add_ln703_176, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2 ], [ %sum_3_7_0_1, %.preheader.7.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_2"/></StgValue>
</operation>

<operation id="2134" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2135" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:4  %sext_ln1117_177 = sext i8 %temp_V_load_66 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_177"/></StgValue>
</operation>

<operation id="2136" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:10  %sext_ln1118_177 = sext i8 %bias_V_addr_67_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_177"/></StgValue>
</operation>

<operation id="2137" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:11  %mul_ln1118_177 = mul i11 %sext_ln1118_177, %sext_ln1117_177

]]></Node>
<StgValue><ssdm name="mul_ln1118_177"/></StgValue>
</operation>

<operation id="2138" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:12  %trunc_ln708_175 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_177, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_175"/></StgValue>
</operation>

<operation id="2139" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:13  %add_ln703_177 = add i8 %trunc_ln708_175, %sum_3_7_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="2140" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2141" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:10  %bias_V_addr_68_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_68)

]]></Node>
<StgValue><ssdm name="bias_V_addr_68_read"/></StgValue>
</operation>

<operation id="2142" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2143" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2144" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2145" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2146" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:0  %sum_3_7_1_0 = phi i8 [ %add_ln703_177, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0 ], [ %sum_3_7_0_2, %.preheader.preheader.7.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_1_0"/></StgValue>
</operation>

<operation id="2147" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:5  %sext_ln1117_178 = sext i8 %temp_V_load_67 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_178"/></StgValue>
</operation>

<operation id="2148" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:11  %sext_ln1118_178 = sext i8 %bias_V_addr_68_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_178"/></StgValue>
</operation>

<operation id="2149" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:12  %mul_ln1118_178 = mul i11 %sext_ln1118_178, %sext_ln1117_178

]]></Node>
<StgValue><ssdm name="mul_ln1118_178"/></StgValue>
</operation>

<operation id="2150" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:13  %trunc_ln708_176 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_178, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_176"/></StgValue>
</operation>

<operation id="2151" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:14  %add_ln703_178 = add i8 %trunc_ln708_176, %sum_3_7_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="2152" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2, label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2153" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:9  %bias_V_addr_69_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_69)

]]></Node>
<StgValue><ssdm name="bias_V_addr_69_read"/></StgValue>
</operation>

<operation id="2154" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2155" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2156" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2157" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:4  %sext_ln1117_179 = sext i8 %temp_V_load_68 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_179"/></StgValue>
</operation>

<operation id="2158" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:10  %sext_ln1118_179 = sext i8 %bias_V_addr_69_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_179"/></StgValue>
</operation>

<operation id="2159" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:11  %mul_ln1118_179 = mul i11 %sext_ln1118_179, %sext_ln1117_179

]]></Node>
<StgValue><ssdm name="mul_ln1118_179"/></StgValue>
</operation>

<operation id="2160" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:12  %trunc_ln708_177 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_179, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_177"/></StgValue>
</operation>

<operation id="2161" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:13  %add_ln703_179 = add i8 %trunc_ln708_177, %add_ln703_178

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="2162" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:14  br label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2163" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:9  %bias_V_addr_70_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_70)

]]></Node>
<StgValue><ssdm name="bias_V_addr_70_read"/></StgValue>
</operation>

<operation id="2164" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2165" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2166" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.2:0  %sum_3_7_1_2 = phi i8 [ %add_ln703_179, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2 ], [ %add_ln703_178, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_1_2"/></StgValue>
</operation>

<operation id="2167" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0, label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2168" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:4  %sext_ln1117_180 = sext i8 %temp_V_load_69 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_180"/></StgValue>
</operation>

<operation id="2169" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:10  %sext_ln1118_180 = sext i8 %bias_V_addr_70_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_180"/></StgValue>
</operation>

<operation id="2170" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:11  %mul_ln1118_180 = mul i11 %sext_ln1118_180, %sext_ln1117_180

]]></Node>
<StgValue><ssdm name="mul_ln1118_180"/></StgValue>
</operation>

<operation id="2171" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:12  %trunc_ln708_178 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_180, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_178"/></StgValue>
</operation>

<operation id="2172" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:13  %add_ln703_180 = add i8 %trunc_ln708_178, %sum_3_7_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="2173" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:14  br label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2174" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:9  %bias_V_addr_71_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_71)

]]></Node>
<StgValue><ssdm name="bias_V_addr_71_read"/></StgValue>
</operation>

<operation id="2175" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2176" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2_begin:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="2177" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="5">
<![CDATA[
hls_label_2_begin:13  %zext_ln103_2 = zext i5 %select_ln103_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="2178" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_begin:14  %mul_ln103 = mul i13 196, %zext_ln103_2

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="2179" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:271  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="2180" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.1:0  %sum_3_7_2_0 = phi i8 [ %add_ln703_180, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0 ], [ %sum_3_7_1_2, %.preheader.preheader.7.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_0"/></StgValue>
</operation>

<operation id="2181" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1, label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2182" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8" op_146_bw="1" op_147_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:9  %bias_V_addr_72_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_72)

]]></Node>
<StgValue><ssdm name="bias_V_addr_72_read"/></StgValue>
</operation>

<operation id="2183" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="13" op_0_bw="9">
<![CDATA[
hls_label_2_end:2  %sext_ln103_2 = sext i9 %add_ln92_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln103_2"/></StgValue>
</operation>

<operation id="2184" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_end:3  %outIdx = add i13 %mul_ln103, %sext_ln103_2

]]></Node>
<StgValue><ssdm name="outIdx"/></StgValue>
</operation>

<operation id="2185" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="13">
<![CDATA[
hls_label_2_end:4  %sext_ln103_3 = sext i13 %outIdx to i32

]]></Node>
<StgValue><ssdm name="sext_ln103_3"/></StgValue>
</operation>

<operation id="2186" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="34" op_0_bw="32">
<![CDATA[
hls_label_2_end:5  %zext_ln1494 = zext i32 %sext_ln103_3 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="2187" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_2_end:9  %add_ln203 = add i34 %sext_ln73, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="2188" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="34">
<![CDATA[
hls_label_2_end:10  %sext_ln203_1 = sext i34 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="2189" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_2_end:11  %bias_V_addr_73 = getelementptr i8* %input_V, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="bias_V_addr_73"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2190" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:4  %sext_ln1117_181 = sext i8 %temp_V_load_70 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_181"/></StgValue>
</operation>

<operation id="2191" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:10  %sext_ln1118_181 = sext i8 %bias_V_addr_71_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_181"/></StgValue>
</operation>

<operation id="2192" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:11  %mul_ln1118_181 = mul i11 %sext_ln1118_181, %sext_ln1117_181

]]></Node>
<StgValue><ssdm name="mul_ln1118_181"/></StgValue>
</operation>

<operation id="2193" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:12  %trunc_ln708_179 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_181, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_179"/></StgValue>
</operation>

<operation id="2194" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:13  %add_ln703_181 = add i8 %trunc_ln708_179, %sum_3_7_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="2195" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:14  br label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2196" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.2:0  %sum_3_7_2_1 = phi i8 [ %add_ln703_181, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1 ], [ %sum_3_7_2_0, %.preheader.7.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_1"/></StgValue>
</operation>

<operation id="2197" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2, label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2198" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:4  %sext_ln1117_182 = sext i8 %temp_V_load_71 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_182"/></StgValue>
</operation>

<operation id="2199" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:10  %sext_ln1118_182 = sext i8 %bias_V_addr_72_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_182"/></StgValue>
</operation>

<operation id="2200" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:11  %mul_ln1118_182 = mul i11 %sext_ln1118_182, %sext_ln1117_182

]]></Node>
<StgValue><ssdm name="mul_ln1118_182"/></StgValue>
</operation>

<operation id="2201" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:12  %trunc_ln708_180 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_182, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_180"/></StgValue>
</operation>

<operation id="2202" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:13  %add_ln703_182 = add i8 %trunc_ln708_180, %sum_3_7_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="2203" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:14  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2204" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_2_end:0  %sum_3_7_2_2 = phi i8 [ %add_ln703_182, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2 ], [ %sum_3_7_2_1, %.preheader.7.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_2"/></StgValue>
</operation>

<operation id="2205" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="8">
<![CDATA[
hls_label_2_end:1  %trunc_ln103 = trunc i8 %sum_3_7_2_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="2206" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_end:6  %icmp_ln1494 = icmp sgt i8 %sum_3_7_2_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="2207" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2_end:7  %select_ln104 = select i1 %icmp_ln1494, i7 %trunc_ln103, i7 0

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="2208" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_2_end:12  %bias_V_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2209" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2_end:8  %zext_ln104 = zext i7 %select_ln104 to i8

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="2210" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_2_end:13  call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_73, i8 %zext_ln104, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2211" st_id="95" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2212" st_id="96" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2213" st_id="97" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2214" st_id="98" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2215" st_id="99" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>

<operation id="2216" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:15  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="2217" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:18  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2218" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
