{
  "module_name": "tsc.h",
  "hash_id": "a0b1ae9260f2789838b7cc926d3188bd9c43bf7de0f350a90f7aaefe019a9bc3",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/tsc.h",
  "human_readable_source": " \n \n#ifndef _ASM_X86_TSC_H\n#define _ASM_X86_TSC_H\n\n#include <asm/processor.h>\n#include <asm/cpufeature.h>\n\n \ntypedef unsigned long long cycles_t;\n\nextern unsigned int cpu_khz;\nextern unsigned int tsc_khz;\n\nextern void disable_TSC(void);\n\nstatic inline cycles_t get_cycles(void)\n{\n\tif (!IS_ENABLED(CONFIG_X86_TSC) &&\n\t    !cpu_feature_enabled(X86_FEATURE_TSC))\n\t\treturn 0;\n\treturn rdtsc();\n}\n#define get_cycles get_cycles\n\nextern struct system_counterval_t convert_art_to_tsc(u64 art);\nextern struct system_counterval_t convert_art_ns_to_tsc(u64 art_ns);\n\nextern void tsc_early_init(void);\nextern void tsc_init(void);\nextern void mark_tsc_unstable(char *reason);\nextern int unsynchronized_tsc(void);\nextern int check_tsc_unstable(void);\nextern void mark_tsc_async_resets(char *reason);\nextern unsigned long native_calibrate_cpu_early(void);\nextern unsigned long native_calibrate_tsc(void);\nextern unsigned long long native_sched_clock_from_tsc(u64 tsc);\n\nextern int tsc_clocksource_reliable;\n#ifdef CONFIG_X86_TSC\nextern bool tsc_async_resets;\n#else\n# define tsc_async_resets\tfalse\n#endif\n\n \n#ifdef CONFIG_X86_TSC\nextern bool tsc_store_and_check_tsc_adjust(bool bootcpu);\nextern void tsc_verify_tsc_adjust(bool resume);\nextern void check_tsc_sync_target(void);\n#else\nstatic inline bool tsc_store_and_check_tsc_adjust(bool bootcpu) { return false; }\nstatic inline void tsc_verify_tsc_adjust(bool resume) { }\nstatic inline void check_tsc_sync_target(void) { }\n#endif\n\nextern int notsc_setup(char *);\nextern void tsc_save_sched_clock_state(void);\nextern void tsc_restore_sched_clock_state(void);\n\nunsigned long cpu_khz_from_msr(void);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}