// Seed: 4206527055
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4
);
  wand id_6 = id_2;
  wire id_7;
  module_2();
endmodule
module module_1 (
    input tri0 id_0
);
  id_2 :
  assert property (@(id_0 or posedge id_0) id_0 - 1)
  else;
  assign id_2 = 1;
  module_0(
      id_2, id_0, id_0, id_2, id_2
  );
  assign id_2 = id_2;
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    output tri1 id_0
);
  assign id_0 = 1;
  always begin
    id_0 = id_2 + 1;
  end
  wire id_3;
  module_2();
endmodule
