/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright 2019 Faraday.
 */

#ifndef PLATFORM_CONFIG_H
#define PLATFORM_CONFIG_H

#include <mm/generic_ram_layout.h>

#define STACK_ALIGNMENT		64

#define CONSOLE_UART_CLK_IN_HZ	25000000
#define CONSOLE_BAUDRATE	115200

#define CONSOLE_UART_BASE	0x68a10000

#define GICD_BASE		0x63c00000

#define SMBUS0_BASE		0x689b0000
#define SMBUS0_END		(SMBUS0_BASE + 0xB0)

#define SECURE_GPIO_BASE0	0x689d0000
#define ASIU_GPIO_INTR		190
#define GPIO_NUM_START0		0x08200000

/* NS DDR ranges */
#define BCM_DRAM0_NS_BASE      0x80000000
#define BCM_DRAM0_NS_SIZE      0x80000000 //2GB

#endif /*PLATFORM_CONFIG_H*/
