/* -*- mode: C; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*-
 *      vim: sw=4 ts=4 et tw=80
 */
#pragma once

#include <linux/types.h>

#ifndef __KERNEL__
#  define u32 __u32
#endif

/* Maximum number of handles available */
#define MAX_CONS 16

#define DSP_DATAMASK 0x00ffffff

typedef enum
{

    DSP_VER  = 0x00564552,   // "VER" Version query
    DSP_RDM  = 0x0052444d,   // "RDM" READ memory
    DSP_WRM  = 0x0057524d,   // "WRM" WRITE memory
    DSP_GOA  = 0x00474f41,   // "GOA" Application GO
    DSP_STP  = 0x00535450,   // "STP" Application STOP
    DSP_RST  = 0x00525354,   // "RST" PCI board software RESET
    DSP_CON  = 0x00434f4e,   // "CON" Data packet to CONTROLLER
    DSP_HST  = 0x00485354,   // "HST" Data packet to HOST
    DSP_RCO  = 0x0052434f,   // "RCO" RESET
    DSP_QTS  = 0x00515453,   // "QTS" Quiet transfer setup

    //Quick commands, no data or reply
    DSP_INT_RST = 0x49525354, // "IRST" Clear interrupt
    DSP_INT_DON = 0x49444f4e, // "IDON" Indicate interrupt done (?)
    DSP_INT_RPC = 0x49525043, // "IRPC" Clear RP buffer
    DSP_SYS_ERR = 0x53455252, // "SERR" Signal fatal error to DSP
    DSP_SYS_RST = 0x53525354, // "SRST" System reset
    DSP_SYS_IRQ0= 0x53495230, // "SIR0" Disable int
    DSP_SYS_IRQ1= 0x53495231, // "SIR1" Enable int

} dsp_command_code;


typedef enum
{
    DSP_C6_MEMX = 0x00005f58, // "_X"  - dsp X memory
    DSP_C6_MEMY = 0x00005f59, // "_Y"  -     Y
    DSP_C6_MEMP = 0x00005f50, // "_P"  -     P
} dsp_memory_code_U0106;


typedef enum
{

    DSP_QT_BASE   = 0x00424153, // "BAS" - PC memory base address
    DSP_QT_DELTA  = 0x0044454c, // "DEL" - buffer size increment in bytes
    DSP_QT_NUMBER = 0x004e554d, // "NUM" - number of buffers
    DSP_QT_SIZE   = 0x0053495a, // "SIZ" - packet size in bytes
    DSP_QT_TAIL   = 0x00544149, // "TAI" - buffer tail index
    DSP_QT_HEAD   = 0x00484541, // "HEA" - buffer head index
    DSP_QT_DROPS  = 0x0044524f, // "DRO" - dropped frames counter
    DSP_QT_INFORM = 0x00494e46, // "INF" - information interval
    DSP_QT_PERIOD = 0x00504552, // "PER" - information timeout
    DSP_QT_FLUSH  = 0x00464c55, // "FLU" - flush (inform) remaining data
    DSP_QT_ENABLE = 0x00534554, // "SET" - enable/disable quiet transfer

    DSP_QT_BURST  = 0x00425552, // "BUR" - set PCI burst size (latency timer)

    DSP_QT_RPSIZE = 0x00525053, // "RPS" - set max packet size for replies
    DSP_QT_RPBASE = 0x00525042, // "RPB" - set bus address for reply
    DSP_QT_RPENAB = 0x00525045  // "RPE" - enable/disable quiet RP handling

} dsp_qt_code;


typedef enum
{

    DSP_REP  = 0x00524550, // "REP" - dsp command reply
    DSP_NFY  = 0x004E4659, // "NFY" - mce packet has arrived
    DSP_QTI  = 0x00515449, // "QTI" - quiet transfer information packet
    DSP_HEY  = 0x00484559, // "HEY" - debug information

} dsp_message_code;


typedef enum
{

    DSP_ERR  = 0x00455252, // "ERR" - dsp command error
    DSP_ACK  = 0x0041434b, // "ACK" - dsp command completed

} dsp_reply_code;


typedef enum
{

    DSP_RP   = 0x005250, //  "RP" - mce command reply
    DSP_RPQ  = 0x525051, // "RPQ" - mce command reply, quiet mode
    DSP_DA   = 0x004441, //  "DA" - mce data packet

} dsp_notify_code;


typedef struct {

    dsp_command_code command;
    u32 args[3];

} dsp_command;


typedef struct {

    dsp_message_code type;
    u32              command;
    u32              reply;
    u32              data;

} dsp_message;

typedef struct {

    dsp_message_code type;
    dsp_notify_code  code;
    u32              size_lo;  //bits 15-0
    u32              size_hi;  //bits 31-16

} dsp_notification;

typedef struct {

    dsp_message_code type;
    u32              dsp_head;
    u32              dsp_tail;
    u32              dsp_drops;

} dsp_qtinform;

