Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 18:09:14 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_480_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[5]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No35_instance/Y_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.178ns (4.982%)  route 3.395ns (95.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 6.580 - 4.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.228ns (routing 1.156ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.049ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.541     0.541 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.864    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=40261, routed)       2.228     3.120    ModCount591_instance/clk_IBUF_BUFG
    SLR Crossing[3->2]   
    SLICE_X135Y540       FDCE                                         r  ModCount591_instance/count_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y540       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.199 r  ModCount591_instance/count_reg[5]_rep__2/Q
                         net (fo=68, routed)          3.346     6.545    MUX_Sum10_0_impl_1_instance/count_reg[5]_rep__2
    SLICE_X119Y617       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.644 r  MUX_Sum10_0_impl_1_instance/Y[33]_i_1/O
                         net (fo=1, routed)           0.049     6.693    Delay1No35_instance/count_reg[5]_rep__2[33]
    SLICE_X119Y617       FDCE                                         r  Delay1No35_instance/Y_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    T14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.290     4.290 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.290    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.290 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.577    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.601 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=40261, routed)       1.979     6.580    Delay1No35_instance/clk_IBUF_BUFG
    SLR Crossing[3->2]   
    SLICE_X119Y617       FDCE                                         r  Delay1No35_instance/Y_reg[33]/C
                         clock pessimism              0.397     6.978    
                         clock uncertainty           -0.035     6.942    
    SLICE_X119Y617       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.967    Delay1No35_instance/Y_reg[33]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  0.275    




