library ieee;
	use ieee.std_logic_1164.all;

entity of data_sample is 
port (
	do_sample 				: in std_logic;
	data 						: in std_logic;
	clk 						: in std_logic;
	reset_n 					: in std_logic;
	
	busy 						: out std_logic;
	sampled_data 			: out std_logic;
	sampled_data_valid 	: out std_logic;
);

end entity data_sample;
