
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000124                       # Number of seconds simulated (Second)
simTicks                                    123577500                       # Number of ticks simulated (Tick)
finalTick                                  1124523500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.64                       # Real time elapsed on the host (Second)
hostTickRate                                 75473770                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                      2365256                       # Number of instructions simulated (Count)
simOps                                        2634970                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1444436                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1609130                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           247155                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          710750                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         709565                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      4                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 6090                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4786                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              246628                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.877066                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.427437                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     67625     27.42%     27.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     27734     11.25%     38.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     27427     11.12%     49.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      7730      3.13%     52.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     34555     14.01%     66.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     46830     18.99%     85.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     18759      7.61%     93.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      8881      3.60%     97.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      7087      2.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                246628                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1361     82.79%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.12%     82.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     3      0.18%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    275     16.73%     99.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     3      0.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        558787     78.75%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        28308      3.99%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        28308      3.99%     86.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult        28308      3.99%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        62213      8.77%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         3641      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         709565                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.870931                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1644                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002317                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  1383584                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  573020                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          567195                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   283820                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  143834                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          141571                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      569297                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      141912                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            709144                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         62144                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       419                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               13199                       # Number of nop insts executed (Count)
system.cpu.numRefs                              65781                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          96300                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         3637                       # Number of stores executed (Count)
system.cpu.numRate                           2.869228                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               5                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             527                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      704685                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        704685                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.350731                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.350731                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.851187                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.851187                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     776853                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    356504                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     226620                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      417177                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     417291                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    314992                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          62244                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          3675                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          237                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           23                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   97033                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             96881                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               212                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                31409                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  181                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   31370                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998758                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              10                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               10                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            5536                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               208                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       245846                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.919685                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.477325                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           96478     39.24%     39.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           58577     23.83%     63.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3504      1.43%     64.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             648      0.26%     64.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            5406      2.20%     66.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1179      0.48%     67.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            7944      3.23%     70.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1799      0.73%     71.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           70311     28.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       245846                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               717793                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 717793                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       65104                       # Number of memory references committed (Count)
system.cpu.commit.loads                         61477                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      95705                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           141120                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      552534                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       568013     79.13%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            4      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        28224      3.93%     83.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     83.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     83.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        28224      3.93%     87.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        28224      3.93%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        61477      8.56%     99.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3627      0.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       717793                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         70311                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          62794                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             62794                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         62794                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            62794                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         6002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            6002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         6002                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           6002                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    216749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    216749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    216749500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    216749500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        68796                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         68796                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        68796                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        68796                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.087243                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.087243                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.087243                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.087243                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 36112.879040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 36112.879040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 36112.879040                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 36112.879040                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            9                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs              9                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1141                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1141                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2513                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2513                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2513                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2513                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3489                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3489                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    120091000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    120091000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    120091000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    120091000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.050715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.050715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.050715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.050715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34419.891086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34419.891086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34419.891086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34419.891086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   3488                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        60526                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           60526                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4643                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4643                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    163295000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    163295000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        65169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        65169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.071246                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.071246                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35170.148611                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35170.148611                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2311                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2311                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2332                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2332                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     79864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     79864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.035784                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.035784                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34246.998285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34246.998285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         2268                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           2268                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     53454500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     53454500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         3627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         3627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.374690                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.374690                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 39333.701251                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 39333.701251                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          202                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          202                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1157                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1157                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     40227000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     40227000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.318996                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.318996                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 34768.366465                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 34768.366465                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                91166                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3488                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.137041                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          327                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          472                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             278672                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            278672                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    72373                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 55593                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    116853                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1576                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    233                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                31338                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 726636                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    32                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              77600                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         727450                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       97033                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              31373                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        168791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                     77415                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    41                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             246628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.949629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.348221                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   125715     50.97%     50.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      113      0.05%     51.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    11401      4.62%     55.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      426      0.17%     55.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23057      9.35%     65.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    20583      8.35%     73.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     7154      2.90%     76.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      231      0.09%     76.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    57948     23.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               246628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.392600                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.943295                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          77405                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             77405                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         77405                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            77405                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           10                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              10                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           10                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             10                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       690000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       690000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       690000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       690000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        77415                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         77415                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        77415                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        77415                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000129                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000129                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        69000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        69000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        69000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        69000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 8                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            7                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       513000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       513000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      8                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        77405                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           77405                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           10                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            10                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       690000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       690000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        77415                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        77415                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        69000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        69000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            7                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       513000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       513000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73285.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73285.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   23                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  8                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               2.875000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          239                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             309668                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            309668                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       233                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                        549                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 723952                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  146                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    62244                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    3675                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          181                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  213                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   708943                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  708766                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    438850                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    691446                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.867698                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.634684                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         133                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     769                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     59                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              61477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.541812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.474892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  56864     92.50%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    1      0.00%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2961      4.82%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.01%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   29      0.05%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 31      0.05%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 39      0.06%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 29      0.05%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.01%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1236      2.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 41      0.07%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 61      0.10%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 74      0.12%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  5      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 32      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 15      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               30      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                61477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    233                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    73565                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   51713                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    116597                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  4520                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 725572                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3190                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands              991641                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1621883                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   779872                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   114026                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                980867                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10788                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     12911                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           898643                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1447426                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   704685                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     704685                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2278                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2279                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2278                       # number of overall hits (Count)
system.l2.overallHits::total                     2279                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1210                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1216                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   6                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1210                       # number of overall misses (Count)
system.l2.overallMisses::total                   1216                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          419000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        90937000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           91356000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         419000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       90937000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          91356000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               3488                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  3495                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              3488                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 3495                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.857143                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.346904                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.347926                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.857143                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.346904                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.347926                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 69833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75154.545455                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75128.289474                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69833.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75154.545455                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75128.289474                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   93                       # number of writebacks (Count)
system.l2.writebacks::total                        93                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1210                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1216                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1210                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1216                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       359000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     78837000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       79196000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       359000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     78837000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      79196000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.857143                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.346904                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.347926                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.857143                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.346904                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.347926                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 59833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65154.545455                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65128.289474                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65154.545455                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65128.289474                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1286                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       419000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       419000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            7                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              7                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.857143                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.857143                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69833.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69833.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       359000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       359000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.857143                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.857143                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59833.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59833.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                737                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   737                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              420                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 420                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     30751500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       30751500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1157                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1157                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.363008                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.363008                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73217.857143                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73217.857143                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          420                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             420                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     26551500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     26551500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.363008                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.363008                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 63217.857143                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 63217.857143                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1541                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1541                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          790                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             790                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     60185500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     60185500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         2331                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          2331                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.338910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.338910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76184.177215                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76184.177215                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          790                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          790                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     52285500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     52285500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.338910                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.338910                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66184.177215                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66184.177215                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            8                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                8                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            8                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            8                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1141                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1141                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1141                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1141                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         3807                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1286                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.960342                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     176.324752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       743.557116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3176.118133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.043048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.181532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.775419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                  687                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3396                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      57214                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     57214                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        93.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000118046500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                2542                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 92                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1216                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         93                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1216                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       93                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1216                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   93                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     502                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     219.166667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    195.623520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    115.406095                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1     16.67%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1     16.67%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1     16.67%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1     16.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1     16.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            1     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1     16.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   77824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              629758653.47656333                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              48164107.54384901                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      99148000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      75743.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        77440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         6272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3107361.777022516355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 626651291.699540853500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 50753575.691367767751                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1210                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           93                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       112500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     29321750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1587059500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24232.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  17065155.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        77440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          77824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         5952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         5952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1210                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1216                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           93                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             93                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3107362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      626651292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         629758653                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3107362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3107362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     48164108                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         48164108                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     48164108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3107362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     626651292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        677922761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1216                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  98                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 6634250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           29434250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 5455.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24205.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1126                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 73                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   706.622951                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   517.533166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   388.852865                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           13     10.66%     10.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           15     12.30%     22.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            7      5.74%     28.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            5      4.10%     32.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            5      4.10%     36.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      2.46%     39.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            6      4.92%     44.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      2.46%     46.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           65     53.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 77824                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               6272                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              629.758653                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               50.753576                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.92                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          285600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          151800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2534700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        146160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     18587700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     33349440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      64889640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   525.092675                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     86463750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      4160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     36986000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          621180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          330165                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6497400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        365400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     30377580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     23360640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      71386605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   577.666687                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     60451500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      4160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     62841500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 796                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            93                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1165                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                420                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               420                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            796                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         3690                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3690                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        83776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    83776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1216                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1216    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1216                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3005500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6371500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2474                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1258                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               2339                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1234                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            8                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3540                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1157                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1157                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2331                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           23                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10464                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  10487                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       296256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  297280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1286                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      5952                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              4781                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013805                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.116692                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    4715     98.62%     98.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      66      1.38%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                4781                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1124523500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            4644500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           5232000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          6991                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3496                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              66                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000020                       # Number of seconds simulated (Second)
simTicks                                     19591500                       # Number of ticks simulated (Tick)
finalTick                                  1144115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.09                       # Real time elapsed on the host (Second)
hostTickRate                                219236009                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      2375462                       # Number of instructions simulated (Count)
simOps                                        2647150                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 26544761                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   29574900                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            39184                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20325                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      228                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18063                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     44                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8388                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4783                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  83                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               25327                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.713191                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.598223                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     19193     75.78%     75.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1956      7.72%     83.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1329      5.25%     88.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       821      3.24%     91.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       645      2.55%     94.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       500      1.97%     96.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       475      1.88%     98.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       208      0.82%     99.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       200      0.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 25327                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     104     19.96%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    237     45.49%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   180     34.55%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          309      1.71%      1.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11425     63.25%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           37      0.20%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            17      0.09%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4245     23.50%     88.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2017     11.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18063                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.460979                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 521                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028843                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    61393                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   28623                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16540                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      627                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             280                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17933                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         342                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17687                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4117                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       378                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6096                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3061                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1979                       # Number of stores executed (Count)
system.cpu.numRate                           0.451383                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             157                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           13857                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10206                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12180                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.839310                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.839310                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.260463                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.260463                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18440                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11772                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        280                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2820                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2889                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2266                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4531                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2199                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          540                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          245                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    4996                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3466                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               381                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1886                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  224                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1568                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.831389                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     389                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             580                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              556                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8446                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               527                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        23749                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.513411                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.583228                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           20082     84.56%     84.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1402      5.90%     90.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             609      2.56%     93.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             284      1.20%     94.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             349      1.47%     95.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             159      0.67%     96.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             134      0.56%     96.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             114      0.48%     97.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             616      2.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        23749                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10219                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12193                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4269                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2687                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2216                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11370                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   197                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           72      0.59%      0.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7800     63.97%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.25%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2687     22.04%     87.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1582     12.97%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12193                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           616                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4571                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4571                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4571                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4571                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          782                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             782                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          782                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            782                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     36990495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     36990495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     36990495                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     36990495                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5353                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5353                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5353                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5353                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.146086                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.146086                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.146086                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.146086                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47302.423274                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47302.423274                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47302.423274                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47302.423274                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1020                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           43                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.720930                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          152                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               152                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          436                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           436                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          436                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          436                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          346                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          346                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     16039500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     16039500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     16039500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     16039500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.064637                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.064637                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.064637                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.064637                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46356.936416                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46356.936416                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46356.936416                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46356.936416                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    349                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3152                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3152                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          691                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           691                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     35513500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     35513500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.179807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.179807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51394.356006                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51394.356006                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          369                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          369                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          322                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          322                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     15406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     15406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083789                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083789                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 47844.720497                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47844.720497                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1419                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1419                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           91                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           91                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1476995                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1476995                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1510                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1510                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.060265                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.060265                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16230.714286                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16230.714286                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           67                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           67                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       633500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       633500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015894                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015894                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26395.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26395.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                37603                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1373                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              27.387473                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          628                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          283                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              22049                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             22049                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     7442                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 13264                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3715                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   364                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    542                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1467                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    85                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  22637                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   287                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7246                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          21903                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        4996                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1981                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         15670                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1246                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  237                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1538                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2888                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   210                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              25327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.999447                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.361909                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    20635     81.47%     81.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      407      1.61%     83.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      491      1.94%     85.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      432      1.71%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      446      1.76%     88.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      543      2.14%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      283      1.12%     91.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      289      1.14%     92.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1801      7.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                25327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.127501                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.558978                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2620                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2620                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2620                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2620                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          268                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             268                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          268                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            268                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     17880000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     17880000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     17880000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     17880000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2888                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2888                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2888                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2888                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.092798                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.092798                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.092798                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.092798                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66716.417910                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66716.417910                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66716.417910                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66716.417910                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          386                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     128.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          207                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               207                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          208                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          208                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          208                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          208                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     13819000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     13819000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     13819000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     13819000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.072022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.072022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.072022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.072022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66437.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66437.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66437.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66437.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    207                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2620                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2620                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          268                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           268                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     17880000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     17880000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2888                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2888                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.092798                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.092798                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66716.417910                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66716.417910                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          208                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          208                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     13819000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     13819000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.072022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.072022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66437.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66437.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               147778                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                463                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             319.174946                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11759                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11759                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       542                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       3911                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      603                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  20621                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  119                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4531                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2199                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   228                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        35                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      532                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             95                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          515                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  610                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17186                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16820                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8867                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14861                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.429257                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596662                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         140                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1847                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   5                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    617                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     29                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             20.669148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            55.762937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2237     83.25%     83.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   25      0.93%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  171      6.36%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   28      1.04%     91.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.11%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.11%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.04%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.04%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.11%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.22%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 43      1.60%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.30%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.33%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 32      1.19%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.15%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 25      0.93%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 69      2.57%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  9      0.33%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.04%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                8      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    542                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     7705                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5695                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6159                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3762                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1464                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  21820                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    27                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    462                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    619                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    330                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20061                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       29353                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    22959                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      223                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11349                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8730                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      36                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1607                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            43616                       # The number of ROB reads (Count)
system.cpu.rob.writes                           42838                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10206                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12180                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    203                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       244                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    41                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   203                       # number of overall hits (Count)
system.l2.overallHits::total                      244                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  167                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  146                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     313                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 167                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 146                       # number of overall misses (Count)
system.l2.overallMisses::total                    313                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        13054500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        13428500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           26483000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       13054500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       13428500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          26483000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                208                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                349                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   557                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               208                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               349                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  557                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.802885                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.418338                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.561939                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.802885                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.418338                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.561939                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78170.658683                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91976.027397                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84610.223642                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78170.658683                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91976.027397                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84610.223642                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   33                       # number of writebacks (Count)
system.l2.writebacks::total                        33                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              167                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              146                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 313                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             167                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             146                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                313                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     11394500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     11968500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       23363000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     11394500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     11968500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      23363000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.802885                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.418338                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.561939                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.802885                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.418338                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.561939                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68230.538922                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81976.027397                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74642.172524                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68230.538922                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81976.027397                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74642.172524                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            333                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           167                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              167                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     13054500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     13054500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          208                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            208                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.802885                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.802885                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78170.658683                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78170.658683                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          167                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          167                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     11394500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     11394500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.802885                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.802885                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68230.538922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68230.538922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 21                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    21                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       473500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         473500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.192308                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.192308                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        94700                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        94700                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       423500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       423500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.192308                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.192308                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        84700                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        84700                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            182                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               182                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          141                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             141                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     12955000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     12955000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          323                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           323                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.436533                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.436533                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91879.432624                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91879.432624                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          141                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          141                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     11545000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     11545000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.436533                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.436533                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81879.432624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81879.432624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          207                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              207                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          207                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          207                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          152                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              152                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        14978                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4429                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.381802                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     169.189623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       746.400814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3180.409563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.041306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.182227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.776467                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  168                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3577                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   23                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9237                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9237                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        33.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       143.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000221182250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 628                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         312                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         33                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       312                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       33                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   312                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   33                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      84                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     130.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    125.578661                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     50.204581                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95             1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   19968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 2112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1019217517.80108714                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              107801852.84434576                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      43976500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     127468.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        10624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data         9152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         2048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 542275987.035193800926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 467141362.325498282909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 104535130.030880734324                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          166                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           33                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4546750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      5966250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1763541000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27390.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40864.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  53440636.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        10624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         9344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          19968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         2112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         2112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             312                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           33                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             33                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      542275987                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      476941531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1019217518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    542275987                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     542275987                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    107801853                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        107801853                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    107801853                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     542275987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     476941531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1127019371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  309                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  32                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 4719250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1545000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           10513000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15272.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34022.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 184                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 26                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           81.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   158.608696                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   109.341016                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   186.945939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           66     57.39%     57.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           28     24.35%     81.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            9      7.83%     89.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            3      2.61%     92.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            3      2.61%     94.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      2.61%     97.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.87%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.87%     99.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 19776                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               2048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1009.417349                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              104.535130                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          492660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          231495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1149540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy         15660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      8857800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        63840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      12040275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   614.566266                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       110500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     18961000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          442680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          204930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1056720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        151380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy      8348790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       492480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      11926260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   608.746650                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1228500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     17843000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 307                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            33                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               279                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  5                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            307                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port          936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     936                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        22080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    22080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                312                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      312    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  312                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              834000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            1681500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            624                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          312                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                530                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          185                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          207                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              497                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            208                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           323                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1047                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1669                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        26496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        32064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   58560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             333                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      2112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               890                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.023596                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.151871                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     869     97.64%     97.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      21      2.36%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 890                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     19591500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             915500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            310500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            523500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1113                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          556                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              21                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
