Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 00:50:25 2024
| Host         : DESKTOP-E0GH2QQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TestSingleCycleCpu_control_sets_placed.rpt
| Design       : TestSingleCycleCpu
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |   211 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      3 |            5 |
|      4 |            1 |
|      6 |            1 |
|      7 |            6 |
|      8 |            7 |
|      9 |            4 |
|     10 |            2 |
|     11 |            3 |
|     12 |            2 |
|    16+ |           32 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           30 |
| No           | No                    | Yes                    |            1044 |          361 |
| No           | Yes                   | No                     |              25 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1414 |         1123 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------+------------------------------+------------------+----------------+
|            Clock Signal            |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------+------------------------------+------------------+----------------+
|  myCPU/control/MemToReg_reg[0]/G0  |                                        |                              |                1 |              1 |
|  myCPU/myIDEX/controlsOut_reg[0]_0 |                                        |                              |                1 |              1 |
|  myCPU/myIFID/E[0]                 |                                        | myCPU/myIFID/AR[1]           |                1 |              1 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[2]_1           | myCPU/datamem/rstn_1         |                1 |              1 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_9     | myCPU/datamem/rstn_3         |                1 |              1 |
| ~Clk_CPU_BUFG                      |                                        | myCPU/datamem/AR[0]          |                1 |              3 |
|  Clk_CPU_BUFG                      | myCPU/myIDEX/controlsOut_reg[10]_1     | myCPU/datamem/rstn_7         |                2 |              3 |
|  u_test/seg7_clk                   |                                        | myCPU/datamem/rstn           |                1 |              3 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[2]_0           | myCPU/datamem/rstn_2         |                2 |              3 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_10        |                1 |              3 |
|  Clk_CPU_BUFG                      | myCPU/myIDEX/controlsOut_reg[10]_1     | myCPU/datamem/rstn_11        |                2 |              4 |
|  Clk_CPU_BUFG                      | myCPU/myIDEX/controlsOut_reg[10]_1     | myCPU/datamem/rstn_9         |                2 |              6 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[2]_0           | myCPU/datamem/rstn_3         |                3 |              7 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_5     | myCPU/datamem/rstn_5         |                5 |              7 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_4     | myCPU/datamem/rstn_5         |                7 |              7 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_2     | myCPU/datamem/rstn_5         |                4 |              7 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_21    | myCPU/datamem/rstn_4         |                1 |              7 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_9     | myCPU/datamem/rstn_4         |                4 |              7 |
|  clkdiv_reg_BUFG[0]                |                                        |                              |                8 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_3     | myCPU/datamem/rstn_5         |                5 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_16    | myCPU/datamem/rstn_3         |                3 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_15    | myCPU/datamem/rstn_3         |                3 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_6     | myCPU/datamem/rstn_5         |                4 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_18    | myCPU/datamem/rstn_3         |                2 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_7     | myCPU/datamem/rstn_5         |                4 |              8 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_17    | myCPU/datamem/rstn_3         |                4 |              9 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_8     | myCPU/datamem/rstn_4         |                6 |              9 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_12    | myCPU/datamem/rstn_4         |                2 |              9 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_20    | myCPU/datamem/rstn_4         |                6 |              9 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_13    | myCPU/datamem/rstn_3         |               10 |             10 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_22    | myCPU/datamem/rstn_4         |                5 |             10 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_10    | myCPU/datamem/rstn_3         |                6 |             11 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_11    | myCPU/datamem/rstn_4         |                9 |             11 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_0     | myCPU/datamem/rstn_5         |               11 |             11 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_6           | myCPU/datamem/rstn_5         |                9 |             12 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/controlsOut_reg[4]_19    | myCPU/datamem/rstn_4         |                7 |             12 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_0         |                8 |             18 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_6           | myCPU/datamem/rstn_4         |               15 |             20 |
|  clkdiv_reg_BUFG[0]                |                                        | sw_i_IBUF[6]                 |               18 |             24 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_1         |               12 |             26 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_4           | myCPU/datamem/rstn_2         |               16 |             28 |
|  Clk_CPU_BUFG                      | myCPU/myIDEX/controlsOut_reg[10]_1     | myCPU/datamem/rstn_10        |                8 |             28 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[2]_1           | myCPU/datamem/rstn_2         |               14 |             31 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_3           | myCPU/datamem/rstn_4         |               19 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[1]_0           | myCPU/datamem/rstn_2         |               14 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_5           | myCPU/datamem/rstn_2         |               20 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_2           | myCPU/datamem/rstn_3         |               27 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_0           | myCPU/datamem/rstn_3         |               27 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myMEMWB/rdOut_reg[0]_1           | myCPU/datamem/rstn_1         |               12 |             32 |
|  n_0_8364_BUFG                     |                                        |                              |               20 |             32 |
|  Clk_CPU_BUFG                      | myCPU/myIDEX/controlsOut_reg[10]_1     | myCPU/datamem/rstn_1         |               14 |             54 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_5         |               19 |             58 |
| ~Clk_CPU_BUFG                      |                                        | myCPU/datamem/AR[1]          |               18 |             61 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/AR[1]          |               23 |             64 |
|  clk_IBUF_BUFG                     |                                        | myCPU/datamem/rstn           |               22 |             81 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/rstn_10        |               77 |             87 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_11        |               42 |            107 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_9         |               41 |            119 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/AR[0]          |              119 |            123 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_7         |               39 |            123 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_12        |               51 |            126 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/i__rep__14_n_1 |              124 |            126 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_8         |               41 |            126 |
|  Clk_CPU_BUFG                      |                                        | myCPU/datamem/rstn_6         |               42 |            126 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/i__rep__12_n_1 |              120 |            126 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/i__rep__11_n_1 |              121 |            126 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/i__rep__13_n_1 |              123 |            126 |
|  Clk_CPU_BUFG                      | myCPU/myEXMEM/controlsOut_reg[17]_0[1] | myCPU/datamem/i__rep__15_n_1 |              123 |            126 |
+------------------------------------+----------------------------------------+------------------------------+------------------+----------------+


