INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/ALU_TRY/ALU_TRY.srcs/sources_1/new/code_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/ALU_TRY/ALU_TRY.srcs/sim_1/new/tb_ALU_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_code
