{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661458004243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661458004254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 03:06:44 2022 " "Processing started: Fri Aug 26 03:06:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661458004254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458004254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458004254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661458007117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661458007118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validchecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validchecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 validchecker-Behavioral " "Found design unit 1: validchecker-Behavioral" {  } { { "validchecker.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020206 ""} { "Info" "ISGN_ENTITY_NAME" "1 validchecker " "Found entity 1: validchecker" {  } { { "validchecker.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uarttx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uartTX.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/uartTX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020227 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uartTX.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/uartTX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020254 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testsevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behav " "Found design unit 1: sevenseg-behav" {  } { { "testsevenseg.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/testsevenseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020281 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "testsevenseg.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/testsevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segments_controller-behav " "Found design unit 1: segments_controller-behav" {  } { { "segments.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/segments.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020307 ""} { "Info" "ISGN_ENTITY_NAME" "1 segments_controller " "Found entity 1: segments_controller" {  } { { "segments.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/segments.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_files-behav " "Found design unit 1: register_files-behav" {  } { { "regfiles.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020333 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_files " "Found entity 1: register_files" {  } { { "regfiles.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-behav " "Found design unit 1: progmem-behav" {  } { { "progmem.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/progmem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020361 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/progmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behav " "Found design unit 1: program_counter-behav" {  } { { "pc.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020387 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "pc.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-behav " "Found design unit 1: immediate_generator-behav" {  } { { "immgen.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/immgen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020414 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immgen.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/immgen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2ascii-behav " "Found design unit 1: hex2ascii-behav" {  } { { "hex2ascii.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/hex2ascii.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020440 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2ascii " "Found entity 1: hex2ascii" {  } { { "hex2ascii.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/hex2ascii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo32to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo32to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32to4-Behavioral " "Found design unit 1: fifo32to4-Behavioral" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020471 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32to4 " "Found entity 1: fifo32to4" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-Behavioral " "Found design unit 1: fifo-Behavioral" {  } { { "fifo.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020495 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Switch-RTL " "Found design unit 1: Debounce_Switch-RTL" {  } { { "debounce.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Switch " "Found entity 1: Debounce_Switch" {  } { { "debounce.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behav " "Found design unit 1: data_memory-behav" {  } { { "datamem.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/datamem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020544 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "datamem.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/datamem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behav " "Found design unit 1: control_unit-behav" {  } { { "ctrl.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/ctrl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020571 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "ctrl.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-fum " "Found design unit 1: bin2bcd-fum" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/bin2bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020599 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-behav " "Found design unit 1: alu_controller-behav" {  } { { "aluctrl.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/aluctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020624 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "aluctrl.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/aluctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020651 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458020651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458020651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661458021118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Switch Debounce_Switch:Debounce_Inst " "Elaborating entity \"Debounce_Switch\" for hierarchy \"Debounce_Switch:Debounce_Inst\"" {  } { { "top.vhd" "Debounce_Inst" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2ascii hex2ascii:hex2ascii1 " "Elaborating entity \"hex2ascii\" for hierarchy \"hex2ascii:hex2ascii1\"" {  } { { "top.vhd" "hex2ascii1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32to4 fifo32to4:fifo32to4_1 " "Elaborating entity \"fifo32to4\" for hierarchy \"fifo32to4:fifo32to4_1\"" {  } { { "top.vhd" "fifo32to4_1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo1\"" {  } { { "top.vhd" "fifo1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:tx1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:tx1\"" {  } { { "top.vhd" "tx1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validchecker validchecker:validchecker1 " "Elaborating entity \"validchecker\" for hierarchy \"validchecker:validchecker1\"" {  } { { "top.vhd" "validchecker1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg1 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg1\"" {  } { { "top.vhd" "sevenseg1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc1\"" {  } { { "top.vhd" "pc1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem progmem:inst1 " "Elaborating entity \"progmem\" for hierarchy \"progmem:inst1\"" {  } { { "top.vhd" "inst1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:immgen1 " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:immgen1\"" {  } { { "top.vhd" "immgen1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_files register_files:regfiles1 " "Elaborating entity \"register_files\" for hierarchy \"register_files:regfiles1\"" {  } { { "top.vhd" "regfiles1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller alu_controller:aluctrl1 " "Elaborating entity \"alu_controller\" for hierarchy \"alu_controller:aluctrl1\"" {  } { { "top.vhd" "aluctrl1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "top.vhd" "alu1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl1\"" {  } { { "top.vhd" "ctrl1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:datamem1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:datamem1\"" {  } { { "top.vhd" "datamem1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1 " "Instantiated megafunction \"data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458021712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1661458021712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/db/altsyncram_40h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661458021895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458021895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40h1 data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_40h1:auto_generated " "Elaborating entity \"altsyncram_40h1\" for hierarchy \"data_memory:datamem1\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_40h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd1\"" {  } { { "top.vhd" "bin2bcd1" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458021987 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_fifo " "Found clock multiplexer clk_fifo" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1661458022922 "|top|clk_fifo"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1661458022922 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:fifo1\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"fifo:fifo1\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1661458023482 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_files:regfiles1\|register_content " "RAM logic \"register_files:regfiles1\|register_content\" is uninferred due to asynchronous read logic" {  } { { "regfiles.vhd" "register_content" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1661458023483 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1661458023483 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:fifo1\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:fifo1\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1661458025108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1661458025108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1661458025108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo1\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo1\|altsyncram:\\fifo_proc:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458025172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo1\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Instantiated megafunction \"fifo:fifo1\|altsyncram:\\fifo_proc:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661458025173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1661458025173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661458029502 "|top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1661458029502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661458029709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661458034332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661458034332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3867 " "Implemented 3867 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661458034742 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661458034742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3786 " "Implemented 3786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661458034742 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1661458034742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661458034742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661458034781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 03:07:14 2022 " "Processing ended: Fri Aug 26 03:07:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661458034781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661458034781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661458034781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661458034781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1661458036964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661458036976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 03:07:15 2022 " "Processing started: Fri Aug 26 03:07:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661458036976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1661458036976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1661458036976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1661458037617 ""}
{ "Info" "0" "" "Project  = RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Project  = RISC-V-Single-Cycle-VHDL" 0 0 "Fitter" 0 0 1661458037618 ""}
{ "Info" "0" "" "Revision = RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Revision = RISC-V-Single-Cycle-VHDL" 0 0 "Fitter" 0 0 1661458037618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1661458037821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1661458037822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC-V-Single-Cycle-VHDL EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"RISC-V-Single-Cycle-VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1661458037872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661458037978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661458037978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1661458038133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1661458038172 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661458039970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661458039970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661458039970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1661458039970 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661458039983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661458039983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661458039983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661458039983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661458039983 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1661458039983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1661458039993 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1661458040071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Single-Cycle-VHDL.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Single-Cycle-VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1661458040981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1661458040981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1661458041022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1661458041023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1661458041024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk4 " "Destination node clk4" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661458041466 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_fifo " "Destination node clk_fifo" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661458041466 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_fifo  " "Automatically promoted node clk_fifo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041466 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2  " "Automatically promoted node clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk2~0 " "Destination node clk2~0" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661458041466 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk3  " "Automatically promoted node clk3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk3~0 " "Destination node clk3~0" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661458041466 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clr_in~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clr_in~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo1\|Empty " "Destination node fifo:fifo1\|Empty" {  } { { "fifo.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo1\|Full " "Destination node fifo:fifo1\|Full" {  } { { "fifo.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|dataout_sig\[3\]~0 " "Destination node fifo32to4:fifo32to4_1\|dataout_sig\[3\]~0" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dv_clr " "Destination node dv_clr" {  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "validchecker:validchecker1\|validout_sig~0 " "Destination node validchecker:validchecker1\|validout_sig~0" {  } { { "validchecker.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|State~26 " "Destination node fifo32to4:fifo32to4_1\|State~26" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|State~27 " "Destination node fifo32to4:fifo32to4_1\|State~27" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|State~28 " "Destination node fifo32to4:fifo32to4_1\|State~28" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|DataIn32_sig\[31\]~0 " "Destination node fifo32to4:fifo32to4_1\|DataIn32_sig\[31\]~0" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32to4:fifo32to4_1\|State~29 " "Destination node fifo32to4:fifo32to4_1\|State~29" {  } { { "fifo32to4.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 4604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661458041467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1661458041467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661458041467 ""}  } { { "top.vhd" "" { Text "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 0 { 0 ""} 0 6418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661458041467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1661458041995 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661458042001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661458042001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661458042009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661458042019 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1661458042030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1661458042030 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1661458042035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1661458042216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1661458042222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1661458042222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661458042351 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1661458042363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1661458043146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661458043708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1661458043751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1661458050415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661458050415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1661458051149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1661458054461 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1661458054461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1661458066564 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1661458066564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661458066567 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.03 " "Total time spent on timing analysis during the Fitter is 4.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1661458066770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661458066796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661458067250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661458067251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661458068014 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661458069129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/output_files/RISC-V-Single-Cycle-VHDL.fit.smsg " "Generated suppressed messages file C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/output_files/RISC-V-Single-Cycle-VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1661458069858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6144 " "Peak virtual memory: 6144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661458070870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 03:07:50 2022 " "Processing ended: Fri Aug 26 03:07:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661458070870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661458070870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661458070870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1661458070870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1661458072262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661458072274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 03:07:52 2022 " "Processing started: Fri Aug 26 03:07:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661458072274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1661458072274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1661458072274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1661458073286 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1661458073756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1661458073793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661458074127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 03:07:54 2022 " "Processing ended: Fri Aug 26 03:07:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661458074127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661458074127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661458074127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1661458074127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1661458074796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1661458076282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661458076294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 03:07:55 2022 " "Processing started: Fri Aug 26 03:07:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661458076294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1661458076294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL " "Command: quartus_sta RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1661458076294 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1661458076941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1661458078954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1661458078954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458079044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458079044 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Single-Cycle-VHDL.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Single-Cycle-VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1661458079421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458079421 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661458079431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661458079431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk3 clk3 " "create_clock -period 1.000 -name clk3 clk3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661458079431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk2 clk2 " "create_clock -period 1.000 -name clk2 clk2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661458079431 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661458079431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1661458079451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661458079453 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1661458079454 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1661458079470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661458080041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661458080041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.458 " "Worst-case setup slack is -20.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.458          -18667.438 clk  " "  -20.458          -18667.438 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.544            -480.261 clk_in  " "   -4.544            -480.261 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.457             -76.233 clk2  " "   -2.457             -76.233 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -55.083 clk3  " "   -2.273             -55.083 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458080045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_in  " "    0.452               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk3  " "    0.453               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk2  " "    0.454               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 clk  " "    0.484               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458080072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458080077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458080082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1815.956 clk  " "   -3.201           -1815.956 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -276.608 clk_in  " "   -3.000            -276.608 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 clk2  " "   -1.487             -74.350 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 clk3  " "   -1.487             -52.045 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458080089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458080089 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661458080306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661458080340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661458081153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661458081413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661458081472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661458081472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.444 " "Worst-case setup slack is -19.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.444          -17675.024 clk  " "  -19.444          -17675.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216            -414.147 clk_in  " "   -4.216            -414.147 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308             -66.760 clk2  " "   -2.308             -66.760 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.055             -49.383 clk3  " "   -2.055             -49.383 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458081477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk_in  " "    0.400               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk3  " "    0.401               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk2  " "    0.402               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 clk  " "    0.448               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458081499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458081505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458081511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1816.341 clk  " "   -3.201           -1816.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -276.608 clk_in  " "   -3.000            -276.608 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 clk2  " "   -1.487             -74.350 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 clk3  " "   -1.487             -52.045 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458081518 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661458081733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661458081942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661458081955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661458081955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.420 " "Worst-case setup slack is -8.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.420           -7711.541 clk  " "   -8.420           -7711.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383            -110.466 clk_in  " "   -1.383            -110.466 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -5.161 clk2  " "   -0.557              -5.161 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.994 clk3  " "   -0.394              -4.994 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458081963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk3  " "    0.184               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_in  " "    0.186               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk2  " "    0.187               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk  " "    0.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458081984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458081984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458081993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661458082001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.761 clk_in  " "   -3.000            -198.761 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1212.000 clk  " "   -1.000           -1212.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 clk2  " "   -1.000             -50.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 clk3  " "   -1.000             -35.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661458082013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661458082013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661458082634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661458082636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661458082786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 03:08:02 2022 " "Processing ended: Fri Aug 26 03:08:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661458082786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661458082786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661458082786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661458082786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661458083557 ""}
