// Seed: 986450415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd60
) (
    input  wire id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 _id_3,
    output tri0 id_4
);
  assign id_1 = id_0;
  wire [1 'h0 : id_3] _id_6;
  wire [1 'b0 : id_6] id_7;
  logic
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_13,
      id_16,
      id_16
  );
  assign id_4 = id_10;
endmodule
