#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 10 08:53:28 2023
# Process ID: 17120
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7528 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab8_example\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
add_files -scan_for_includes {D:/_Code/verilog/spi/spi/fifo4.v D:/_Code/verilog/spi/spi/simple_spi_top.v D:/_Code/verilog/spi/spi/wb_spi_wrapper.v}
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference wb_spi_wrapper wb_spi_wrapper_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
set_property location {3 1111 -133} [get_bd_cells wb_spi_wrapper_0]
set_property location {3 1112 639} [get_bd_cells wb_spi_wrapper_0]
set_property location {3 1070 610} [get_bd_cells wb_spi_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_adr_o] [get_bd_pins wb_spi_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_dat_o] [get_bd_pins wb_spi_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_we_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_we_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_stb_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_stb_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_cyc_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_cyc_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_sel_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_sel_o]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
set_property location {5 1991 -157} [get_bd_cells axi_iic_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_iic_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_iic_0/s_axi_aresetn]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M03_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M03_ARESETN]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins wb_spi_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins wb_spi_wrapper_0/wb_rst_i]
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_cs_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_mosi]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/i_accel_miso]
endgroup
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
set_property name temp_sensor [get_bd_intf_ports IIC_0]
connect_bd_net [get_bd_pins xlconcat_0/In4] [get_bd_pins syscon_wrapper_0/Digits_Bits]
undo
connect_bd_net [get_bd_pins xlconcat_0/In4] [get_bd_pins wb_spi_wrapper_0/spi_irq]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_iic_0/iic2intc_irpt]
save_bd_design
update_compile_order -fileset sources_1
assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]
set_property offset 0x80150000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_iic_0_Reg}]
set_property offset 0x80160000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_iic_0_Reg}]
set_property offset 0x80150000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_iic_0_Reg}]
save_bd_design
validate_bd_design
generate_target all [get_files  D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs -jobs 8 {swerv_soc_xbar_0_synth_1 swerv_soc_wb_spi_wrapper_0_0_synth_1 swerv_soc_axi_iic_0_0_synth_1}
export_simulation -of_objects [get_files D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
