Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\binary_to_segment.v" into library work
Parsing module <binary_to_segment>.
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\seven_segment.v" into library work
Parsing module <SSD_Driver>.
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\clk_divider.v" into library work
Parsing module <Clk_Divider>.
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\ASM.v" into library work
Parsing module <ASM>.
Analyzing Verilog file "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <Clk_Divider>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\clk_divider.v" Line 43: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <Debouncer>.

Elaborating module <ASM>.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v" Line 41: Assignment to wire_ssd ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v" Line 44: Result of 19-bit expression is truncated to fit in 1-bit target.

Elaborating module <SSD_Driver>.

Elaborating module <binary_to_segment>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\seven_segment.v" Line 49: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:189 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v" Line 45: Size mismatch in connection of port <in>. Formal port size is 20-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v".
INFO:Xst:3210 - "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\main.v" line 41: Output port <ssd> of the instance <asm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <Clk_Divider>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\clk_divider.v".
        toggle_value = 21'b111111111111111111111
    Found 21-bit register for signal <cnt>.
    Found 1-bit register for signal <divided_clk>.
    Found 21-bit adder for signal <cnt[20]_GND_2_o_add_2_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clk_Divider> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\debouncer.v".
    Found 1-bit register for signal <clean_out_tmp1>.
    Found 1-bit register for signal <clean_out_tmp2>.
    Found 1-bit register for signal <clean_out>.
    Found 1-bit register for signal <noisy_in_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <ASM>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\ASM.v".
        state_idle = 6'b000000
        state_get_first_digit = 6'b000001
        state_get_second_digit = 6'b000010
        state_get_third_digit = 6'b000011
        state_get_fourth_digit = 6'b000100
        state_clear_input = 6'b000101
        state_check_passwd = 6'b000101
        state_open = 6'b000110
        state_set_passwd = 6'b001000
        state_set_first_digit = 6'b001001
        state_set_second_digit = 6'b001010
        state_set_digit_digit = 6'b001011
        state_set_fourth_digit = 6'b001100
        ssd_zero = 5'b00000
        ssd_two = 5'b00010
        ssd_one = 5'b00001
        ssd_three = 5'b00011
        ssd_four = 5'b00100
        ssd_five = 5'b00101
        ssd_six = 5'b00110
        ssd_seven = 5'b00111
        ssd_eight = 5'b01000
        ssd_nine = 5'b01001
        ssd_A = 5'b01010
        ssd_B = 5'b01011
        ssd_C = 5'b01100
        ssd_D = 5'b01101
        ssd_E = 5'b01110
        ssd_F = 5'b01111
        ssd_blank = 5'b10000
        ssd_L = 5'b10001
        ssd_d = 5'b10010
        ssd_P = 5'b10011
        ssd_n = 5'b10100
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <current_state>.
    Found 1-bit register for signal <in_passwd<15>>.
    Found 1-bit register for signal <in_passwd<14>>.
    Found 1-bit register for signal <in_passwd<13>>.
    Found 1-bit register for signal <in_passwd<12>>.
    Found 1-bit register for signal <in_passwd<11>>.
    Found 1-bit register for signal <in_passwd<10>>.
    Found 1-bit register for signal <in_passwd<9>>.
    Found 1-bit register for signal <in_passwd<8>>.
    Found 1-bit register for signal <in_passwd<7>>.
    Found 1-bit register for signal <in_passwd<6>>.
    Found 1-bit register for signal <in_passwd<5>>.
    Found 1-bit register for signal <in_passwd<4>>.
    Found 1-bit register for signal <in_passwd<3>>.
    Found 1-bit register for signal <in_passwd<2>>.
    Found 1-bit register for signal <in_passwd<1>>.
    Found 1-bit register for signal <in_passwd<0>>.
    Found 20-bit register for signal <ssd>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit 8-to-1 multiplexer for signal <_n0215> created at line 169.
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_24_o> created at line 116
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ASM> synthesized.

Synthesizing Unit <SSD_Driver>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\seven_segment.v".
    Found 4-bit register for signal <AN_out>.
    Found 7-bit register for signal <CN_out>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_21_o_add_1_OUT> created at line 49.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_21_o_wide_mux_2_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <count[1]_wire_disp3_out[6]_wide_mux_3_OUT> created at line 50.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SSD_Driver> synthesized.

Synthesizing Unit <binary_to_segment>.
    Related source file is "\\ad\eng\users\t\h\thakkarv\Desktop\ec311labs\DigiLock\src\binary_to_segment.v".
    Found 32x7-bit Read Only RAM for signal <seven_out>
    Summary:
	inferred   1 RAM(s).
Unit <binary_to_segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 21-bit adder                                          : 2
# Registers                                            : 35
 1-bit register                                        : 29
 2-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 20-bit 8-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <slow_clk_driver> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <debounce_clr> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <debounce_ent> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <debounce_cng> is unconnected in block <main>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Clk_Divider>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Clk_Divider> synthesized (advanced).

Synthesizing (advanced) Unit <SSD_Driver>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_count[1]_GND_21_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SSD_Driver> synthesized (advanced).

Synthesizing (advanced) Unit <binary_to_segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <binary_in>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven_out>     |          |
    -----------------------------------------------------------------------
Unit <binary_to_segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 21-bit up counter                                     : 2
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 20-bit 8-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <main>: instances <slow_clk_driver>, <fast_clk_driver> of unit <Clk_Divider> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <SSD_Driver>: instances <disp1>, <disp2> of unit <binary_to_segment> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <SSD_Driver>: instances <disp1>, <disp3> of unit <binary_to_segment> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <asm/FSM_0> on signal <current_state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000001 | 001
 000010 | 010
 000011 | 011
 000100 | 100
 000101 | 101
 000110 | 110
--------------------
WARNING:Xst:2677 - Node <in_passwd_0> of sequential type is unconnected in block <ASM>.
WARNING:Xst:1710 - FF/Latch <CN_out_0> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CN_out_1> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CN_out_2> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CN_out_3> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CN_out_4> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CN_out_5> (without init value) has a constant value of 1 in block <SSD_Driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <AN_out_0> in Unit <SSD_Driver> is equivalent to the following FF/Latch, which will be removed : <CN_out_6> 

Optimizing unit <main> ...

Optimizing unit <ASM> ...

Optimizing unit <SSD_Driver> ...
WARNING:Xst:2677 - Node <debounce_cng/clean_out_tmp2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_cng/clean_out_tmp1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_cng/noisy_in_reg> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_cng/clean_out> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_ent/clean_out_tmp2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_ent/clean_out_tmp1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_ent/noisy_in_reg> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_ent/clean_out> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_clr/clean_out_tmp2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_clr/clean_out_tmp1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_clr/noisy_in_reg> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <debounce_clr/clean_out> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/current_state_FSM_FFd2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/current_state_FSM_FFd3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/current_state_FSM_FFd1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/ssd_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <asm/in_passwd_14> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 27
#      LUT6                        : 5
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 28
#      FD                          : 6
#      FDC                         : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  18224     0%  
 Number of Slice LUTs:                   54  out of   9112     0%  
    Number used as Logic:                54  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      26  out of     54    48%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    28  out of     54    51%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 22    |
slow_clk_driver/divided_clk        | NONE(ssd_driver/count_1)| 6     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.897ns (Maximum Frequency: 256.588MHz)
   Minimum input arrival time before clock: 2.785ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.897ns (frequency: 256.588MHz)
  Total number of paths / destination ports: 694 / 22
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 3)
  Source:            slow_clk_driver/cnt_18 (FF)
  Destination:       slow_clk_driver/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slow_clk_driver/cnt_18 to slow_clk_driver/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  slow_clk_driver/cnt_18 (slow_clk_driver/cnt_18)
     LUT6:I0->O            2   0.203   0.845  slow_clk_driver/cnt[20]_PWR_2_o_equal_2_o<20>5_SW0 (N3)
     LUT6:I3->O           12   0.205   0.909  slow_clk_driver/cnt[20]_PWR_2_o_equal_2_o<20>5 (slow_clk_driver/cnt[20]_PWR_2_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  slow_clk_driver/Mcount_cnt_eqn_01 (slow_clk_driver/Mcount_cnt_eqn_0)
     FDC:D                     0.102          slow_clk_driver/cnt_0
    ----------------------------------------
    Total                      3.897ns (1.162ns logic, 2.735ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk_driver/divided_clk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            ssd_driver/count_0 (FF)
  Destination:       ssd_driver/count_0 (FF)
  Source Clock:      slow_clk_driver/divided_clk rising
  Destination Clock: slow_clk_driver/divided_clk rising

  Data Path: ssd_driver/count_0 to ssd_driver/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  ssd_driver/count_0 (ssd_driver/count_0)
     INV:I->O              1   0.206   0.579  ssd_driver/Mcount_count_xor<0>11_INV_0 (ssd_driver/Result<0>)
     FD:D                      0.102          ssd_driver/count_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.785ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       slow_clk_driver/cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to slow_clk_driver/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          slow_clk_driver/cnt_0
    ----------------------------------------
    Total                      2.785ns (1.652ns logic, 1.133ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk_driver/divided_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ssd_driver/AN_out_0 (FF)
  Destination:       AN_out<0> (PAD)
  Source Clock:      slow_clk_driver/divided_clk rising

  Data Path: ssd_driver/AN_out_0 to AN_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  ssd_driver/AN_out_0 (ssd_driver/AN_out_0)
     OBUF:I->O                 2.571          AN_out_0_OBUF (AN_out<0>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk_driver/divided_clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
slow_clk_driver/divided_clk|    2.078|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.06 secs
 
--> 

Total memory usage is 256032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    5 (   0 filtered)

