\hypertarget{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields}{}\section{\+\_\+hw\+\_\+port\+\_\+dfwr\+:\+:\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields Struct Reference}
\label{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields}\index{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a0cfa31591a853087d298f7951142982a}{F\+I\+LT}\+: 5
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a50cc6568fabd9801f2bd3a756e04dd8f}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 27
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}!F\+I\+LT@{F\+I\+LT}}
\index{F\+I\+LT@{F\+I\+LT}!\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+LT}{FILT}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields\+::\+F\+I\+LT}\hypertarget{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a0cfa31591a853087d298f7951142982a}{}\label{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a0cfa31591a853087d298f7951142982a}
\mbox{[}4\+:0\mbox{]} Filter Length \index{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a50cc6568fabd9801f2bd3a756e04dd8f}{}\label{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_a50cc6568fabd9801f2bd3a756e04dd8f}
\mbox{[}31\+:5\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
