Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 18 16:35:11 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                       Path #1                                                       |
+---------------------------+---------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                              |
| Path Delay                | 4.429                                                                                                               |
| Logic Delay               | 3.219(73%)                                                                                                          |
| Net Delay                 | 1.210(27%)                                                                                                          |
| Clock Skew                | -0.052                                                                                                              |
| Slack                     | 5.498                                                                                                               |
| Clock Uncertainty         | 0.035                                                                                                               |
| Clock Relationship        | Timed                                                                                                               |
| Clock Delay Group         | Same Clock                                                                                                          |
| Logic Levels              | 8                                                                                                                   |
| Routes                    | NA                                                                                                                  |
| Logical Path              | RAMB18E2/CLKARDCLK-(75)-LUT2-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-DSP_C_DATA-(2)-DSP_ALU-DSP_OUTPUT/ALU_OUT[39] |
| Start Point Clock         | ap_clk                                                                                                              |
| End Point Clock           | ap_clk                                                                                                              |
| DSP Block                 | Seq                                                                                                                 |
| RAM Registers             | DO_REG(0)-None                                                                                                      |
| IO Crossings              | 0                                                                                                                   |
| SLR Crossings             | 0                                                                                                                   |
| PBlocks                   | 0                                                                                                                   |
| High Fanout               | 75                                                                                                                  |
| Dont Touch                | 0                                                                                                                   |
| Mark Debug                | 0                                                                                                                   |
| Start Point Pin Primitive | RAMB18E2/CLKARDCLK                                                                                                  |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[39]                                                                                              |
| Start Point Pin           | ram_reg_bram_0/CLKARDCLK                                                                                            |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[39]                                                                                         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2  |  3 |  4 |  5 |  6 |  7 |  8  |  9 | 10 | 11 | 12 |
+-----------------+-------------+-----+----+-----+----+----+----+----+----+-----+----+----+----+----+
| ap_clk          | 10.000ns    | 176 | 79 | 311 | 39 | 75 | 27 | 56 | 20 | 112 | 46 | 20 | 15 | 24 |
+-----------------+-------------+-----+----+-----+----+----+----+----+----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


