
7_Reading_Priorities.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004878  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004a18  08004a18  00014a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a88  08004a88  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004a88  08004a88  00014a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a90  08004a90  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a90  08004a90  00014a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a94  08004a94  00014a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a14  20000010  08004aa8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a24  08004aa8  00024a24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a032  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030cd  00000000  00000000  0003a072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a0  00000000  00000000  0003d140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001298  00000000  00000000  0003e4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003980  00000000  00000000  0003f778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016610  00000000  00000000  000430f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098625  00000000  00000000  00059708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f1d2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005300  00000000  00000000  000f1d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004a00 	.word	0x08004a00

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004a00 	.word	0x08004a00

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
	HAL_UART_Transmit(&huart2, (uint8_t* )&ch, 1, 0xFFFFFF);
	return ch;
	}

int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af02      	add	r7, sp, #8

  HAL_Init();
 80004de:	f000 fa4b 	bl	8000978 <HAL_Init>


  SystemClock_Config();
 80004e2:	f000 f867 	bl	80005b4 <SystemClock_Config>
  MX_GPIO_Init();
 80004e6:	f000 f8ed 	bl	80006c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ea:	f000 f8c1 	bl	8000670 <MX_USART2_UART_Init>
  /*
   * printf won't work sometimes if you didn't enable newlib for RTOS
   * */

  xTaskCreate(vBlueLEDControllerTask,"Blue LED Controller", 100, NULL, 1, &blue_task);
 80004ee:	4b10      	ldr	r3, [pc, #64]	; (8000530 <main+0x58>)
 80004f0:	9301      	str	r3, [sp, #4]
 80004f2:	2301      	movs	r3, #1
 80004f4:	9300      	str	r3, [sp, #0]
 80004f6:	2300      	movs	r3, #0
 80004f8:	2264      	movs	r2, #100	; 0x64
 80004fa:	490e      	ldr	r1, [pc, #56]	; (8000534 <main+0x5c>)
 80004fc:	480e      	ldr	r0, [pc, #56]	; (8000538 <main+0x60>)
 80004fe:	f002 fc34 	bl	8002d6a <xTaskCreate>
  xTaskCreate(vRedLEDControllerTask,"Red LED Controller", 100, NULL, 1, &red_handle);
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <main+0x64>)
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	2300      	movs	r3, #0
 800050c:	2264      	movs	r2, #100	; 0x64
 800050e:	490c      	ldr	r1, [pc, #48]	; (8000540 <main+0x68>)
 8000510:	480c      	ldr	r0, [pc, #48]	; (8000544 <main+0x6c>)
 8000512:	f002 fc2a 	bl	8002d6a <xTaskCreate>
  xTaskCreate(vGreenLEDControllerTask,"Green LED Controller", 100, NULL, 1, &green_handle);
 8000516:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <main+0x70>)
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2300      	movs	r3, #0
 8000520:	2264      	movs	r2, #100	; 0x64
 8000522:	490a      	ldr	r1, [pc, #40]	; (800054c <main+0x74>)
 8000524:	480a      	ldr	r0, [pc, #40]	; (8000550 <main+0x78>)
 8000526:	f002 fc20 	bl	8002d6a <xTaskCreate>

  vTaskStartScheduler();
 800052a:	f002 fd7d 	bl	8003028 <vTaskStartScheduler>


  while (1)
 800052e:	e7fe      	b.n	800052e <main+0x56>
 8000530:	20004938 	.word	0x20004938
 8000534:	08004a18 	.word	0x08004a18
 8000538:	08000555 	.word	0x08000555
 800053c:	20004940 	.word	0x20004940
 8000540:	08004a2c 	.word	0x08004a2c
 8000544:	0800056d 	.word	0x0800056d
 8000548:	20004994 	.word	0x20004994
 800054c:	08004a40 	.word	0x08004a40
 8000550:	0800059d 	.word	0x0800059d

08000554 <vBlueLEDControllerTask>:
}



void vBlueLEDControllerTask(void *pvParameters)
	{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]

	while(1)
		{
		blueTaskProfiler++;
 800055c:	4b02      	ldr	r3, [pc, #8]	; (8000568 <vBlueLEDControllerTask+0x14>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	3301      	adds	r3, #1
 8000562:	4a01      	ldr	r2, [pc, #4]	; (8000568 <vBlueLEDControllerTask+0x14>)
 8000564:	6013      	str	r3, [r2, #0]
 8000566:	e7f9      	b.n	800055c <vBlueLEDControllerTask+0x8>
 8000568:	20004990 	.word	0x20004990

0800056c <vRedLEDControllerTask>:
		}

	}

void vRedLEDControllerTask(void *pvParameters)
	{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]

	while(1)
		{

		redTaskProfiler++;
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <vRedLEDControllerTask+0x24>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	3301      	adds	r3, #1
 800057a:	4a05      	ldr	r2, [pc, #20]	; (8000590 <vRedLEDControllerTask+0x24>)
 800057c:	6013      	str	r3, [r2, #0]
		green_priority=uxTaskPriorityGet(green_handle);
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <vRedLEDControllerTask+0x28>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4618      	mov	r0, r3
 8000584:	f002 fd36 	bl	8002ff4 <uxTaskPriorityGet>
 8000588:	4603      	mov	r3, r0
 800058a:	4a03      	ldr	r2, [pc, #12]	; (8000598 <vRedLEDControllerTask+0x2c>)
 800058c:	6013      	str	r3, [r2, #0]
		redTaskProfiler++;
 800058e:	e7f1      	b.n	8000574 <vRedLEDControllerTask+0x8>
 8000590:	2000493c 	.word	0x2000493c
 8000594:	20004994 	.word	0x20004994
 8000598:	20004948 	.word	0x20004948

0800059c <vGreenLEDControllerTask>:
		}

	}

void vGreenLEDControllerTask(void *pvParameters)
	{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

	while(1)
		{

		greenTaskProfiler++;
 80005a4:	4b02      	ldr	r3, [pc, #8]	; (80005b0 <vGreenLEDControllerTask+0x14>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	3301      	adds	r3, #1
 80005aa:	4a01      	ldr	r2, [pc, #4]	; (80005b0 <vGreenLEDControllerTask+0x14>)
 80005ac:	6013      	str	r3, [r2, #0]
 80005ae:	e7f9      	b.n	80005a4 <vGreenLEDControllerTask+0x8>
 80005b0:	20004944 	.word	0x20004944

080005b4 <SystemClock_Config>:

	}


void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b094      	sub	sp, #80	; 0x50
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0320 	add.w	r3, r7, #32
 80005be:	2230      	movs	r2, #48	; 0x30
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f004 fa14 	bl	80049f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	f107 030c 	add.w	r3, r7, #12
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
 80005d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d8:	2300      	movs	r3, #0
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	4b22      	ldr	r3, [pc, #136]	; (8000668 <SystemClock_Config+0xb4>)
 80005de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e0:	4a21      	ldr	r2, [pc, #132]	; (8000668 <SystemClock_Config+0xb4>)
 80005e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005e6:	6413      	str	r3, [r2, #64]	; 0x40
 80005e8:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <SystemClock_Config+0xb4>)
 80005ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f4:	2300      	movs	r3, #0
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	4b1c      	ldr	r3, [pc, #112]	; (800066c <SystemClock_Config+0xb8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a1b      	ldr	r2, [pc, #108]	; (800066c <SystemClock_Config+0xb8>)
 80005fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000602:	6013      	str	r3, [r2, #0]
 8000604:	4b19      	ldr	r3, [pc, #100]	; (800066c <SystemClock_Config+0xb8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800060c:	607b      	str	r3, [r7, #4]
 800060e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000610:	2302      	movs	r3, #2
 8000612:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000614:	2301      	movs	r3, #1
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000618:	2310      	movs	r3, #16
 800061a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800061c:	2300      	movs	r3, #0
 800061e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000620:	f107 0320 	add.w	r3, r7, #32
 8000624:	4618      	mov	r0, r3
 8000626:	f000 fc4f 	bl	8000ec8 <HAL_RCC_OscConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000630:	f000 f874 	bl	800071c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000634:	230f      	movs	r3, #15
 8000636:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000638:	2300      	movs	r3, #0
 800063a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000648:	f107 030c 	add.w	r3, r7, #12
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f000 feb2 	bl	80013b8 <HAL_RCC_ClockConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800065a:	f000 f85f 	bl	800071c <Error_Handler>
  }
}
 800065e:	bf00      	nop
 8000660:	3750      	adds	r7, #80	; 0x50
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40023800 	.word	0x40023800
 800066c:	40007000 	.word	0x40007000

08000670 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000676:	4a12      	ldr	r2, [pc, #72]	; (80006c0 <MX_USART2_UART_Init+0x50>)
 8000678:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800067a:	4b10      	ldr	r3, [pc, #64]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800067c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000680:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000696:	220c      	movs	r2, #12
 8000698:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a6:	4805      	ldr	r0, [pc, #20]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 80006a8:	f001 fb08 	bl	8001cbc <HAL_UART_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006b2:	f000 f833 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	2000494c 	.word	0x2000494c
 80006c0:	40004400 	.word	0x40004400

080006c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_GPIO_Init+0x30>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a08      	ldr	r2, [pc, #32]	; (80006f4 <MX_GPIO_Init+0x30>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_GPIO_Init+0x30>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]

}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800

080006f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a04      	ldr	r2, [pc, #16]	; (8000718 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d101      	bne.n	800070e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800070a:	f000 f957 	bl	80009bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40014800 	.word	0x40014800

0800071c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000720:	b672      	cpsid	i
}
 8000722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000724:	e7fe      	b.n	8000724 <Error_Handler+0x8>
	...

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <HAL_MspInit+0x54>)
 8000734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000736:	4a11      	ldr	r2, [pc, #68]	; (800077c <HAL_MspInit+0x54>)
 8000738:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073c:	6453      	str	r3, [r2, #68]	; 0x44
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <HAL_MspInit+0x54>)
 8000740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000742:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	603b      	str	r3, [r7, #0]
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <HAL_MspInit+0x54>)
 8000750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000752:	4a0a      	ldr	r2, [pc, #40]	; (800077c <HAL_MspInit+0x54>)
 8000754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000758:	6413      	str	r3, [r2, #64]	; 0x40
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <HAL_MspInit+0x54>)
 800075c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000766:	2200      	movs	r2, #0
 8000768:	210f      	movs	r1, #15
 800076a:	f06f 0001 	mvn.w	r0, #1
 800076e:	f000 f9fd 	bl	8000b6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800

08000780 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a19      	ldr	r2, [pc, #100]	; (8000804 <HAL_UART_MspInit+0x84>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d12b      	bne.n	80007fa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	4a17      	ldr	r2, [pc, #92]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b0:	6413      	str	r3, [r2, #64]	; 0x40
 80007b2:	4b15      	ldr	r3, [pc, #84]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a10      	ldr	r2, [pc, #64]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_UART_MspInit+0x88>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007da:	230c      	movs	r3, #12
 80007dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007de:	2302      	movs	r3, #2
 80007e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e6:	2303      	movs	r3, #3
 80007e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007ea:	2307      	movs	r3, #7
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	4805      	ldr	r0, [pc, #20]	; (800080c <HAL_UART_MspInit+0x8c>)
 80007f6:	f000 f9e3 	bl	8000bc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007fa:	bf00      	nop
 80007fc:	3728      	adds	r7, #40	; 0x28
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40004400 	.word	0x40004400
 8000808:	40023800 	.word	0x40023800
 800080c:	40020000 	.word	0x40020000

08000810 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 8000820:	2200      	movs	r2, #0
 8000822:	6879      	ldr	r1, [r7, #4]
 8000824:	201a      	movs	r0, #26
 8000826:	f000 f9a1 	bl	8000b6c <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800082a:	201a      	movs	r0, #26
 800082c:	f000 f9ba 	bl	8000ba4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4b1e      	ldr	r3, [pc, #120]	; (80008b0 <HAL_InitTick+0xa0>)
 8000836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000838:	4a1d      	ldr	r2, [pc, #116]	; (80008b0 <HAL_InitTick+0xa0>)
 800083a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800083e:	6453      	str	r3, [r2, #68]	; 0x44
 8000840:	4b1b      	ldr	r3, [pc, #108]	; (80008b0 <HAL_InitTick+0xa0>)
 8000842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000844:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800084c:	f107 0210 	add.w	r2, r7, #16
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	4611      	mov	r1, r2
 8000856:	4618      	mov	r0, r3
 8000858:	f000 ff7e 	bl	8001758 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800085c:	f000 ff68 	bl	8001730 <HAL_RCC_GetPCLK2Freq>
 8000860:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000864:	4a13      	ldr	r2, [pc, #76]	; (80008b4 <HAL_InitTick+0xa4>)
 8000866:	fba2 2303 	umull	r2, r3, r2, r3
 800086a:	0c9b      	lsrs	r3, r3, #18
 800086c:	3b01      	subs	r3, #1
 800086e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <HAL_InitTick+0xa8>)
 8000872:	4a12      	ldr	r2, [pc, #72]	; (80008bc <HAL_InitTick+0xac>)
 8000874:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <HAL_InitTick+0xa8>)
 8000878:	f240 32e7 	movw	r2, #999	; 0x3e7
 800087c:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_InitTick+0xa8>)
 8000880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000882:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_InitTick+0xa8>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <HAL_InitTick+0xa8>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8000890:	4809      	ldr	r0, [pc, #36]	; (80008b8 <HAL_InitTick+0xa8>)
 8000892:	f000 ff93 	bl	80017bc <HAL_TIM_Base_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d104      	bne.n	80008a6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 800089c:	4806      	ldr	r0, [pc, #24]	; (80008b8 <HAL_InitTick+0xa8>)
 800089e:	f000 ffe7 	bl	8001870 <HAL_TIM_Base_Start_IT>
 80008a2:	4603      	mov	r3, r0
 80008a4:	e000      	b.n	80008a8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3730      	adds	r7, #48	; 0x30
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40023800 	.word	0x40023800
 80008b4:	431bde83 	.word	0x431bde83
 80008b8:	20004998 	.word	0x20004998
 80008bc:	40014800 	.word	0x40014800

080008c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <NMI_Handler+0x4>

080008c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ca:	e7fe      	b.n	80008ca <HardFault_Handler+0x4>

080008cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <MemManage_Handler+0x4>

080008d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d6:	e7fe      	b.n	80008d6 <BusFault_Handler+0x4>

080008d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <UsageFault_Handler+0x4>

080008de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80008f0:	4802      	ldr	r0, [pc, #8]	; (80008fc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80008f2:	f001 f81f 	bl	8001934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20004998 	.word	0x20004998

08000900 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <SystemInit+0x20>)
 8000906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800090a:	4a05      	ldr	r2, [pc, #20]	; (8000920 <SystemInit+0x20>)
 800090c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000910:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	e000ed00 	.word	0xe000ed00

08000924 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000924:	f8df d034 	ldr.w	sp, [pc, #52]	; 800095c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000928:	480d      	ldr	r0, [pc, #52]	; (8000960 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800092a:	490e      	ldr	r1, [pc, #56]	; (8000964 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800092c:	4a0e      	ldr	r2, [pc, #56]	; (8000968 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000930:	e002      	b.n	8000938 <LoopCopyDataInit>

08000932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000936:	3304      	adds	r3, #4

08000938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800093a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800093c:	d3f9      	bcc.n	8000932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800093e:	4a0b      	ldr	r2, [pc, #44]	; (800096c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000940:	4c0b      	ldr	r4, [pc, #44]	; (8000970 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000944:	e001      	b.n	800094a <LoopFillZerobss>

08000946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000948:	3204      	adds	r2, #4

0800094a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800094a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800094c:	d3fb      	bcc.n	8000946 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800094e:	f7ff ffd7 	bl	8000900 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000952:	f004 f81b 	bl	800498c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000956:	f7ff fdbf 	bl	80004d8 <main>
  bx  lr    
 800095a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800095c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000964:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000968:	08004a98 	.word	0x08004a98
  ldr r2, =_sbss
 800096c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000970:	20004a24 	.word	0x20004a24

08000974 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000974:	e7fe      	b.n	8000974 <ADC_IRQHandler>
	...

08000978 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800097c:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <HAL_Init+0x40>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a0d      	ldr	r2, [pc, #52]	; (80009b8 <HAL_Init+0x40>)
 8000982:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000986:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000988:	4b0b      	ldr	r3, [pc, #44]	; (80009b8 <HAL_Init+0x40>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a0a      	ldr	r2, [pc, #40]	; (80009b8 <HAL_Init+0x40>)
 800098e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000992:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <HAL_Init+0x40>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a07      	ldr	r2, [pc, #28]	; (80009b8 <HAL_Init+0x40>)
 800099a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800099e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a0:	2003      	movs	r0, #3
 80009a2:	f000 f8d8 	bl	8000b56 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009a6:	200f      	movs	r0, #15
 80009a8:	f7ff ff32 	bl	8000810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009ac:	f7ff febc 	bl	8000728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023c00 	.word	0x40023c00

080009bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_IncTick+0x20>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <HAL_IncTick+0x24>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a04      	ldr	r2, [pc, #16]	; (80009e0 <HAL_IncTick+0x24>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	20000008 	.word	0x20000008
 80009e0:	200049e0 	.word	0x200049e0

080009e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  return uwTick;
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <HAL_GetTick+0x14>)
 80009ea:	681b      	ldr	r3, [r3, #0]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	200049e0 	.word	0x200049e0

080009fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <__NVIC_SetPriorityGrouping+0x44>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a2e:	4a04      	ldr	r2, [pc, #16]	; (8000a40 <__NVIC_SetPriorityGrouping+0x44>)
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	60d3      	str	r3, [r2, #12]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <__NVIC_GetPriorityGrouping+0x18>)
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	0a1b      	lsrs	r3, r3, #8
 8000a4e:	f003 0307 	and.w	r3, r3, #7
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	db0b      	blt.n	8000a8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	f003 021f 	and.w	r2, r3, #31
 8000a78:	4907      	ldr	r1, [pc, #28]	; (8000a98 <__NVIC_EnableIRQ+0x38>)
 8000a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7e:	095b      	lsrs	r3, r3, #5
 8000a80:	2001      	movs	r0, #1
 8000a82:	fa00 f202 	lsl.w	r2, r0, r2
 8000a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a8a:	bf00      	nop
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	e000e100 	.word	0xe000e100

08000a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	6039      	str	r1, [r7, #0]
 8000aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	db0a      	blt.n	8000ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	490c      	ldr	r1, [pc, #48]	; (8000ae8 <__NVIC_SetPriority+0x4c>)
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	0112      	lsls	r2, r2, #4
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	440b      	add	r3, r1
 8000ac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac4:	e00a      	b.n	8000adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4908      	ldr	r1, [pc, #32]	; (8000aec <__NVIC_SetPriority+0x50>)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	f003 030f 	and.w	r3, r3, #15
 8000ad2:	3b04      	subs	r3, #4
 8000ad4:	0112      	lsls	r2, r2, #4
 8000ad6:	b2d2      	uxtb	r2, r2
 8000ad8:	440b      	add	r3, r1
 8000ada:	761a      	strb	r2, [r3, #24]
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	e000e100 	.word	0xe000e100
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b089      	sub	sp, #36	; 0x24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	60f8      	str	r0, [r7, #12]
 8000af8:	60b9      	str	r1, [r7, #8]
 8000afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	f003 0307 	and.w	r3, r3, #7
 8000b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	f1c3 0307 	rsb	r3, r3, #7
 8000b0a:	2b04      	cmp	r3, #4
 8000b0c:	bf28      	it	cs
 8000b0e:	2304      	movcs	r3, #4
 8000b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	3304      	adds	r3, #4
 8000b16:	2b06      	cmp	r3, #6
 8000b18:	d902      	bls.n	8000b20 <NVIC_EncodePriority+0x30>
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3b03      	subs	r3, #3
 8000b1e:	e000      	b.n	8000b22 <NVIC_EncodePriority+0x32>
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2e:	43da      	mvns	r2, r3
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	401a      	ands	r2, r3
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b42:	43d9      	mvns	r1, r3
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b48:	4313      	orrs	r3, r2
         );
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3724      	adds	r7, #36	; 0x24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b082      	sub	sp, #8
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f7ff ff4c 	bl	80009fc <__NVIC_SetPriorityGrouping>
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
 8000b78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b7e:	f7ff ff61 	bl	8000a44 <__NVIC_GetPriorityGrouping>
 8000b82:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	68b9      	ldr	r1, [r7, #8]
 8000b88:	6978      	ldr	r0, [r7, #20]
 8000b8a:	f7ff ffb1 	bl	8000af0 <NVIC_EncodePriority>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b94:	4611      	mov	r1, r2
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff ff80 	bl	8000a9c <__NVIC_SetPriority>
}
 8000b9c:	bf00      	nop
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ff54 	bl	8000a60 <__NVIC_EnableIRQ>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b089      	sub	sp, #36	; 0x24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
 8000bda:	e159      	b.n	8000e90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bdc:	2201      	movs	r2, #1
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f040 8148 	bne.w	8000e8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f003 0303 	and.w	r3, r3, #3
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d005      	beq.n	8000c12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d130      	bne.n	8000c74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c18:	69fb      	ldr	r3, [r7, #28]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	69ba      	ldr	r2, [r7, #24]
 8000c26:	4013      	ands	r3, r2
 8000c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	68da      	ldr	r2, [r3, #12]
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	fa02 f303 	lsl.w	r3, r2, r3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	43db      	mvns	r3, r3
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	4013      	ands	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	091b      	lsrs	r3, r3, #4
 8000c5e:	f003 0201 	and.w	r2, r3, #1
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f003 0303 	and.w	r3, r3, #3
 8000c7c:	2b03      	cmp	r3, #3
 8000c7e:	d017      	beq.n	8000cb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	43db      	mvns	r3, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	689a      	ldr	r2, [r3, #8]
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d123      	bne.n	8000d04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	08da      	lsrs	r2, r3, #3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3208      	adds	r2, #8
 8000cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	f003 0307 	and.w	r3, r3, #7
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	220f      	movs	r2, #15
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	691a      	ldr	r2, [r3, #16]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	08da      	lsrs	r2, r3, #3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3208      	adds	r2, #8
 8000cfe:	69b9      	ldr	r1, [r7, #24]
 8000d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	2203      	movs	r2, #3
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	43db      	mvns	r3, r3
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f003 0203 	and.w	r2, r3, #3
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 80a2 	beq.w	8000e8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b57      	ldr	r3, [pc, #348]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4e:	4a56      	ldr	r2, [pc, #344]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d54:	6453      	str	r3, [r2, #68]	; 0x44
 8000d56:	4b54      	ldr	r3, [pc, #336]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d62:	4a52      	ldr	r2, [pc, #328]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	089b      	lsrs	r3, r3, #2
 8000d68:	3302      	adds	r3, #2
 8000d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	220f      	movs	r2, #15
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	69ba      	ldr	r2, [r7, #24]
 8000d82:	4013      	ands	r3, r2
 8000d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a49      	ldr	r2, [pc, #292]	; (8000eb0 <HAL_GPIO_Init+0x2f0>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d019      	beq.n	8000dc2 <HAL_GPIO_Init+0x202>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a48      	ldr	r2, [pc, #288]	; (8000eb4 <HAL_GPIO_Init+0x2f4>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d013      	beq.n	8000dbe <HAL_GPIO_Init+0x1fe>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a47      	ldr	r2, [pc, #284]	; (8000eb8 <HAL_GPIO_Init+0x2f8>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d00d      	beq.n	8000dba <HAL_GPIO_Init+0x1fa>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a46      	ldr	r2, [pc, #280]	; (8000ebc <HAL_GPIO_Init+0x2fc>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d007      	beq.n	8000db6 <HAL_GPIO_Init+0x1f6>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a45      	ldr	r2, [pc, #276]	; (8000ec0 <HAL_GPIO_Init+0x300>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d101      	bne.n	8000db2 <HAL_GPIO_Init+0x1f2>
 8000dae:	2304      	movs	r3, #4
 8000db0:	e008      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000db2:	2307      	movs	r3, #7
 8000db4:	e006      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000db6:	2303      	movs	r3, #3
 8000db8:	e004      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dba:	2302      	movs	r3, #2
 8000dbc:	e002      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e000      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	69fa      	ldr	r2, [r7, #28]
 8000dc6:	f002 0203 	and.w	r2, r2, #3
 8000dca:	0092      	lsls	r2, r2, #2
 8000dcc:	4093      	lsls	r3, r2
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dd4:	4935      	ldr	r1, [pc, #212]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	3302      	adds	r3, #2
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000de2:	4b38      	ldr	r3, [pc, #224]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d003      	beq.n	8000e06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e06:	4a2f      	ldr	r2, [pc, #188]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d003      	beq.n	8000e30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e30:	4a24      	ldr	r2, [pc, #144]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e36:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4013      	ands	r3, r2
 8000e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e5a:	4a1a      	ldr	r2, [pc, #104]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e60:	4b18      	ldr	r3, [pc, #96]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e84:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	61fb      	str	r3, [r7, #28]
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b0f      	cmp	r3, #15
 8000e94:	f67f aea2 	bls.w	8000bdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40013800 	.word	0x40013800
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	40020800 	.word	0x40020800
 8000ebc:	40020c00 	.word	0x40020c00
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40013c00 	.word	0x40013c00

08000ec8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d101      	bne.n	8000eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e264      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d075      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ee6:	4ba3      	ldr	r3, [pc, #652]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	d00c      	beq.n	8000f0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ef2:	4ba0      	ldr	r3, [pc, #640]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d112      	bne.n	8000f24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000efe:	4b9d      	ldr	r3, [pc, #628]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f0a:	d10b      	bne.n	8000f24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0c:	4b99      	ldr	r3, [pc, #612]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d05b      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x108>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d157      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	e23f      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f2c:	d106      	bne.n	8000f3c <HAL_RCC_OscConfig+0x74>
 8000f2e:	4b91      	ldr	r3, [pc, #580]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a90      	ldr	r2, [pc, #576]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	e01d      	b.n	8000f78 <HAL_RCC_OscConfig+0xb0>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f44:	d10c      	bne.n	8000f60 <HAL_RCC_OscConfig+0x98>
 8000f46:	4b8b      	ldr	r3, [pc, #556]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a8a      	ldr	r2, [pc, #552]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f50:	6013      	str	r3, [r2, #0]
 8000f52:	4b88      	ldr	r3, [pc, #544]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a87      	ldr	r2, [pc, #540]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f5c:	6013      	str	r3, [r2, #0]
 8000f5e:	e00b      	b.n	8000f78 <HAL_RCC_OscConfig+0xb0>
 8000f60:	4b84      	ldr	r3, [pc, #528]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a83      	ldr	r2, [pc, #524]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4b81      	ldr	r3, [pc, #516]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a80      	ldr	r2, [pc, #512]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d013      	beq.n	8000fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f80:	f7ff fd30 	bl	80009e4 <HAL_GetTick>
 8000f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f86:	e008      	b.n	8000f9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f88:	f7ff fd2c 	bl	80009e4 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b64      	cmp	r3, #100	; 0x64
 8000f94:	d901      	bls.n	8000f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f96:	2303      	movs	r3, #3
 8000f98:	e204      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9a:	4b76      	ldr	r3, [pc, #472]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d0f0      	beq.n	8000f88 <HAL_RCC_OscConfig+0xc0>
 8000fa6:	e014      	b.n	8000fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa8:	f7ff fd1c 	bl	80009e4 <HAL_GetTick>
 8000fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fae:	e008      	b.n	8000fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fb0:	f7ff fd18 	bl	80009e4 <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b64      	cmp	r3, #100	; 0x64
 8000fbc:	d901      	bls.n	8000fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e1f0      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc2:	4b6c      	ldr	r3, [pc, #432]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1f0      	bne.n	8000fb0 <HAL_RCC_OscConfig+0xe8>
 8000fce:	e000      	b.n	8000fd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d063      	beq.n	80010a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fde:	4b65      	ldr	r3, [pc, #404]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	f003 030c 	and.w	r3, r3, #12
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d00b      	beq.n	8001002 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000fea:	4b62      	ldr	r3, [pc, #392]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ff2:	2b08      	cmp	r3, #8
 8000ff4:	d11c      	bne.n	8001030 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ff6:	4b5f      	ldr	r3, [pc, #380]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d116      	bne.n	8001030 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001002:	4b5c      	ldr	r3, [pc, #368]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d005      	beq.n	800101a <HAL_RCC_OscConfig+0x152>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d001      	beq.n	800101a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e1c4      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800101a:	4b56      	ldr	r3, [pc, #344]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	691b      	ldr	r3, [r3, #16]
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	4952      	ldr	r1, [pc, #328]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800102a:	4313      	orrs	r3, r2
 800102c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800102e:	e03a      	b.n	80010a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d020      	beq.n	800107a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001038:	4b4f      	ldr	r3, [pc, #316]	; (8001178 <HAL_RCC_OscConfig+0x2b0>)
 800103a:	2201      	movs	r2, #1
 800103c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103e:	f7ff fcd1 	bl	80009e4 <HAL_GetTick>
 8001042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001046:	f7ff fccd 	bl	80009e4 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e1a5      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001058:	4b46      	ldr	r3, [pc, #280]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d0f0      	beq.n	8001046 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001064:	4b43      	ldr	r3, [pc, #268]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	691b      	ldr	r3, [r3, #16]
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4940      	ldr	r1, [pc, #256]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001074:	4313      	orrs	r3, r2
 8001076:	600b      	str	r3, [r1, #0]
 8001078:	e015      	b.n	80010a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800107a:	4b3f      	ldr	r3, [pc, #252]	; (8001178 <HAL_RCC_OscConfig+0x2b0>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001080:	f7ff fcb0 	bl	80009e4 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001088:	f7ff fcac 	bl	80009e4 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e184      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800109a:	4b36      	ldr	r3, [pc, #216]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f0      	bne.n	8001088 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0308 	and.w	r3, r3, #8
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d030      	beq.n	8001114 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d016      	beq.n	80010e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ba:	4b30      	ldr	r3, [pc, #192]	; (800117c <HAL_RCC_OscConfig+0x2b4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010c0:	f7ff fc90 	bl	80009e4 <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010c8:	f7ff fc8c 	bl	80009e4 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e164      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010da:	4b26      	ldr	r3, [pc, #152]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 80010dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f0      	beq.n	80010c8 <HAL_RCC_OscConfig+0x200>
 80010e6:	e015      	b.n	8001114 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010e8:	4b24      	ldr	r3, [pc, #144]	; (800117c <HAL_RCC_OscConfig+0x2b4>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ee:	f7ff fc79 	bl	80009e4 <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010f6:	f7ff fc75 	bl	80009e4 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e14d      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001108:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800110a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f0      	bne.n	80010f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 80a0 	beq.w	8001262 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001122:	2300      	movs	r3, #0
 8001124:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001126:	4b13      	ldr	r3, [pc, #76]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10f      	bne.n	8001152 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001140:	6413      	str	r3, [r2, #64]	; 0x40
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <HAL_RCC_OscConfig+0x2ac>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800114e:	2301      	movs	r3, #1
 8001150:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <HAL_RCC_OscConfig+0x2b8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115a:	2b00      	cmp	r3, #0
 800115c:	d121      	bne.n	80011a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800115e:	4b08      	ldr	r3, [pc, #32]	; (8001180 <HAL_RCC_OscConfig+0x2b8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a07      	ldr	r2, [pc, #28]	; (8001180 <HAL_RCC_OscConfig+0x2b8>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800116a:	f7ff fc3b 	bl	80009e4 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001170:	e011      	b.n	8001196 <HAL_RCC_OscConfig+0x2ce>
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800
 8001178:	42470000 	.word	0x42470000
 800117c:	42470e80 	.word	0x42470e80
 8001180:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001184:	f7ff fc2e 	bl	80009e4 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e106      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001196:	4b85      	ldr	r3, [pc, #532]	; (80013ac <HAL_RCC_OscConfig+0x4e4>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f0      	beq.n	8001184 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d106      	bne.n	80011b8 <HAL_RCC_OscConfig+0x2f0>
 80011aa:	4b81      	ldr	r3, [pc, #516]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ae:	4a80      	ldr	r2, [pc, #512]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6713      	str	r3, [r2, #112]	; 0x70
 80011b6:	e01c      	b.n	80011f2 <HAL_RCC_OscConfig+0x32a>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	2b05      	cmp	r3, #5
 80011be:	d10c      	bne.n	80011da <HAL_RCC_OscConfig+0x312>
 80011c0:	4b7b      	ldr	r3, [pc, #492]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011c4:	4a7a      	ldr	r2, [pc, #488]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011c6:	f043 0304 	orr.w	r3, r3, #4
 80011ca:	6713      	str	r3, [r2, #112]	; 0x70
 80011cc:	4b78      	ldr	r3, [pc, #480]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011d0:	4a77      	ldr	r2, [pc, #476]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6713      	str	r3, [r2, #112]	; 0x70
 80011d8:	e00b      	b.n	80011f2 <HAL_RCC_OscConfig+0x32a>
 80011da:	4b75      	ldr	r3, [pc, #468]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011de:	4a74      	ldr	r2, [pc, #464]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011e0:	f023 0301 	bic.w	r3, r3, #1
 80011e4:	6713      	str	r3, [r2, #112]	; 0x70
 80011e6:	4b72      	ldr	r3, [pc, #456]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ea:	4a71      	ldr	r2, [pc, #452]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80011ec:	f023 0304 	bic.w	r3, r3, #4
 80011f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d015      	beq.n	8001226 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011fa:	f7ff fbf3 	bl	80009e4 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001200:	e00a      	b.n	8001218 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001202:	f7ff fbef 	bl	80009e4 <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001210:	4293      	cmp	r3, r2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e0c5      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001218:	4b65      	ldr	r3, [pc, #404]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 800121a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d0ee      	beq.n	8001202 <HAL_RCC_OscConfig+0x33a>
 8001224:	e014      	b.n	8001250 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001226:	f7ff fbdd 	bl	80009e4 <HAL_GetTick>
 800122a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800122c:	e00a      	b.n	8001244 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800122e:	f7ff fbd9 	bl	80009e4 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	f241 3288 	movw	r2, #5000	; 0x1388
 800123c:	4293      	cmp	r3, r2
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e0af      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001244:	4b5a      	ldr	r3, [pc, #360]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 8001246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d1ee      	bne.n	800122e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d105      	bne.n	8001262 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001256:	4b56      	ldr	r3, [pc, #344]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	4a55      	ldr	r2, [pc, #340]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 800125c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001260:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 809b 	beq.w	80013a2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800126c:	4b50      	ldr	r3, [pc, #320]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	2b08      	cmp	r3, #8
 8001276:	d05c      	beq.n	8001332 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	2b02      	cmp	r3, #2
 800127e:	d141      	bne.n	8001304 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001280:	4b4c      	ldr	r3, [pc, #304]	; (80013b4 <HAL_RCC_OscConfig+0x4ec>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001286:	f7ff fbad 	bl	80009e4 <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128e:	f7ff fba9 	bl	80009e4 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e081      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012a0:	4b43      	ldr	r3, [pc, #268]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d1f0      	bne.n	800128e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69da      	ldr	r2, [r3, #28]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ba:	019b      	lsls	r3, r3, #6
 80012bc:	431a      	orrs	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c2:	085b      	lsrs	r3, r3, #1
 80012c4:	3b01      	subs	r3, #1
 80012c6:	041b      	lsls	r3, r3, #16
 80012c8:	431a      	orrs	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ce:	061b      	lsls	r3, r3, #24
 80012d0:	4937      	ldr	r1, [pc, #220]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012d6:	4b37      	ldr	r3, [pc, #220]	; (80013b4 <HAL_RCC_OscConfig+0x4ec>)
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012dc:	f7ff fb82 	bl	80009e4 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e4:	f7ff fb7e 	bl	80009e4 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e056      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012f6:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x41c>
 8001302:	e04e      	b.n	80013a2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001304:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <HAL_RCC_OscConfig+0x4ec>)
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130a:	f7ff fb6b 	bl	80009e4 <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001312:	f7ff fb67 	bl	80009e4 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e03f      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001324:	4b22      	ldr	r3, [pc, #136]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1f0      	bne.n	8001312 <HAL_RCC_OscConfig+0x44a>
 8001330:	e037      	b.n	80013a2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d101      	bne.n	800133e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e032      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800133e:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <HAL_RCC_OscConfig+0x4e8>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d028      	beq.n	800139e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001356:	429a      	cmp	r2, r3
 8001358:	d121      	bne.n	800139e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001364:	429a      	cmp	r2, r3
 8001366:	d11a      	bne.n	800139e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800136e:	4013      	ands	r3, r2
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001374:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001376:	4293      	cmp	r3, r2
 8001378:	d111      	bne.n	800139e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001384:	085b      	lsrs	r3, r3, #1
 8001386:	3b01      	subs	r3, #1
 8001388:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800138a:	429a      	cmp	r2, r3
 800138c:	d107      	bne.n	800139e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001398:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800139a:	429a      	cmp	r2, r3
 800139c:	d001      	beq.n	80013a2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e000      	b.n	80013a4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40007000 	.word	0x40007000
 80013b0:	40023800 	.word	0x40023800
 80013b4:	42470060 	.word	0x42470060

080013b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e0cc      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013cc:	4b68      	ldr	r3, [pc, #416]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d90c      	bls.n	80013f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013da:	4b65      	ldr	r3, [pc, #404]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e2:	4b63      	ldr	r3, [pc, #396]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d001      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e0b8      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d020      	beq.n	8001442 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800140c:	4b59      	ldr	r3, [pc, #356]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	4a58      	ldr	r2, [pc, #352]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001412:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001416:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0308 	and.w	r3, r3, #8
 8001420:	2b00      	cmp	r3, #0
 8001422:	d005      	beq.n	8001430 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001424:	4b53      	ldr	r3, [pc, #332]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	4a52      	ldr	r2, [pc, #328]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800142e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001430:	4b50      	ldr	r3, [pc, #320]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	494d      	ldr	r1, [pc, #308]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800143e:	4313      	orrs	r3, r2
 8001440:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	2b00      	cmp	r3, #0
 800144c:	d044      	beq.n	80014d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001456:	4b47      	ldr	r3, [pc, #284]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d119      	bne.n	8001496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e07f      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b02      	cmp	r3, #2
 800146c:	d003      	beq.n	8001476 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001472:	2b03      	cmp	r3, #3
 8001474:	d107      	bne.n	8001486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d109      	bne.n	8001496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e06f      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001486:	4b3b      	ldr	r3, [pc, #236]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e067      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001496:	4b37      	ldr	r3, [pc, #220]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f023 0203 	bic.w	r2, r3, #3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	4934      	ldr	r1, [pc, #208]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 80014a4:	4313      	orrs	r3, r2
 80014a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014a8:	f7ff fa9c 	bl	80009e4 <HAL_GetTick>
 80014ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ae:	e00a      	b.n	80014c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014b0:	f7ff fa98 	bl	80009e4 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80014be:	4293      	cmp	r3, r2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e04f      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014c6:	4b2b      	ldr	r3, [pc, #172]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f003 020c 	and.w	r2, r3, #12
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d1eb      	bne.n	80014b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014d8:	4b25      	ldr	r3, [pc, #148]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0307 	and.w	r3, r3, #7
 80014e0:	683a      	ldr	r2, [r7, #0]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d20c      	bcs.n	8001500 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e6:	4b22      	ldr	r3, [pc, #136]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ee:	4b20      	ldr	r3, [pc, #128]	; (8001570 <HAL_RCC_ClockConfig+0x1b8>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d001      	beq.n	8001500 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e032      	b.n	8001566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d008      	beq.n	800151e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4916      	ldr	r1, [pc, #88]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800151a:	4313      	orrs	r3, r2
 800151c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0308 	and.w	r3, r3, #8
 8001526:	2b00      	cmp	r3, #0
 8001528:	d009      	beq.n	800153e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800152a:	4b12      	ldr	r3, [pc, #72]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	490e      	ldr	r1, [pc, #56]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 800153a:	4313      	orrs	r3, r2
 800153c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800153e:	f000 f821 	bl	8001584 <HAL_RCC_GetSysClockFreq>
 8001542:	4602      	mov	r2, r0
 8001544:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <HAL_RCC_ClockConfig+0x1bc>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	091b      	lsrs	r3, r3, #4
 800154a:	f003 030f 	and.w	r3, r3, #15
 800154e:	490a      	ldr	r1, [pc, #40]	; (8001578 <HAL_RCC_ClockConfig+0x1c0>)
 8001550:	5ccb      	ldrb	r3, [r1, r3]
 8001552:	fa22 f303 	lsr.w	r3, r2, r3
 8001556:	4a09      	ldr	r2, [pc, #36]	; (800157c <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_RCC_ClockConfig+0x1c8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff f956 	bl	8000810 <HAL_InitTick>

  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023c00 	.word	0x40023c00
 8001574:	40023800 	.word	0x40023800
 8001578:	08004a70 	.word	0x08004a70
 800157c:	20000000 	.word	0x20000000
 8001580:	20000004 	.word	0x20000004

08001584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001584:	b5b0      	push	{r4, r5, r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800158a:	2100      	movs	r1, #0
 800158c:	6079      	str	r1, [r7, #4]
 800158e:	2100      	movs	r1, #0
 8001590:	60f9      	str	r1, [r7, #12]
 8001592:	2100      	movs	r1, #0
 8001594:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001596:	2100      	movs	r1, #0
 8001598:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800159a:	4952      	ldr	r1, [pc, #328]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 800159c:	6889      	ldr	r1, [r1, #8]
 800159e:	f001 010c 	and.w	r1, r1, #12
 80015a2:	2908      	cmp	r1, #8
 80015a4:	d00d      	beq.n	80015c2 <HAL_RCC_GetSysClockFreq+0x3e>
 80015a6:	2908      	cmp	r1, #8
 80015a8:	f200 8094 	bhi.w	80016d4 <HAL_RCC_GetSysClockFreq+0x150>
 80015ac:	2900      	cmp	r1, #0
 80015ae:	d002      	beq.n	80015b6 <HAL_RCC_GetSysClockFreq+0x32>
 80015b0:	2904      	cmp	r1, #4
 80015b2:	d003      	beq.n	80015bc <HAL_RCC_GetSysClockFreq+0x38>
 80015b4:	e08e      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015b6:	4b4c      	ldr	r3, [pc, #304]	; (80016e8 <HAL_RCC_GetSysClockFreq+0x164>)
 80015b8:	60bb      	str	r3, [r7, #8]
       break;
 80015ba:	e08e      	b.n	80016da <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015bc:	4b4b      	ldr	r3, [pc, #300]	; (80016ec <HAL_RCC_GetSysClockFreq+0x168>)
 80015be:	60bb      	str	r3, [r7, #8]
      break;
 80015c0:	e08b      	b.n	80016da <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c2:	4948      	ldr	r1, [pc, #288]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 80015c4:	6849      	ldr	r1, [r1, #4]
 80015c6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80015ca:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015cc:	4945      	ldr	r1, [pc, #276]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 80015ce:	6849      	ldr	r1, [r1, #4]
 80015d0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80015d4:	2900      	cmp	r1, #0
 80015d6:	d024      	beq.n	8001622 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d8:	4942      	ldr	r1, [pc, #264]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 80015da:	6849      	ldr	r1, [r1, #4]
 80015dc:	0989      	lsrs	r1, r1, #6
 80015de:	4608      	mov	r0, r1
 80015e0:	f04f 0100 	mov.w	r1, #0
 80015e4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80015e8:	f04f 0500 	mov.w	r5, #0
 80015ec:	ea00 0204 	and.w	r2, r0, r4
 80015f0:	ea01 0305 	and.w	r3, r1, r5
 80015f4:	493d      	ldr	r1, [pc, #244]	; (80016ec <HAL_RCC_GetSysClockFreq+0x168>)
 80015f6:	fb01 f003 	mul.w	r0, r1, r3
 80015fa:	2100      	movs	r1, #0
 80015fc:	fb01 f102 	mul.w	r1, r1, r2
 8001600:	1844      	adds	r4, r0, r1
 8001602:	493a      	ldr	r1, [pc, #232]	; (80016ec <HAL_RCC_GetSysClockFreq+0x168>)
 8001604:	fba2 0101 	umull	r0, r1, r2, r1
 8001608:	1863      	adds	r3, r4, r1
 800160a:	4619      	mov	r1, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	461a      	mov	r2, r3
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	f7fe fde4 	bl	80001e0 <__aeabi_uldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4613      	mov	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	e04a      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001622:	4b30      	ldr	r3, [pc, #192]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	099b      	lsrs	r3, r3, #6
 8001628:	461a      	mov	r2, r3
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001632:	f04f 0100 	mov.w	r1, #0
 8001636:	ea02 0400 	and.w	r4, r2, r0
 800163a:	ea03 0501 	and.w	r5, r3, r1
 800163e:	4620      	mov	r0, r4
 8001640:	4629      	mov	r1, r5
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	014b      	lsls	r3, r1, #5
 800164c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001650:	0142      	lsls	r2, r0, #5
 8001652:	4610      	mov	r0, r2
 8001654:	4619      	mov	r1, r3
 8001656:	1b00      	subs	r0, r0, r4
 8001658:	eb61 0105 	sbc.w	r1, r1, r5
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	018b      	lsls	r3, r1, #6
 8001666:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800166a:	0182      	lsls	r2, r0, #6
 800166c:	1a12      	subs	r2, r2, r0
 800166e:	eb63 0301 	sbc.w	r3, r3, r1
 8001672:	f04f 0000 	mov.w	r0, #0
 8001676:	f04f 0100 	mov.w	r1, #0
 800167a:	00d9      	lsls	r1, r3, #3
 800167c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001680:	00d0      	lsls	r0, r2, #3
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	1912      	adds	r2, r2, r4
 8001688:	eb45 0303 	adc.w	r3, r5, r3
 800168c:	f04f 0000 	mov.w	r0, #0
 8001690:	f04f 0100 	mov.w	r1, #0
 8001694:	0299      	lsls	r1, r3, #10
 8001696:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800169a:	0290      	lsls	r0, r2, #10
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4610      	mov	r0, r2
 80016a2:	4619      	mov	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	461a      	mov	r2, r3
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	f7fe fd98 	bl	80001e0 <__aeabi_uldivmod>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4613      	mov	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016b8:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x160>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	0c1b      	lsrs	r3, r3, #16
 80016be:	f003 0303 	and.w	r3, r3, #3
 80016c2:	3301      	adds	r3, #1
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d0:	60bb      	str	r3, [r7, #8]
      break;
 80016d2:	e002      	b.n	80016da <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016d4:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <HAL_RCC_GetSysClockFreq+0x164>)
 80016d6:	60bb      	str	r3, [r7, #8]
      break;
 80016d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016da:	68bb      	ldr	r3, [r7, #8]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bdb0      	pop	{r4, r5, r7, pc}
 80016e4:	40023800 	.word	0x40023800
 80016e8:	00f42400 	.word	0x00f42400
 80016ec:	017d7840 	.word	0x017d7840

080016f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016f4:	4b03      	ldr	r3, [pc, #12]	; (8001704 <HAL_RCC_GetHCLKFreq+0x14>)
 80016f6:	681b      	ldr	r3, [r3, #0]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000000 	.word	0x20000000

08001708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800170c:	f7ff fff0 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 8001710:	4602      	mov	r2, r0
 8001712:	4b05      	ldr	r3, [pc, #20]	; (8001728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	0a9b      	lsrs	r3, r3, #10
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	4903      	ldr	r1, [pc, #12]	; (800172c <HAL_RCC_GetPCLK1Freq+0x24>)
 800171e:	5ccb      	ldrb	r3, [r1, r3]
 8001720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001724:	4618      	mov	r0, r3
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	08004a80 	.word	0x08004a80

08001730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001734:	f7ff ffdc 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 8001738:	4602      	mov	r2, r0
 800173a:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	0b5b      	lsrs	r3, r3, #13
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	4903      	ldr	r1, [pc, #12]	; (8001754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001746:	5ccb      	ldrb	r3, [r1, r3]
 8001748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800174c:	4618      	mov	r0, r3
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40023800 	.word	0x40023800
 8001754:	08004a80 	.word	0x08004a80

08001758 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	220f      	movs	r2, #15
 8001766:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001768:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <HAL_RCC_GetClockConfig+0x5c>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <HAL_RCC_GetClockConfig+0x5c>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	08db      	lsrs	r3, r3, #3
 8001792:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <HAL_RCC_GetClockConfig+0x60>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0207 	and.w	r2, r3, #7
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	601a      	str	r2, [r3, #0]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40023c00 	.word	0x40023c00

080017bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e041      	b.n	8001852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d106      	bne.n	80017e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f839 	bl	800185a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2202      	movs	r2, #2
 80017ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3304      	adds	r3, #4
 80017f8:	4619      	mov	r1, r3
 80017fa:	4610      	mov	r0, r2
 80017fc:	f000 f9ca 	bl	8001b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2201      	movs	r2, #1
 800183c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2201      	movs	r2, #1
 8001844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2201      	movs	r2, #1
 800184c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
	...

08001870 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b01      	cmp	r3, #1
 8001882:	d001      	beq.n	8001888 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e044      	b.n	8001912 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2202      	movs	r2, #2
 800188c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f042 0201 	orr.w	r2, r2, #1
 800189e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a1e      	ldr	r2, [pc, #120]	; (8001920 <HAL_TIM_Base_Start_IT+0xb0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d018      	beq.n	80018dc <HAL_TIM_Base_Start_IT+0x6c>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b2:	d013      	beq.n	80018dc <HAL_TIM_Base_Start_IT+0x6c>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a1a      	ldr	r2, [pc, #104]	; (8001924 <HAL_TIM_Base_Start_IT+0xb4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00e      	beq.n	80018dc <HAL_TIM_Base_Start_IT+0x6c>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a19      	ldr	r2, [pc, #100]	; (8001928 <HAL_TIM_Base_Start_IT+0xb8>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d009      	beq.n	80018dc <HAL_TIM_Base_Start_IT+0x6c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a17      	ldr	r2, [pc, #92]	; (800192c <HAL_TIM_Base_Start_IT+0xbc>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d004      	beq.n	80018dc <HAL_TIM_Base_Start_IT+0x6c>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a16      	ldr	r2, [pc, #88]	; (8001930 <HAL_TIM_Base_Start_IT+0xc0>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d111      	bne.n	8001900 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d010      	beq.n	8001910 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f042 0201 	orr.w	r2, r2, #1
 80018fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018fe:	e007      	b.n	8001910 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f042 0201 	orr.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40010000 	.word	0x40010000
 8001924:	40000400 	.word	0x40000400
 8001928:	40000800 	.word	0x40000800
 800192c:	40000c00 	.word	0x40000c00
 8001930:	40014000 	.word	0x40014000

08001934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b02      	cmp	r3, #2
 8001948:	d122      	bne.n	8001990 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b02      	cmp	r3, #2
 8001956:	d11b      	bne.n	8001990 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f06f 0202 	mvn.w	r2, #2
 8001960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 f8ee 	bl	8001b58 <HAL_TIM_IC_CaptureCallback>
 800197c:	e005      	b.n	800198a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f8e0 	bl	8001b44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f000 f8f1 	bl	8001b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	691b      	ldr	r3, [r3, #16]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	2b04      	cmp	r3, #4
 800199c:	d122      	bne.n	80019e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b04      	cmp	r3, #4
 80019aa:	d11b      	bne.n	80019e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f06f 0204 	mvn.w	r2, #4
 80019b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2202      	movs	r2, #2
 80019ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 f8c4 	bl	8001b58 <HAL_TIM_IC_CaptureCallback>
 80019d0:	e005      	b.n	80019de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 f8b6 	bl	8001b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f000 f8c7 	bl	8001b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d122      	bne.n	8001a38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d11b      	bne.n	8001a38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f06f 0208 	mvn.w	r2, #8
 8001a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2204      	movs	r2, #4
 8001a0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f000 f89a 	bl	8001b58 <HAL_TIM_IC_CaptureCallback>
 8001a24:	e005      	b.n	8001a32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f88c 	bl	8001b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f89d 	bl	8001b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	f003 0310 	and.w	r3, r3, #16
 8001a42:	2b10      	cmp	r3, #16
 8001a44:	d122      	bne.n	8001a8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	2b10      	cmp	r3, #16
 8001a52:	d11b      	bne.n	8001a8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f06f 0210 	mvn.w	r2, #16
 8001a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2208      	movs	r2, #8
 8001a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 f870 	bl	8001b58 <HAL_TIM_IC_CaptureCallback>
 8001a78:	e005      	b.n	8001a86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f862 	bl	8001b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f000 f873 	bl	8001b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d10e      	bne.n	8001ab8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d107      	bne.n	8001ab8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f06f 0201 	mvn.w	r2, #1
 8001ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7fe fe20 	bl	80006f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac2:	2b80      	cmp	r3, #128	; 0x80
 8001ac4:	d10e      	bne.n	8001ae4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad0:	2b80      	cmp	r3, #128	; 0x80
 8001ad2:	d107      	bne.n	8001ae4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 f8e2 	bl	8001ca8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aee:	2b40      	cmp	r3, #64	; 0x40
 8001af0:	d10e      	bne.n	8001b10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001afc:	2b40      	cmp	r3, #64	; 0x40
 8001afe:	d107      	bne.n	8001b10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f838 	bl	8001b80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	f003 0320 	and.w	r3, r3, #32
 8001b1a:	2b20      	cmp	r3, #32
 8001b1c:	d10e      	bne.n	8001b3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	f003 0320 	and.w	r3, r3, #32
 8001b28:	2b20      	cmp	r3, #32
 8001b2a:	d107      	bne.n	8001b3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f06f 0220 	mvn.w	r2, #32
 8001b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f8ac 	bl	8001c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a34      	ldr	r2, [pc, #208]	; (8001c78 <TIM_Base_SetConfig+0xe4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d00f      	beq.n	8001bcc <TIM_Base_SetConfig+0x38>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb2:	d00b      	beq.n	8001bcc <TIM_Base_SetConfig+0x38>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a31      	ldr	r2, [pc, #196]	; (8001c7c <TIM_Base_SetConfig+0xe8>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d007      	beq.n	8001bcc <TIM_Base_SetConfig+0x38>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a30      	ldr	r2, [pc, #192]	; (8001c80 <TIM_Base_SetConfig+0xec>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d003      	beq.n	8001bcc <TIM_Base_SetConfig+0x38>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a2f      	ldr	r2, [pc, #188]	; (8001c84 <TIM_Base_SetConfig+0xf0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d108      	bne.n	8001bde <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a25      	ldr	r2, [pc, #148]	; (8001c78 <TIM_Base_SetConfig+0xe4>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d01b      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bec:	d017      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a22      	ldr	r2, [pc, #136]	; (8001c7c <TIM_Base_SetConfig+0xe8>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a21      	ldr	r2, [pc, #132]	; (8001c80 <TIM_Base_SetConfig+0xec>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d00f      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a20      	ldr	r2, [pc, #128]	; (8001c84 <TIM_Base_SetConfig+0xf0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d00b      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a1f      	ldr	r2, [pc, #124]	; (8001c88 <TIM_Base_SetConfig+0xf4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d007      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a1e      	ldr	r2, [pc, #120]	; (8001c8c <TIM_Base_SetConfig+0xf8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d003      	beq.n	8001c1e <TIM_Base_SetConfig+0x8a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a1d      	ldr	r2, [pc, #116]	; (8001c90 <TIM_Base_SetConfig+0xfc>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d108      	bne.n	8001c30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a08      	ldr	r2, [pc, #32]	; (8001c78 <TIM_Base_SetConfig+0xe4>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d103      	bne.n	8001c64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	615a      	str	r2, [r3, #20]
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	40010000 	.word	0x40010000
 8001c7c:	40000400 	.word	0x40000400
 8001c80:	40000800 	.word	0x40000800
 8001c84:	40000c00 	.word	0x40000c00
 8001c88:	40014000 	.word	0x40014000
 8001c8c:	40014400 	.word	0x40014400
 8001c90:	40014800 	.word	0x40014800

08001c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e03f      	b.n	8001d4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d106      	bne.n	8001ce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7fe fd4c 	bl	8000780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2224      	movs	r2, #36	; 0x24
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f829 	bl	8001d58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	691a      	ldr	r2, [r3, #16]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	695a      	ldr	r2, [r3, #20]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d5c:	b09f      	sub	sp, #124	; 0x7c
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d6e:	68d9      	ldr	r1, [r3, #12]
 8001d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	ea40 0301 	orr.w	r3, r0, r1
 8001d78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d86:	695b      	ldr	r3, [r3, #20]
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001d92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001d9c:	f021 010c 	bic.w	r1, r1, #12
 8001da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001da6:	430b      	orrs	r3, r1
 8001da8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001db6:	6999      	ldr	r1, [r3, #24]
 8001db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	ea40 0301 	orr.w	r3, r0, r1
 8001dc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4bc5      	ldr	r3, [pc, #788]	; (80020dc <UART_SetConfig+0x384>)
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d004      	beq.n	8001dd6 <UART_SetConfig+0x7e>
 8001dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4bc3      	ldr	r3, [pc, #780]	; (80020e0 <UART_SetConfig+0x388>)
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d103      	bne.n	8001dde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001dd6:	f7ff fcab 	bl	8001730 <HAL_RCC_GetPCLK2Freq>
 8001dda:	6778      	str	r0, [r7, #116]	; 0x74
 8001ddc:	e002      	b.n	8001de4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001dde:	f7ff fc93 	bl	8001708 <HAL_RCC_GetPCLK1Freq>
 8001de2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dec:	f040 80b6 	bne.w	8001f5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001df2:	461c      	mov	r4, r3
 8001df4:	f04f 0500 	mov.w	r5, #0
 8001df8:	4622      	mov	r2, r4
 8001dfa:	462b      	mov	r3, r5
 8001dfc:	1891      	adds	r1, r2, r2
 8001dfe:	6439      	str	r1, [r7, #64]	; 0x40
 8001e00:	415b      	adcs	r3, r3
 8001e02:	647b      	str	r3, [r7, #68]	; 0x44
 8001e04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001e08:	1912      	adds	r2, r2, r4
 8001e0a:	eb45 0303 	adc.w	r3, r5, r3
 8001e0e:	f04f 0000 	mov.w	r0, #0
 8001e12:	f04f 0100 	mov.w	r1, #0
 8001e16:	00d9      	lsls	r1, r3, #3
 8001e18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e1c:	00d0      	lsls	r0, r2, #3
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	1911      	adds	r1, r2, r4
 8001e24:	6639      	str	r1, [r7, #96]	; 0x60
 8001e26:	416b      	adcs	r3, r5
 8001e28:	667b      	str	r3, [r7, #100]	; 0x64
 8001e2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	1891      	adds	r1, r2, r2
 8001e36:	63b9      	str	r1, [r7, #56]	; 0x38
 8001e38:	415b      	adcs	r3, r3
 8001e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001e40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001e44:	f7fe f9cc 	bl	80001e0 <__aeabi_uldivmod>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4ba5      	ldr	r3, [pc, #660]	; (80020e4 <UART_SetConfig+0x38c>)
 8001e4e:	fba3 2302 	umull	r2, r3, r3, r2
 8001e52:	095b      	lsrs	r3, r3, #5
 8001e54:	011e      	lsls	r6, r3, #4
 8001e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e58:	461c      	mov	r4, r3
 8001e5a:	f04f 0500 	mov.w	r5, #0
 8001e5e:	4622      	mov	r2, r4
 8001e60:	462b      	mov	r3, r5
 8001e62:	1891      	adds	r1, r2, r2
 8001e64:	6339      	str	r1, [r7, #48]	; 0x30
 8001e66:	415b      	adcs	r3, r3
 8001e68:	637b      	str	r3, [r7, #52]	; 0x34
 8001e6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e6e:	1912      	adds	r2, r2, r4
 8001e70:	eb45 0303 	adc.w	r3, r5, r3
 8001e74:	f04f 0000 	mov.w	r0, #0
 8001e78:	f04f 0100 	mov.w	r1, #0
 8001e7c:	00d9      	lsls	r1, r3, #3
 8001e7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e82:	00d0      	lsls	r0, r2, #3
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	1911      	adds	r1, r2, r4
 8001e8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8001e8c:	416b      	adcs	r3, r5
 8001e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	461a      	mov	r2, r3
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	1891      	adds	r1, r2, r2
 8001e9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8001e9e:	415b      	adcs	r3, r3
 8001ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ea6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001eaa:	f7fe f999 	bl	80001e0 <__aeabi_uldivmod>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	4b8c      	ldr	r3, [pc, #560]	; (80020e4 <UART_SetConfig+0x38c>)
 8001eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	2164      	movs	r1, #100	; 0x64
 8001ebc:	fb01 f303 	mul.w	r3, r1, r3
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	3332      	adds	r3, #50	; 0x32
 8001ec6:	4a87      	ldr	r2, [pc, #540]	; (80020e4 <UART_SetConfig+0x38c>)
 8001ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ecc:	095b      	lsrs	r3, r3, #5
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001ed4:	441e      	add	r6, r3
 8001ed6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f04f 0100 	mov.w	r1, #0
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	1894      	adds	r4, r2, r2
 8001ee4:	623c      	str	r4, [r7, #32]
 8001ee6:	415b      	adcs	r3, r3
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001eee:	1812      	adds	r2, r2, r0
 8001ef0:	eb41 0303 	adc.w	r3, r1, r3
 8001ef4:	f04f 0400 	mov.w	r4, #0
 8001ef8:	f04f 0500 	mov.w	r5, #0
 8001efc:	00dd      	lsls	r5, r3, #3
 8001efe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f02:	00d4      	lsls	r4, r2, #3
 8001f04:	4622      	mov	r2, r4
 8001f06:	462b      	mov	r3, r5
 8001f08:	1814      	adds	r4, r2, r0
 8001f0a:	653c      	str	r4, [r7, #80]	; 0x50
 8001f0c:	414b      	adcs	r3, r1
 8001f0e:	657b      	str	r3, [r7, #84]	; 0x54
 8001f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	461a      	mov	r2, r3
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	1891      	adds	r1, r2, r2
 8001f1c:	61b9      	str	r1, [r7, #24]
 8001f1e:	415b      	adcs	r3, r3
 8001f20:	61fb      	str	r3, [r7, #28]
 8001f22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001f2a:	f7fe f959 	bl	80001e0 <__aeabi_uldivmod>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	4b6c      	ldr	r3, [pc, #432]	; (80020e4 <UART_SetConfig+0x38c>)
 8001f34:	fba3 1302 	umull	r1, r3, r3, r2
 8001f38:	095b      	lsrs	r3, r3, #5
 8001f3a:	2164      	movs	r1, #100	; 0x64
 8001f3c:	fb01 f303 	mul.w	r3, r1, r3
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	3332      	adds	r3, #50	; 0x32
 8001f46:	4a67      	ldr	r2, [pc, #412]	; (80020e4 <UART_SetConfig+0x38c>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	095b      	lsrs	r3, r3, #5
 8001f4e:	f003 0207 	and.w	r2, r3, #7
 8001f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4432      	add	r2, r6
 8001f58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001f5a:	e0b9      	b.n	80020d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f5e:	461c      	mov	r4, r3
 8001f60:	f04f 0500 	mov.w	r5, #0
 8001f64:	4622      	mov	r2, r4
 8001f66:	462b      	mov	r3, r5
 8001f68:	1891      	adds	r1, r2, r2
 8001f6a:	6139      	str	r1, [r7, #16]
 8001f6c:	415b      	adcs	r3, r3
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f74:	1912      	adds	r2, r2, r4
 8001f76:	eb45 0303 	adc.w	r3, r5, r3
 8001f7a:	f04f 0000 	mov.w	r0, #0
 8001f7e:	f04f 0100 	mov.w	r1, #0
 8001f82:	00d9      	lsls	r1, r3, #3
 8001f84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f88:	00d0      	lsls	r0, r2, #3
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	eb12 0804 	adds.w	r8, r2, r4
 8001f92:	eb43 0905 	adc.w	r9, r3, r5
 8001f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f04f 0100 	mov.w	r1, #0
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	008b      	lsls	r3, r1, #2
 8001faa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001fae:	0082      	lsls	r2, r0, #2
 8001fb0:	4640      	mov	r0, r8
 8001fb2:	4649      	mov	r1, r9
 8001fb4:	f7fe f914 	bl	80001e0 <__aeabi_uldivmod>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4b49      	ldr	r3, [pc, #292]	; (80020e4 <UART_SetConfig+0x38c>)
 8001fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	011e      	lsls	r6, r3, #4
 8001fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f04f 0100 	mov.w	r1, #0
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	1894      	adds	r4, r2, r2
 8001fd4:	60bc      	str	r4, [r7, #8]
 8001fd6:	415b      	adcs	r3, r3
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fde:	1812      	adds	r2, r2, r0
 8001fe0:	eb41 0303 	adc.w	r3, r1, r3
 8001fe4:	f04f 0400 	mov.w	r4, #0
 8001fe8:	f04f 0500 	mov.w	r5, #0
 8001fec:	00dd      	lsls	r5, r3, #3
 8001fee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001ff2:	00d4      	lsls	r4, r2, #3
 8001ff4:	4622      	mov	r2, r4
 8001ff6:	462b      	mov	r3, r5
 8001ff8:	1814      	adds	r4, r2, r0
 8001ffa:	64bc      	str	r4, [r7, #72]	; 0x48
 8001ffc:	414b      	adcs	r3, r1
 8001ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	4618      	mov	r0, r3
 8002006:	f04f 0100 	mov.w	r1, #0
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	f04f 0300 	mov.w	r3, #0
 8002012:	008b      	lsls	r3, r1, #2
 8002014:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002018:	0082      	lsls	r2, r0, #2
 800201a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800201e:	f7fe f8df 	bl	80001e0 <__aeabi_uldivmod>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4b2f      	ldr	r3, [pc, #188]	; (80020e4 <UART_SetConfig+0x38c>)
 8002028:	fba3 1302 	umull	r1, r3, r3, r2
 800202c:	095b      	lsrs	r3, r3, #5
 800202e:	2164      	movs	r1, #100	; 0x64
 8002030:	fb01 f303 	mul.w	r3, r1, r3
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	3332      	adds	r3, #50	; 0x32
 800203a:	4a2a      	ldr	r2, [pc, #168]	; (80020e4 <UART_SetConfig+0x38c>)
 800203c:	fba2 2303 	umull	r2, r3, r2, r3
 8002040:	095b      	lsrs	r3, r3, #5
 8002042:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002046:	441e      	add	r6, r3
 8002048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800204a:	4618      	mov	r0, r3
 800204c:	f04f 0100 	mov.w	r1, #0
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	1894      	adds	r4, r2, r2
 8002056:	603c      	str	r4, [r7, #0]
 8002058:	415b      	adcs	r3, r3
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002060:	1812      	adds	r2, r2, r0
 8002062:	eb41 0303 	adc.w	r3, r1, r3
 8002066:	f04f 0400 	mov.w	r4, #0
 800206a:	f04f 0500 	mov.w	r5, #0
 800206e:	00dd      	lsls	r5, r3, #3
 8002070:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002074:	00d4      	lsls	r4, r2, #3
 8002076:	4622      	mov	r2, r4
 8002078:	462b      	mov	r3, r5
 800207a:	eb12 0a00 	adds.w	sl, r2, r0
 800207e:	eb43 0b01 	adc.w	fp, r3, r1
 8002082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	4618      	mov	r0, r3
 8002088:	f04f 0100 	mov.w	r1, #0
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	f04f 0300 	mov.w	r3, #0
 8002094:	008b      	lsls	r3, r1, #2
 8002096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800209a:	0082      	lsls	r2, r0, #2
 800209c:	4650      	mov	r0, sl
 800209e:	4659      	mov	r1, fp
 80020a0:	f7fe f89e 	bl	80001e0 <__aeabi_uldivmod>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <UART_SetConfig+0x38c>)
 80020aa:	fba3 1302 	umull	r1, r3, r3, r2
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	2164      	movs	r1, #100	; 0x64
 80020b2:	fb01 f303 	mul.w	r3, r1, r3
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	011b      	lsls	r3, r3, #4
 80020ba:	3332      	adds	r3, #50	; 0x32
 80020bc:	4a09      	ldr	r2, [pc, #36]	; (80020e4 <UART_SetConfig+0x38c>)
 80020be:	fba2 2303 	umull	r2, r3, r2, r3
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	f003 020f 	and.w	r2, r3, #15
 80020c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4432      	add	r2, r6
 80020ce:	609a      	str	r2, [r3, #8]
}
 80020d0:	bf00      	nop
 80020d2:	377c      	adds	r7, #124	; 0x7c
 80020d4:	46bd      	mov	sp, r7
 80020d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020da:	bf00      	nop
 80020dc:	40011000 	.word	0x40011000
 80020e0:	40011400 	.word	0x40011400
 80020e4:	51eb851f 	.word	0x51eb851f

080020e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80020ec:	4b05      	ldr	r3, [pc, #20]	; (8002104 <SysTick_Handler+0x1c>)
 80020ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80020f0:	f001 fbe2 	bl	80038b8 <xTaskGetSchedulerState>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d001      	beq.n	80020fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80020fa:	f002 f9cd 	bl	8004498 <xPortSysTickHandler>
  }
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	e000e010 	.word	0xe000e010

08002108 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4a07      	ldr	r2, [pc, #28]	; (8002134 <vApplicationGetIdleTaskMemory+0x2c>)
 8002118:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4a06      	ldr	r2, [pc, #24]	; (8002138 <vApplicationGetIdleTaskMemory+0x30>)
 800211e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2280      	movs	r2, #128	; 0x80
 8002124:	601a      	str	r2, [r3, #0]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	2000002c 	.word	0x2000002c
 8002138:	20000088 	.word	0x20000088

0800213c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4a07      	ldr	r2, [pc, #28]	; (8002168 <vApplicationGetTimerTaskMemory+0x2c>)
 800214c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	4a06      	ldr	r2, [pc, #24]	; (800216c <vApplicationGetTimerTaskMemory+0x30>)
 8002152:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800215a:	601a      	str	r2, [r3, #0]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	20000288 	.word	0x20000288
 800216c:	200002e4 	.word	0x200002e4

08002170 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f103 0208 	add.w	r2, r3, #8
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002188:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f103 0208 	add.w	r2, r3, #8
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f103 0208 	add.w	r2, r3, #8
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021ca:	b480      	push	{r7}
 80021cc:	b085      	sub	sp, #20
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002212:	b480      	push	{r7}
 8002214:	b085      	sub	sp, #20
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002228:	d103      	bne.n	8002232 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	e00c      	b.n	800224c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3308      	adds	r3, #8
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	e002      	b.n	8002240 <vListInsert+0x2e>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	429a      	cmp	r2, r3
 800224a:	d2f6      	bcs.n	800223a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	601a      	str	r2, [r3, #0]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6892      	ldr	r2, [r2, #8]
 800229a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6852      	ldr	r2, [r2, #4]
 80022a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d103      	bne.n	80022b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	1e5a      	subs	r2, r3, #1
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10a      	bne.n	8002302 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80022ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f0:	f383 8811 	msr	BASEPRI, r3
 80022f4:	f3bf 8f6f 	isb	sy
 80022f8:	f3bf 8f4f 	dsb	sy
 80022fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80022fe:	bf00      	nop
 8002300:	e7fe      	b.n	8002300 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002302:	f002 f837 	bl	8004374 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230e:	68f9      	ldr	r1, [r7, #12]
 8002310:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002312:	fb01 f303 	mul.w	r3, r1, r3
 8002316:	441a      	add	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002332:	3b01      	subs	r3, #1
 8002334:	68f9      	ldr	r1, [r7, #12]
 8002336:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002338:	fb01 f303 	mul.w	r3, r1, r3
 800233c:	441a      	add	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	22ff      	movs	r2, #255	; 0xff
 8002346:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	22ff      	movs	r2, #255	; 0xff
 800234e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d114      	bne.n	8002382 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d01a      	beq.n	8002396 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3310      	adds	r3, #16
 8002364:	4618      	mov	r0, r3
 8002366:	f001 f8e9 	bl	800353c <xTaskRemoveFromEventList>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d012      	beq.n	8002396 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <xQueueGenericReset+0xcc>)
 8002372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	f3bf 8f4f 	dsb	sy
 800237c:	f3bf 8f6f 	isb	sy
 8002380:	e009      	b.n	8002396 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	3310      	adds	r3, #16
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fef2 	bl	8002170 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	3324      	adds	r3, #36	; 0x24
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff feed 	bl	8002170 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002396:	f002 f81d 	bl	80043d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800239a:	2301      	movs	r3, #1
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	e000ed04 	.word	0xe000ed04

080023a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08e      	sub	sp, #56	; 0x38
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
 80023b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d10a      	bne.n	80023d2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80023bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c0:	f383 8811 	msr	BASEPRI, r3
 80023c4:	f3bf 8f6f 	isb	sy
 80023c8:	f3bf 8f4f 	dsb	sy
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80023ce:	bf00      	nop
 80023d0:	e7fe      	b.n	80023d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10a      	bne.n	80023ee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80023d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023dc:	f383 8811 	msr	BASEPRI, r3
 80023e0:	f3bf 8f6f 	isb	sy
 80023e4:	f3bf 8f4f 	dsb	sy
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80023ea:	bf00      	nop
 80023ec:	e7fe      	b.n	80023ec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <xQueueGenericCreateStatic+0x52>
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <xQueueGenericCreateStatic+0x56>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <xQueueGenericCreateStatic+0x58>
 80023fe:	2300      	movs	r3, #0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10a      	bne.n	800241a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002408:	f383 8811 	msr	BASEPRI, r3
 800240c:	f3bf 8f6f 	isb	sy
 8002410:	f3bf 8f4f 	dsb	sy
 8002414:	623b      	str	r3, [r7, #32]
}
 8002416:	bf00      	nop
 8002418:	e7fe      	b.n	8002418 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <xQueueGenericCreateStatic+0x7e>
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <xQueueGenericCreateStatic+0x82>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <xQueueGenericCreateStatic+0x84>
 800242a:	2300      	movs	r3, #0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002434:	f383 8811 	msr	BASEPRI, r3
 8002438:	f3bf 8f6f 	isb	sy
 800243c:	f3bf 8f4f 	dsb	sy
 8002440:	61fb      	str	r3, [r7, #28]
}
 8002442:	bf00      	nop
 8002444:	e7fe      	b.n	8002444 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002446:	2350      	movs	r3, #80	; 0x50
 8002448:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2b50      	cmp	r3, #80	; 0x50
 800244e:	d00a      	beq.n	8002466 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002454:	f383 8811 	msr	BASEPRI, r3
 8002458:	f3bf 8f6f 	isb	sy
 800245c:	f3bf 8f4f 	dsb	sy
 8002460:	61bb      	str	r3, [r7, #24]
}
 8002462:	bf00      	nop
 8002464:	e7fe      	b.n	8002464 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002466:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800246c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00d      	beq.n	800248e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800247a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800247e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	4613      	mov	r3, r2
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	68b9      	ldr	r1, [r7, #8]
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 f805 	bl	8002498 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002490:	4618      	mov	r0, r3
 8002492:	3730      	adds	r7, #48	; 0x30
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d103      	bne.n	80024b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	e002      	b.n	80024ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80024c6:	2101      	movs	r1, #1
 80024c8:	69b8      	ldr	r0, [r7, #24]
 80024ca:	f7ff ff05 	bl	80022d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08e      	sub	sp, #56	; 0x38
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80024ee:	2300      	movs	r3, #0
 80024f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10a      	bne.n	8002512 <xQueueGenericSend+0x32>
	__asm volatile
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800250e:	bf00      	nop
 8002510:	e7fe      	b.n	8002510 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d103      	bne.n	8002520 <xQueueGenericSend+0x40>
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <xQueueGenericSend+0x44>
 8002520:	2301      	movs	r3, #1
 8002522:	e000      	b.n	8002526 <xQueueGenericSend+0x46>
 8002524:	2300      	movs	r3, #0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10a      	bne.n	8002540 <xQueueGenericSend+0x60>
	__asm volatile
 800252a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800252e:	f383 8811 	msr	BASEPRI, r3
 8002532:	f3bf 8f6f 	isb	sy
 8002536:	f3bf 8f4f 	dsb	sy
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800253c:	bf00      	nop
 800253e:	e7fe      	b.n	800253e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d103      	bne.n	800254e <xQueueGenericSend+0x6e>
 8002546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <xQueueGenericSend+0x72>
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <xQueueGenericSend+0x74>
 8002552:	2300      	movs	r3, #0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10a      	bne.n	800256e <xQueueGenericSend+0x8e>
	__asm volatile
 8002558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255c:	f383 8811 	msr	BASEPRI, r3
 8002560:	f3bf 8f6f 	isb	sy
 8002564:	f3bf 8f4f 	dsb	sy
 8002568:	623b      	str	r3, [r7, #32]
}
 800256a:	bf00      	nop
 800256c:	e7fe      	b.n	800256c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800256e:	f001 f9a3 	bl	80038b8 <xTaskGetSchedulerState>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <xQueueGenericSend+0x9e>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <xQueueGenericSend+0xa2>
 800257e:	2301      	movs	r3, #1
 8002580:	e000      	b.n	8002584 <xQueueGenericSend+0xa4>
 8002582:	2300      	movs	r3, #0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10a      	bne.n	800259e <xQueueGenericSend+0xbe>
	__asm volatile
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	61fb      	str	r3, [r7, #28]
}
 800259a:	bf00      	nop
 800259c:	e7fe      	b.n	800259c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800259e:	f001 fee9 	bl	8004374 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80025a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d302      	bcc.n	80025b4 <xQueueGenericSend+0xd4>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d129      	bne.n	8002608 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	68b9      	ldr	r1, [r7, #8]
 80025b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025ba:	f000 fa0b 	bl	80029d4 <prvCopyDataToQueue>
 80025be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d010      	beq.n	80025ea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ca:	3324      	adds	r3, #36	; 0x24
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 ffb5 	bl	800353c <xTaskRemoveFromEventList>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80025d8:	4b3f      	ldr	r3, [pc, #252]	; (80026d8 <xQueueGenericSend+0x1f8>)
 80025da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	f3bf 8f4f 	dsb	sy
 80025e4:	f3bf 8f6f 	isb	sy
 80025e8:	e00a      	b.n	8002600 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80025ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80025f0:	4b39      	ldr	r3, [pc, #228]	; (80026d8 <xQueueGenericSend+0x1f8>)
 80025f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	f3bf 8f4f 	dsb	sy
 80025fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002600:	f001 fee8 	bl	80043d4 <vPortExitCritical>
				return pdPASS;
 8002604:	2301      	movs	r3, #1
 8002606:	e063      	b.n	80026d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d103      	bne.n	8002616 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800260e:	f001 fee1 	bl	80043d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002612:	2300      	movs	r3, #0
 8002614:	e05c      	b.n	80026d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002618:	2b00      	cmp	r3, #0
 800261a:	d106      	bne.n	800262a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4618      	mov	r0, r3
 8002622:	f000 ffef 	bl	8003604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002626:	2301      	movs	r3, #1
 8002628:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800262a:	f001 fed3 	bl	80043d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800262e:	f000 fd61 	bl	80030f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002632:	f001 fe9f 	bl	8004374 <vPortEnterCritical>
 8002636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002638:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800263c:	b25b      	sxtb	r3, r3
 800263e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002642:	d103      	bne.n	800264c <xQueueGenericSend+0x16c>
 8002644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002652:	b25b      	sxtb	r3, r3
 8002654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002658:	d103      	bne.n	8002662 <xQueueGenericSend+0x182>
 800265a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002662:	f001 feb7 	bl	80043d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002666:	1d3a      	adds	r2, r7, #4
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f000 ffde 	bl	8003630 <xTaskCheckForTimeOut>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d124      	bne.n	80026c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800267a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800267c:	f000 faa2 	bl	8002bc4 <prvIsQueueFull>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d018      	beq.n	80026b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002688:	3310      	adds	r3, #16
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	4611      	mov	r1, r2
 800268e:	4618      	mov	r0, r3
 8002690:	f000 ff04 	bl	800349c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002694:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002696:	f000 fa2d 	bl	8002af4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800269a:	f000 fd39 	bl	8003110 <xTaskResumeAll>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f47f af7c 	bne.w	800259e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <xQueueGenericSend+0x1f8>)
 80026a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	f3bf 8f4f 	dsb	sy
 80026b2:	f3bf 8f6f 	isb	sy
 80026b6:	e772      	b.n	800259e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80026b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026ba:	f000 fa1b 	bl	8002af4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026be:	f000 fd27 	bl	8003110 <xTaskResumeAll>
 80026c2:	e76c      	b.n	800259e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80026c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026c6:	f000 fa15 	bl	8002af4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80026ca:	f000 fd21 	bl	8003110 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80026ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3738      	adds	r7, #56	; 0x38
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	e000ed04 	.word	0xe000ed04

080026dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b090      	sub	sp, #64	; 0x40
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80026ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80026f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002706:	bf00      	nop
 8002708:	e7fe      	b.n	8002708 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d103      	bne.n	8002718 <xQueueGenericSendFromISR+0x3c>
 8002710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <xQueueGenericSendFromISR+0x40>
 8002718:	2301      	movs	r3, #1
 800271a:	e000      	b.n	800271e <xQueueGenericSendFromISR+0x42>
 800271c:	2300      	movs	r3, #0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10a      	bne.n	8002738 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002726:	f383 8811 	msr	BASEPRI, r3
 800272a:	f3bf 8f6f 	isb	sy
 800272e:	f3bf 8f4f 	dsb	sy
 8002732:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002734:	bf00      	nop
 8002736:	e7fe      	b.n	8002736 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	2b02      	cmp	r3, #2
 800273c:	d103      	bne.n	8002746 <xQueueGenericSendFromISR+0x6a>
 800273e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <xQueueGenericSendFromISR+0x6e>
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <xQueueGenericSendFromISR+0x70>
 800274a:	2300      	movs	r3, #0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10a      	bne.n	8002766 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	623b      	str	r3, [r7, #32]
}
 8002762:	bf00      	nop
 8002764:	e7fe      	b.n	8002764 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002766:	f001 fee7 	bl	8004538 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800276a:	f3ef 8211 	mrs	r2, BASEPRI
 800276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002772:	f383 8811 	msr	BASEPRI, r3
 8002776:	f3bf 8f6f 	isb	sy
 800277a:	f3bf 8f4f 	dsb	sy
 800277e:	61fa      	str	r2, [r7, #28]
 8002780:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002782:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002784:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800278a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800278c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278e:	429a      	cmp	r2, r3
 8002790:	d302      	bcc.n	8002798 <xQueueGenericSendFromISR+0xbc>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d12f      	bne.n	80027f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800279e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	68b9      	ldr	r1, [r7, #8]
 80027ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80027ae:	f000 f911 	bl	80029d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80027b2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80027b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027ba:	d112      	bne.n	80027e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d016      	beq.n	80027f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c6:	3324      	adds	r3, #36	; 0x24
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 feb7 	bl	800353c <xTaskRemoveFromEventList>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00e      	beq.n	80027f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00b      	beq.n	80027f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e007      	b.n	80027f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80027e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027e6:	3301      	adds	r3, #1
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	b25a      	sxtb	r2, r3
 80027ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80027f2:	2301      	movs	r3, #1
 80027f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80027f6:	e001      	b.n	80027fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027fe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002806:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800280a:	4618      	mov	r0, r3
 800280c:	3740      	adds	r7, #64	; 0x40
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08c      	sub	sp, #48	; 0x30
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002820:	2300      	movs	r3, #0
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10a      	bne.n	8002844 <xQueueReceive+0x30>
	__asm volatile
 800282e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002832:	f383 8811 	msr	BASEPRI, r3
 8002836:	f3bf 8f6f 	isb	sy
 800283a:	f3bf 8f4f 	dsb	sy
 800283e:	623b      	str	r3, [r7, #32]
}
 8002840:	bf00      	nop
 8002842:	e7fe      	b.n	8002842 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d103      	bne.n	8002852 <xQueueReceive+0x3e>
 800284a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <xQueueReceive+0x42>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <xQueueReceive+0x44>
 8002856:	2300      	movs	r3, #0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10a      	bne.n	8002872 <xQueueReceive+0x5e>
	__asm volatile
 800285c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002860:	f383 8811 	msr	BASEPRI, r3
 8002864:	f3bf 8f6f 	isb	sy
 8002868:	f3bf 8f4f 	dsb	sy
 800286c:	61fb      	str	r3, [r7, #28]
}
 800286e:	bf00      	nop
 8002870:	e7fe      	b.n	8002870 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002872:	f001 f821 	bl	80038b8 <xTaskGetSchedulerState>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d102      	bne.n	8002882 <xQueueReceive+0x6e>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <xQueueReceive+0x72>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <xQueueReceive+0x74>
 8002886:	2300      	movs	r3, #0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d10a      	bne.n	80028a2 <xQueueReceive+0x8e>
	__asm volatile
 800288c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002890:	f383 8811 	msr	BASEPRI, r3
 8002894:	f3bf 8f6f 	isb	sy
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	61bb      	str	r3, [r7, #24]
}
 800289e:	bf00      	nop
 80028a0:	e7fe      	b.n	80028a0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80028a2:	f001 fd67 	bl	8004374 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d01f      	beq.n	80028f2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028b2:	68b9      	ldr	r1, [r7, #8]
 80028b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028b6:	f000 f8f7 	bl	8002aa8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	1e5a      	subs	r2, r3, #1
 80028be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00f      	beq.n	80028ea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028cc:	3310      	adds	r3, #16
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fe34 	bl	800353c <xTaskRemoveFromEventList>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80028da:	4b3d      	ldr	r3, [pc, #244]	; (80029d0 <xQueueReceive+0x1bc>)
 80028dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	f3bf 8f4f 	dsb	sy
 80028e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80028ea:	f001 fd73 	bl	80043d4 <vPortExitCritical>
				return pdPASS;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e069      	b.n	80029c6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d103      	bne.n	8002900 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80028f8:	f001 fd6c 	bl	80043d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80028fc:	2300      	movs	r3, #0
 80028fe:	e062      	b.n	80029c6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002902:	2b00      	cmp	r3, #0
 8002904:	d106      	bne.n	8002914 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002906:	f107 0310 	add.w	r3, r7, #16
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fe7a 	bl	8003604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002910:	2301      	movs	r3, #1
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002914:	f001 fd5e 	bl	80043d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002918:	f000 fbec 	bl	80030f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800291c:	f001 fd2a 	bl	8004374 <vPortEnterCritical>
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002926:	b25b      	sxtb	r3, r3
 8002928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800292c:	d103      	bne.n	8002936 <xQueueReceive+0x122>
 800292e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002938:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800293c:	b25b      	sxtb	r3, r3
 800293e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002942:	d103      	bne.n	800294c <xQueueReceive+0x138>
 8002944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800294c:	f001 fd42 	bl	80043d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002950:	1d3a      	adds	r2, r7, #4
 8002952:	f107 0310 	add.w	r3, r7, #16
 8002956:	4611      	mov	r1, r2
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fe69 	bl	8003630 <xTaskCheckForTimeOut>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d123      	bne.n	80029ac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002964:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002966:	f000 f917 	bl	8002b98 <prvIsQueueEmpty>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d017      	beq.n	80029a0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002972:	3324      	adds	r3, #36	; 0x24
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	4611      	mov	r1, r2
 8002978:	4618      	mov	r0, r3
 800297a:	f000 fd8f 	bl	800349c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800297e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002980:	f000 f8b8 	bl	8002af4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002984:	f000 fbc4 	bl	8003110 <xTaskResumeAll>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d189      	bne.n	80028a2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800298e:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <xQueueReceive+0x1bc>)
 8002990:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	f3bf 8f6f 	isb	sy
 800299e:	e780      	b.n	80028a2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80029a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029a2:	f000 f8a7 	bl	8002af4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80029a6:	f000 fbb3 	bl	8003110 <xTaskResumeAll>
 80029aa:	e77a      	b.n	80028a2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80029ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029ae:	f000 f8a1 	bl	8002af4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80029b2:	f000 fbad 	bl	8003110 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029b8:	f000 f8ee 	bl	8002b98 <prvIsQueueEmpty>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f43f af6f 	beq.w	80028a2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80029c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3730      	adds	r7, #48	; 0x30
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	e000ed04 	.word	0xe000ed04

080029d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10d      	bne.n	8002a0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d14d      	bne.n	8002a96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 ff78 	bl	80038f4 <xTaskPriorityDisinherit>
 8002a04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	e043      	b.n	8002a96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d119      	bne.n	8002a48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6858      	ldr	r0, [r3, #4]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	68b9      	ldr	r1, [r7, #8]
 8002a20:	f001 ffd8 	bl	80049d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2c:	441a      	add	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d32b      	bcc.n	8002a96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	e026      	b.n	8002a96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	68d8      	ldr	r0, [r3, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	461a      	mov	r2, r3
 8002a52:	68b9      	ldr	r1, [r7, #8]
 8002a54:	f001 ffbe 	bl	80049d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	425b      	negs	r3, r3
 8002a62:	441a      	add	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	68da      	ldr	r2, [r3, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d207      	bcs.n	8002a84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	425b      	negs	r3, r3
 8002a7e:	441a      	add	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d105      	bne.n	8002a96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002a9e:	697b      	ldr	r3, [r7, #20]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d018      	beq.n	8002aec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68da      	ldr	r2, [r3, #12]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	441a      	add	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d303      	bcc.n	8002adc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68d9      	ldr	r1, [r3, #12]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	6838      	ldr	r0, [r7, #0]
 8002ae8:	f001 ff74 	bl	80049d4 <memcpy>
	}
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002afc:	f001 fc3a 	bl	8004374 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b08:	e011      	b.n	8002b2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d012      	beq.n	8002b38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3324      	adds	r3, #36	; 0x24
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 fd10 	bl	800353c <xTaskRemoveFromEventList>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002b22:	f000 fde7 	bl	80036f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	dce9      	bgt.n	8002b0a <prvUnlockQueue+0x16>
 8002b36:	e000      	b.n	8002b3a <prvUnlockQueue+0x46>
					break;
 8002b38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	22ff      	movs	r2, #255	; 0xff
 8002b3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002b42:	f001 fc47 	bl	80043d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002b46:	f001 fc15 	bl	8004374 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b52:	e011      	b.n	8002b78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d012      	beq.n	8002b82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3310      	adds	r3, #16
 8002b60:	4618      	mov	r0, r3
 8002b62:	f000 fceb 	bl	800353c <xTaskRemoveFromEventList>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002b6c:	f000 fdc2 	bl	80036f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002b70:	7bbb      	ldrb	r3, [r7, #14]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	dce9      	bgt.n	8002b54 <prvUnlockQueue+0x60>
 8002b80:	e000      	b.n	8002b84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002b82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	22ff      	movs	r2, #255	; 0xff
 8002b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002b8c:	f001 fc22 	bl	80043d4 <vPortExitCritical>
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ba0:	f001 fbe8 	bl	8004374 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d102      	bne.n	8002bb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002bac:	2301      	movs	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	e001      	b.n	8002bb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002bb6:	f001 fc0d 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 8002bba:	68fb      	ldr	r3, [r7, #12]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002bcc:	f001 fbd2 	bl	8004374 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d102      	bne.n	8002be2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	e001      	b.n	8002be6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002be6:	f001 fbf5 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 8002bea:	68fb      	ldr	r3, [r7, #12]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	e014      	b.n	8002c2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002c04:	4a0f      	ldr	r2, [pc, #60]	; (8002c44 <vQueueAddToRegistry+0x50>)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10b      	bne.n	8002c28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002c10:	490c      	ldr	r1, [pc, #48]	; (8002c44 <vQueueAddToRegistry+0x50>)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <vQueueAddToRegistry+0x50>)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002c26:	e006      	b.n	8002c36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b07      	cmp	r3, #7
 8002c32:	d9e7      	bls.n	8002c04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	200049e4 	.word	0x200049e4

08002c48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002c58:	f001 fb8c 	bl	8004374 <vPortEnterCritical>
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c68:	d103      	bne.n	8002c72 <vQueueWaitForMessageRestricted+0x2a>
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c78:	b25b      	sxtb	r3, r3
 8002c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c7e:	d103      	bne.n	8002c88 <vQueueWaitForMessageRestricted+0x40>
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c88:	f001 fba4 	bl	80043d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d106      	bne.n	8002ca2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	3324      	adds	r3, #36	; 0x24
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	68b9      	ldr	r1, [r7, #8]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f000 fc21 	bl	80034e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002ca2:	6978      	ldr	r0, [r7, #20]
 8002ca4:	f7ff ff26 	bl	8002af4 <prvUnlockQueue>
	}
 8002ca8:	bf00      	nop
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08e      	sub	sp, #56	; 0x38
 8002cb4:	af04      	add	r7, sp, #16
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <xTaskCreateStatic+0x2a>
	__asm volatile
 8002cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	623b      	str	r3, [r7, #32]
}
 8002cd6:	bf00      	nop
 8002cd8:	e7fe      	b.n	8002cd8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10a      	bne.n	8002cf6 <xTaskCreateStatic+0x46>
	__asm volatile
 8002ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce4:	f383 8811 	msr	BASEPRI, r3
 8002ce8:	f3bf 8f6f 	isb	sy
 8002cec:	f3bf 8f4f 	dsb	sy
 8002cf0:	61fb      	str	r3, [r7, #28]
}
 8002cf2:	bf00      	nop
 8002cf4:	e7fe      	b.n	8002cf4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002cf6:	235c      	movs	r3, #92	; 0x5c
 8002cf8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b5c      	cmp	r3, #92	; 0x5c
 8002cfe:	d00a      	beq.n	8002d16 <xTaskCreateStatic+0x66>
	__asm volatile
 8002d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d04:	f383 8811 	msr	BASEPRI, r3
 8002d08:	f3bf 8f6f 	isb	sy
 8002d0c:	f3bf 8f4f 	dsb	sy
 8002d10:	61bb      	str	r3, [r7, #24]
}
 8002d12:	bf00      	nop
 8002d14:	e7fe      	b.n	8002d14 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002d16:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d01e      	beq.n	8002d5c <xTaskCreateStatic+0xac>
 8002d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01b      	beq.n	8002d5c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d2c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d30:	2202      	movs	r2, #2
 8002d32:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002d36:	2300      	movs	r3, #0
 8002d38:	9303      	str	r3, [sp, #12]
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	9302      	str	r3, [sp, #8]
 8002d3e:	f107 0314 	add.w	r3, r7, #20
 8002d42:	9301      	str	r3, [sp, #4]
 8002d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 f850 	bl	8002df4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d56:	f000 f8dd 	bl	8002f14 <prvAddNewTaskToReadyList>
 8002d5a:	e001      	b.n	8002d60 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002d60:	697b      	ldr	r3, [r7, #20]
	}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3728      	adds	r7, #40	; 0x28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b08c      	sub	sp, #48	; 0x30
 8002d6e:	af04      	add	r7, sp, #16
 8002d70:	60f8      	str	r0, [r7, #12]
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	603b      	str	r3, [r7, #0]
 8002d76:	4613      	mov	r3, r2
 8002d78:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f001 fc1a 	bl	80045b8 <pvPortMalloc>
 8002d84:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00e      	beq.n	8002daa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d8c:	205c      	movs	r0, #92	; 0x5c
 8002d8e:	f001 fc13 	bl	80045b8 <pvPortMalloc>
 8002d92:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	631a      	str	r2, [r3, #48]	; 0x30
 8002da0:	e005      	b.n	8002dae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f001 fcd4 	bl	8004750 <vPortFree>
 8002da8:	e001      	b.n	8002dae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d017      	beq.n	8002de4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002dbc:	88fa      	ldrh	r2, [r7, #6]
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	9303      	str	r3, [sp, #12]
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	9302      	str	r3, [sp, #8]
 8002dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 f80e 	bl	8002df4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002dd8:	69f8      	ldr	r0, [r7, #28]
 8002dda:	f000 f89b 	bl	8002f14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002dde:	2301      	movs	r3, #1
 8002de0:	61bb      	str	r3, [r7, #24]
 8002de2:	e002      	b.n	8002dea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002de4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002de8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002dea:	69bb      	ldr	r3, [r7, #24]
	}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e04:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	21a5      	movs	r1, #165	; 0xa5
 8002e0e:	f001 fdef 	bl	80049f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	f023 0307 	bic.w	r3, r3, #7
 8002e2a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00a      	beq.n	8002e4c <prvInitialiseNewTask+0x58>
	__asm volatile
 8002e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3a:	f383 8811 	msr	BASEPRI, r3
 8002e3e:	f3bf 8f6f 	isb	sy
 8002e42:	f3bf 8f4f 	dsb	sy
 8002e46:	617b      	str	r3, [r7, #20]
}
 8002e48:	bf00      	nop
 8002e4a:	e7fe      	b.n	8002e4a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d01f      	beq.n	8002e92 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
 8002e56:	e012      	b.n	8002e7e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e58:	68ba      	ldr	r2, [r7, #8]
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	7819      	ldrb	r1, [r3, #0]
 8002e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	4413      	add	r3, r2
 8002e66:	3334      	adds	r3, #52	; 0x34
 8002e68:	460a      	mov	r2, r1
 8002e6a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	4413      	add	r3, r2
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d006      	beq.n	8002e86 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	2b0f      	cmp	r3, #15
 8002e82:	d9e9      	bls.n	8002e58 <prvInitialiseNewTask+0x64>
 8002e84:	e000      	b.n	8002e88 <prvInitialiseNewTask+0x94>
			{
				break;
 8002e86:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e90:	e003      	b.n	8002e9a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e9c:	2b37      	cmp	r3, #55	; 0x37
 8002e9e:	d901      	bls.n	8002ea4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ea0:	2337      	movs	r3, #55	; 0x37
 8002ea2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ea8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002eae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff f978 	bl	80021b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec2:	3318      	adds	r3, #24
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff f973 	bl	80021b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ecc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ece:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ede:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	68f9      	ldr	r1, [r7, #12]
 8002ef2:	69b8      	ldr	r0, [r7, #24]
 8002ef4:	f001 f90e 	bl	8004114 <pxPortInitialiseStack>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002efc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d002      	beq.n	8002f0a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f0a:	bf00      	nop
 8002f0c:	3720      	adds	r7, #32
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002f1c:	f001 fa2a 	bl	8004374 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002f20:	4b2d      	ldr	r3, [pc, #180]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	3301      	adds	r3, #1
 8002f26:	4a2c      	ldr	r2, [pc, #176]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002f2a:	4b2c      	ldr	r3, [pc, #176]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d109      	bne.n	8002f46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002f32:	4a2a      	ldr	r2, [pc, #168]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f38:	4b27      	ldr	r3, [pc, #156]	; (8002fd8 <prvAddNewTaskToReadyList+0xc4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d110      	bne.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002f40:	f000 fbfc 	bl	800373c <prvInitialiseTaskLists>
 8002f44:	e00d      	b.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002f46:	4b26      	ldr	r3, [pc, #152]	; (8002fe0 <prvAddNewTaskToReadyList+0xcc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f4e:	4b23      	ldr	r3, [pc, #140]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d802      	bhi.n	8002f62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002f5c:	4a1f      	ldr	r2, [pc, #124]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002f62:	4b20      	ldr	r3, [pc, #128]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	4a1e      	ldr	r2, [pc, #120]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f6c:	4b1d      	ldr	r3, [pc, #116]	; (8002fe4 <prvAddNewTaskToReadyList+0xd0>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <prvAddNewTaskToReadyList+0xd4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d903      	bls.n	8002f88 <prvAddNewTaskToReadyList+0x74>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	4a18      	ldr	r2, [pc, #96]	; (8002fe8 <prvAddNewTaskToReadyList+0xd4>)
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4a15      	ldr	r2, [pc, #84]	; (8002fec <prvAddNewTaskToReadyList+0xd8>)
 8002f96:	441a      	add	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	f7ff f913 	bl	80021ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002fa4:	f001 fa16 	bl	80043d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002fa8:	4b0d      	ldr	r3, [pc, #52]	; (8002fe0 <prvAddNewTaskToReadyList+0xcc>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00e      	beq.n	8002fce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <prvAddNewTaskToReadyList+0xc8>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d207      	bcs.n	8002fce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <prvAddNewTaskToReadyList+0xdc>)
 8002fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000bb8 	.word	0x20000bb8
 8002fdc:	200006e4 	.word	0x200006e4
 8002fe0:	20000bc4 	.word	0x20000bc4
 8002fe4:	20000bd4 	.word	0x20000bd4
 8002fe8:	20000bc0 	.word	0x20000bc0
 8002fec:	200006e8 	.word	0x200006e8
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8002ffc:	f001 f9ba 	bl	8004374 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d102      	bne.n	800300c <uxTaskPriorityGet+0x18>
 8003006:	4b07      	ldr	r3, [pc, #28]	; (8003024 <uxTaskPriorityGet+0x30>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	e000      	b.n	800300e <uxTaskPriorityGet+0x1a>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003014:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8003016:	f001 f9dd 	bl	80043d4 <vPortExitCritical>

		return uxReturn;
 800301a:	68bb      	ldr	r3, [r7, #8]
	}
 800301c:	4618      	mov	r0, r3
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	200006e4 	.word	0x200006e4

08003028 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b08a      	sub	sp, #40	; 0x28
 800302c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003032:	2300      	movs	r3, #0
 8003034:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003036:	463a      	mov	r2, r7
 8003038:	1d39      	adds	r1, r7, #4
 800303a:	f107 0308 	add.w	r3, r7, #8
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff f862 	bl	8002108 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003044:	6839      	ldr	r1, [r7, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	9202      	str	r2, [sp, #8]
 800304c:	9301      	str	r3, [sp, #4]
 800304e:	2300      	movs	r3, #0
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	2300      	movs	r3, #0
 8003054:	460a      	mov	r2, r1
 8003056:	4921      	ldr	r1, [pc, #132]	; (80030dc <vTaskStartScheduler+0xb4>)
 8003058:	4821      	ldr	r0, [pc, #132]	; (80030e0 <vTaskStartScheduler+0xb8>)
 800305a:	f7ff fe29 	bl	8002cb0 <xTaskCreateStatic>
 800305e:	4603      	mov	r3, r0
 8003060:	4a20      	ldr	r2, [pc, #128]	; (80030e4 <vTaskStartScheduler+0xbc>)
 8003062:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003064:	4b1f      	ldr	r3, [pc, #124]	; (80030e4 <vTaskStartScheduler+0xbc>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d002      	beq.n	8003072 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800306c:	2301      	movs	r3, #1
 800306e:	617b      	str	r3, [r7, #20]
 8003070:	e001      	b.n	8003076 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003072:	2300      	movs	r3, #0
 8003074:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d102      	bne.n	8003082 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800307c:	f000 fcfc 	bl	8003a78 <xTimerCreateTimerTask>
 8003080:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d116      	bne.n	80030b6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800308c:	f383 8811 	msr	BASEPRI, r3
 8003090:	f3bf 8f6f 	isb	sy
 8003094:	f3bf 8f4f 	dsb	sy
 8003098:	613b      	str	r3, [r7, #16]
}
 800309a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <vTaskStartScheduler+0xc0>)
 800309e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80030a4:	4b11      	ldr	r3, [pc, #68]	; (80030ec <vTaskStartScheduler+0xc4>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80030aa:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <vTaskStartScheduler+0xc8>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80030b0:	f001 f8be 	bl	8004230 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80030b4:	e00e      	b.n	80030d4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030bc:	d10a      	bne.n	80030d4 <vTaskStartScheduler+0xac>
	__asm volatile
 80030be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c2:	f383 8811 	msr	BASEPRI, r3
 80030c6:	f3bf 8f6f 	isb	sy
 80030ca:	f3bf 8f4f 	dsb	sy
 80030ce:	60fb      	str	r3, [r7, #12]
}
 80030d0:	bf00      	nop
 80030d2:	e7fe      	b.n	80030d2 <vTaskStartScheduler+0xaa>
}
 80030d4:	bf00      	nop
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	08004a58 	.word	0x08004a58
 80030e0:	0800370d 	.word	0x0800370d
 80030e4:	20000bdc 	.word	0x20000bdc
 80030e8:	20000bd8 	.word	0x20000bd8
 80030ec:	20000bc4 	.word	0x20000bc4
 80030f0:	20000bbc 	.word	0x20000bbc

080030f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <vTaskSuspendAll+0x18>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	3301      	adds	r3, #1
 80030fe:	4a03      	ldr	r2, [pc, #12]	; (800310c <vTaskSuspendAll+0x18>)
 8003100:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	20000be0 	.word	0x20000be0

08003110 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800311e:	4b42      	ldr	r3, [pc, #264]	; (8003228 <xTaskResumeAll+0x118>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10a      	bne.n	800313c <xTaskResumeAll+0x2c>
	__asm volatile
 8003126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312a:	f383 8811 	msr	BASEPRI, r3
 800312e:	f3bf 8f6f 	isb	sy
 8003132:	f3bf 8f4f 	dsb	sy
 8003136:	603b      	str	r3, [r7, #0]
}
 8003138:	bf00      	nop
 800313a:	e7fe      	b.n	800313a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800313c:	f001 f91a 	bl	8004374 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003140:	4b39      	ldr	r3, [pc, #228]	; (8003228 <xTaskResumeAll+0x118>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3b01      	subs	r3, #1
 8003146:	4a38      	ldr	r2, [pc, #224]	; (8003228 <xTaskResumeAll+0x118>)
 8003148:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800314a:	4b37      	ldr	r3, [pc, #220]	; (8003228 <xTaskResumeAll+0x118>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d162      	bne.n	8003218 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003152:	4b36      	ldr	r3, [pc, #216]	; (800322c <xTaskResumeAll+0x11c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d05e      	beq.n	8003218 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800315a:	e02f      	b.n	80031bc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800315c:	4b34      	ldr	r3, [pc, #208]	; (8003230 <xTaskResumeAll+0x120>)
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	3318      	adds	r3, #24
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff f88b 	bl	8002284 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	3304      	adds	r3, #4
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff f886 	bl	8002284 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800317c:	4b2d      	ldr	r3, [pc, #180]	; (8003234 <xTaskResumeAll+0x124>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d903      	bls.n	800318c <xTaskResumeAll+0x7c>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003188:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <xTaskResumeAll+0x124>)
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4a27      	ldr	r2, [pc, #156]	; (8003238 <xTaskResumeAll+0x128>)
 800319a:	441a      	add	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3304      	adds	r3, #4
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f7ff f811 	bl	80021ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ac:	4b23      	ldr	r3, [pc, #140]	; (800323c <xTaskResumeAll+0x12c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d302      	bcc.n	80031bc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80031b6:	4b22      	ldr	r3, [pc, #136]	; (8003240 <xTaskResumeAll+0x130>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031bc:	4b1c      	ldr	r3, [pc, #112]	; (8003230 <xTaskResumeAll+0x120>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1cb      	bne.n	800315c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80031ca:	f000 fb55 	bl	8003878 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80031ce:	4b1d      	ldr	r3, [pc, #116]	; (8003244 <xTaskResumeAll+0x134>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d010      	beq.n	80031fc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80031da:	f000 f847 	bl	800326c <xTaskIncrementTick>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80031e4:	4b16      	ldr	r3, [pc, #88]	; (8003240 <xTaskResumeAll+0x130>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3b01      	subs	r3, #1
 80031ee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f1      	bne.n	80031da <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80031f6:	4b13      	ldr	r3, [pc, #76]	; (8003244 <xTaskResumeAll+0x134>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <xTaskResumeAll+0x130>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d009      	beq.n	8003218 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003208:	4b0f      	ldr	r3, [pc, #60]	; (8003248 <xTaskResumeAll+0x138>)
 800320a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003218:	f001 f8dc 	bl	80043d4 <vPortExitCritical>

	return xAlreadyYielded;
 800321c:	68bb      	ldr	r3, [r7, #8]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000be0 	.word	0x20000be0
 800322c:	20000bb8 	.word	0x20000bb8
 8003230:	20000b78 	.word	0x20000b78
 8003234:	20000bc0 	.word	0x20000bc0
 8003238:	200006e8 	.word	0x200006e8
 800323c:	200006e4 	.word	0x200006e4
 8003240:	20000bcc 	.word	0x20000bcc
 8003244:	20000bc8 	.word	0x20000bc8
 8003248:	e000ed04 	.word	0xe000ed04

0800324c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003252:	4b05      	ldr	r3, [pc, #20]	; (8003268 <xTaskGetTickCount+0x1c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003258:	687b      	ldr	r3, [r7, #4]
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000bbc 	.word	0x20000bbc

0800326c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003276:	4b4f      	ldr	r3, [pc, #316]	; (80033b4 <xTaskIncrementTick+0x148>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	f040 808f 	bne.w	800339e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003280:	4b4d      	ldr	r3, [pc, #308]	; (80033b8 <xTaskIncrementTick+0x14c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3301      	adds	r3, #1
 8003286:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003288:	4a4b      	ldr	r2, [pc, #300]	; (80033b8 <xTaskIncrementTick+0x14c>)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d120      	bne.n	80032d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003294:	4b49      	ldr	r3, [pc, #292]	; (80033bc <xTaskIncrementTick+0x150>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00a      	beq.n	80032b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	603b      	str	r3, [r7, #0]
}
 80032b0:	bf00      	nop
 80032b2:	e7fe      	b.n	80032b2 <xTaskIncrementTick+0x46>
 80032b4:	4b41      	ldr	r3, [pc, #260]	; (80033bc <xTaskIncrementTick+0x150>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	4b41      	ldr	r3, [pc, #260]	; (80033c0 <xTaskIncrementTick+0x154>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a3f      	ldr	r2, [pc, #252]	; (80033bc <xTaskIncrementTick+0x150>)
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	4a3f      	ldr	r2, [pc, #252]	; (80033c0 <xTaskIncrementTick+0x154>)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b3e      	ldr	r3, [pc, #248]	; (80033c4 <xTaskIncrementTick+0x158>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3301      	adds	r3, #1
 80032ce:	4a3d      	ldr	r2, [pc, #244]	; (80033c4 <xTaskIncrementTick+0x158>)
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	f000 fad1 	bl	8003878 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80032d6:	4b3c      	ldr	r3, [pc, #240]	; (80033c8 <xTaskIncrementTick+0x15c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d349      	bcc.n	8003374 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032e0:	4b36      	ldr	r3, [pc, #216]	; (80033bc <xTaskIncrementTick+0x150>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d104      	bne.n	80032f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032ea:	4b37      	ldr	r3, [pc, #220]	; (80033c8 <xTaskIncrementTick+0x15c>)
 80032ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032f0:	601a      	str	r2, [r3, #0]
					break;
 80032f2:	e03f      	b.n	8003374 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032f4:	4b31      	ldr	r3, [pc, #196]	; (80033bc <xTaskIncrementTick+0x150>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	429a      	cmp	r2, r3
 800330a:	d203      	bcs.n	8003314 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800330c:	4a2e      	ldr	r2, [pc, #184]	; (80033c8 <xTaskIncrementTick+0x15c>)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003312:	e02f      	b.n	8003374 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	3304      	adds	r3, #4
 8003318:	4618      	mov	r0, r3
 800331a:	f7fe ffb3 	bl	8002284 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003322:	2b00      	cmp	r3, #0
 8003324:	d004      	beq.n	8003330 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	3318      	adds	r3, #24
 800332a:	4618      	mov	r0, r3
 800332c:	f7fe ffaa 	bl	8002284 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003334:	4b25      	ldr	r3, [pc, #148]	; (80033cc <xTaskIncrementTick+0x160>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d903      	bls.n	8003344 <xTaskIncrementTick+0xd8>
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	4a22      	ldr	r2, [pc, #136]	; (80033cc <xTaskIncrementTick+0x160>)
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4a1f      	ldr	r2, [pc, #124]	; (80033d0 <xTaskIncrementTick+0x164>)
 8003352:	441a      	add	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	3304      	adds	r3, #4
 8003358:	4619      	mov	r1, r3
 800335a:	4610      	mov	r0, r2
 800335c:	f7fe ff35 	bl	80021ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003364:	4b1b      	ldr	r3, [pc, #108]	; (80033d4 <xTaskIncrementTick+0x168>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336a:	429a      	cmp	r2, r3
 800336c:	d3b8      	bcc.n	80032e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800336e:	2301      	movs	r3, #1
 8003370:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003372:	e7b5      	b.n	80032e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003374:	4b17      	ldr	r3, [pc, #92]	; (80033d4 <xTaskIncrementTick+0x168>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800337a:	4915      	ldr	r1, [pc, #84]	; (80033d0 <xTaskIncrementTick+0x164>)
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d901      	bls.n	8003390 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800338c:	2301      	movs	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003390:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <xTaskIncrementTick+0x16c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d007      	beq.n	80033a8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003398:	2301      	movs	r3, #1
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	e004      	b.n	80033a8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800339e:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <xTaskIncrementTick+0x170>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3301      	adds	r3, #1
 80033a4:	4a0d      	ldr	r2, [pc, #52]	; (80033dc <xTaskIncrementTick+0x170>)
 80033a6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80033a8:	697b      	ldr	r3, [r7, #20]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	20000be0 	.word	0x20000be0
 80033b8:	20000bbc 	.word	0x20000bbc
 80033bc:	20000b70 	.word	0x20000b70
 80033c0:	20000b74 	.word	0x20000b74
 80033c4:	20000bd0 	.word	0x20000bd0
 80033c8:	20000bd8 	.word	0x20000bd8
 80033cc:	20000bc0 	.word	0x20000bc0
 80033d0:	200006e8 	.word	0x200006e8
 80033d4:	200006e4 	.word	0x200006e4
 80033d8:	20000bcc 	.word	0x20000bcc
 80033dc:	20000bc8 	.word	0x20000bc8

080033e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80033e6:	4b28      	ldr	r3, [pc, #160]	; (8003488 <vTaskSwitchContext+0xa8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80033ee:	4b27      	ldr	r3, [pc, #156]	; (800348c <vTaskSwitchContext+0xac>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80033f4:	e041      	b.n	800347a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80033f6:	4b25      	ldr	r3, [pc, #148]	; (800348c <vTaskSwitchContext+0xac>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033fc:	4b24      	ldr	r3, [pc, #144]	; (8003490 <vTaskSwitchContext+0xb0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	e010      	b.n	8003426 <vTaskSwitchContext+0x46>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10a      	bne.n	8003420 <vTaskSwitchContext+0x40>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	607b      	str	r3, [r7, #4]
}
 800341c:	bf00      	nop
 800341e:	e7fe      	b.n	800341e <vTaskSwitchContext+0x3e>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3b01      	subs	r3, #1
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	491b      	ldr	r1, [pc, #108]	; (8003494 <vTaskSwitchContext+0xb4>)
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	4613      	mov	r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4413      	add	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d0e4      	beq.n	8003404 <vTaskSwitchContext+0x24>
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4613      	mov	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4a13      	ldr	r2, [pc, #76]	; (8003494 <vTaskSwitchContext+0xb4>)
 8003446:	4413      	add	r3, r2
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	605a      	str	r2, [r3, #4]
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	3308      	adds	r3, #8
 800345c:	429a      	cmp	r2, r3
 800345e:	d104      	bne.n	800346a <vTaskSwitchContext+0x8a>
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	4a09      	ldr	r2, [pc, #36]	; (8003498 <vTaskSwitchContext+0xb8>)
 8003472:	6013      	str	r3, [r2, #0]
 8003474:	4a06      	ldr	r2, [pc, #24]	; (8003490 <vTaskSwitchContext+0xb0>)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6013      	str	r3, [r2, #0]
}
 800347a:	bf00      	nop
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	20000be0 	.word	0x20000be0
 800348c:	20000bcc 	.word	0x20000bcc
 8003490:	20000bc0 	.word	0x20000bc0
 8003494:	200006e8 	.word	0x200006e8
 8003498:	200006e4 	.word	0x200006e4

0800349c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10a      	bne.n	80034c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80034ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b0:	f383 8811 	msr	BASEPRI, r3
 80034b4:	f3bf 8f6f 	isb	sy
 80034b8:	f3bf 8f4f 	dsb	sy
 80034bc:	60fb      	str	r3, [r7, #12]
}
 80034be:	bf00      	nop
 80034c0:	e7fe      	b.n	80034c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80034c2:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <vTaskPlaceOnEventList+0x44>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3318      	adds	r3, #24
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7fe fea1 	bl	8002212 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80034d0:	2101      	movs	r1, #1
 80034d2:	6838      	ldr	r0, [r7, #0]
 80034d4:	f000 fa7c 	bl	80039d0 <prvAddCurrentTaskToDelayedList>
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	200006e4 	.word	0x200006e4

080034e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10a      	bne.n	800350c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80034f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fa:	f383 8811 	msr	BASEPRI, r3
 80034fe:	f3bf 8f6f 	isb	sy
 8003502:	f3bf 8f4f 	dsb	sy
 8003506:	617b      	str	r3, [r7, #20]
}
 8003508:	bf00      	nop
 800350a:	e7fe      	b.n	800350a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800350c:	4b0a      	ldr	r3, [pc, #40]	; (8003538 <vTaskPlaceOnEventListRestricted+0x54>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	3318      	adds	r3, #24
 8003512:	4619      	mov	r1, r3
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f7fe fe58 	bl	80021ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003524:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	68b8      	ldr	r0, [r7, #8]
 800352a:	f000 fa51 	bl	80039d0 <prvAddCurrentTaskToDelayedList>
	}
 800352e:	bf00      	nop
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	200006e4 	.word	0x200006e4

0800353c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10a      	bne.n	8003568 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003556:	f383 8811 	msr	BASEPRI, r3
 800355a:	f3bf 8f6f 	isb	sy
 800355e:	f3bf 8f4f 	dsb	sy
 8003562:	60fb      	str	r3, [r7, #12]
}
 8003564:	bf00      	nop
 8003566:	e7fe      	b.n	8003566 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	3318      	adds	r3, #24
 800356c:	4618      	mov	r0, r3
 800356e:	f7fe fe89 	bl	8002284 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003572:	4b1e      	ldr	r3, [pc, #120]	; (80035ec <xTaskRemoveFromEventList+0xb0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d11d      	bne.n	80035b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	3304      	adds	r3, #4
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe fe80 	bl	8002284 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003588:	4b19      	ldr	r3, [pc, #100]	; (80035f0 <xTaskRemoveFromEventList+0xb4>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d903      	bls.n	8003598 <xTaskRemoveFromEventList+0x5c>
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	4a16      	ldr	r2, [pc, #88]	; (80035f0 <xTaskRemoveFromEventList+0xb4>)
 8003596:	6013      	str	r3, [r2, #0]
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4a13      	ldr	r2, [pc, #76]	; (80035f4 <xTaskRemoveFromEventList+0xb8>)
 80035a6:	441a      	add	r2, r3
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	3304      	adds	r3, #4
 80035ac:	4619      	mov	r1, r3
 80035ae:	4610      	mov	r0, r2
 80035b0:	f7fe fe0b 	bl	80021ca <vListInsertEnd>
 80035b4:	e005      	b.n	80035c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	3318      	adds	r3, #24
 80035ba:	4619      	mov	r1, r3
 80035bc:	480e      	ldr	r0, [pc, #56]	; (80035f8 <xTaskRemoveFromEventList+0xbc>)
 80035be:	f7fe fe04 	bl	80021ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c6:	4b0d      	ldr	r3, [pc, #52]	; (80035fc <xTaskRemoveFromEventList+0xc0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d905      	bls.n	80035dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80035d0:	2301      	movs	r3, #1
 80035d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80035d4:	4b0a      	ldr	r3, [pc, #40]	; (8003600 <xTaskRemoveFromEventList+0xc4>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	e001      	b.n	80035e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80035e0:	697b      	ldr	r3, [r7, #20]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000be0 	.word	0x20000be0
 80035f0:	20000bc0 	.word	0x20000bc0
 80035f4:	200006e8 	.word	0x200006e8
 80035f8:	20000b78 	.word	0x20000b78
 80035fc:	200006e4 	.word	0x200006e4
 8003600:	20000bcc 	.word	0x20000bcc

08003604 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800360c:	4b06      	ldr	r3, [pc, #24]	; (8003628 <vTaskInternalSetTimeOutState+0x24>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <vTaskInternalSetTimeOutState+0x28>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	605a      	str	r2, [r3, #4]
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	20000bd0 	.word	0x20000bd0
 800362c:	20000bbc 	.word	0x20000bbc

08003630 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b088      	sub	sp, #32
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10a      	bne.n	8003656 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003644:	f383 8811 	msr	BASEPRI, r3
 8003648:	f3bf 8f6f 	isb	sy
 800364c:	f3bf 8f4f 	dsb	sy
 8003650:	613b      	str	r3, [r7, #16]
}
 8003652:	bf00      	nop
 8003654:	e7fe      	b.n	8003654 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10a      	bne.n	8003672 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	60fb      	str	r3, [r7, #12]
}
 800366e:	bf00      	nop
 8003670:	e7fe      	b.n	8003670 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003672:	f000 fe7f 	bl	8004374 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <xTaskCheckForTimeOut+0xbc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800368e:	d102      	bne.n	8003696 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003690:	2300      	movs	r3, #0
 8003692:	61fb      	str	r3, [r7, #28]
 8003694:	e023      	b.n	80036de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <xTaskCheckForTimeOut+0xc0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d007      	beq.n	80036b2 <xTaskCheckForTimeOut+0x82>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d302      	bcc.n	80036b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80036ac:	2301      	movs	r3, #1
 80036ae:	61fb      	str	r3, [r7, #28]
 80036b0:	e015      	b.n	80036de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d20b      	bcs.n	80036d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	1ad2      	subs	r2, r2, r3
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff ff9b 	bl	8003604 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	e004      	b.n	80036de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80036da:	2301      	movs	r3, #1
 80036dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80036de:	f000 fe79 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 80036e2:	69fb      	ldr	r3, [r7, #28]
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3720      	adds	r7, #32
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	20000bbc 	.word	0x20000bbc
 80036f0:	20000bd0 	.word	0x20000bd0

080036f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80036f8:	4b03      	ldr	r3, [pc, #12]	; (8003708 <vTaskMissedYield+0x14>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	601a      	str	r2, [r3, #0]
}
 80036fe:	bf00      	nop
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	20000bcc 	.word	0x20000bcc

0800370c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003714:	f000 f852 	bl	80037bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003718:	4b06      	ldr	r3, [pc, #24]	; (8003734 <prvIdleTask+0x28>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d9f9      	bls.n	8003714 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003720:	4b05      	ldr	r3, [pc, #20]	; (8003738 <prvIdleTask+0x2c>)
 8003722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	f3bf 8f4f 	dsb	sy
 800372c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003730:	e7f0      	b.n	8003714 <prvIdleTask+0x8>
 8003732:	bf00      	nop
 8003734:	200006e8 	.word	0x200006e8
 8003738:	e000ed04 	.word	0xe000ed04

0800373c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003742:	2300      	movs	r3, #0
 8003744:	607b      	str	r3, [r7, #4]
 8003746:	e00c      	b.n	8003762 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4413      	add	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4a12      	ldr	r2, [pc, #72]	; (800379c <prvInitialiseTaskLists+0x60>)
 8003754:	4413      	add	r3, r2
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe fd0a 	bl	8002170 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3301      	adds	r3, #1
 8003760:	607b      	str	r3, [r7, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b37      	cmp	r3, #55	; 0x37
 8003766:	d9ef      	bls.n	8003748 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003768:	480d      	ldr	r0, [pc, #52]	; (80037a0 <prvInitialiseTaskLists+0x64>)
 800376a:	f7fe fd01 	bl	8002170 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800376e:	480d      	ldr	r0, [pc, #52]	; (80037a4 <prvInitialiseTaskLists+0x68>)
 8003770:	f7fe fcfe 	bl	8002170 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003774:	480c      	ldr	r0, [pc, #48]	; (80037a8 <prvInitialiseTaskLists+0x6c>)
 8003776:	f7fe fcfb 	bl	8002170 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800377a:	480c      	ldr	r0, [pc, #48]	; (80037ac <prvInitialiseTaskLists+0x70>)
 800377c:	f7fe fcf8 	bl	8002170 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003780:	480b      	ldr	r0, [pc, #44]	; (80037b0 <prvInitialiseTaskLists+0x74>)
 8003782:	f7fe fcf5 	bl	8002170 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003786:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <prvInitialiseTaskLists+0x78>)
 8003788:	4a05      	ldr	r2, [pc, #20]	; (80037a0 <prvInitialiseTaskLists+0x64>)
 800378a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800378c:	4b0a      	ldr	r3, [pc, #40]	; (80037b8 <prvInitialiseTaskLists+0x7c>)
 800378e:	4a05      	ldr	r2, [pc, #20]	; (80037a4 <prvInitialiseTaskLists+0x68>)
 8003790:	601a      	str	r2, [r3, #0]
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	200006e8 	.word	0x200006e8
 80037a0:	20000b48 	.word	0x20000b48
 80037a4:	20000b5c 	.word	0x20000b5c
 80037a8:	20000b78 	.word	0x20000b78
 80037ac:	20000b8c 	.word	0x20000b8c
 80037b0:	20000ba4 	.word	0x20000ba4
 80037b4:	20000b70 	.word	0x20000b70
 80037b8:	20000b74 	.word	0x20000b74

080037bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037c2:	e019      	b.n	80037f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80037c4:	f000 fdd6 	bl	8004374 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037c8:	4b10      	ldr	r3, [pc, #64]	; (800380c <prvCheckTasksWaitingTermination+0x50>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fe fd55 	bl	8002284 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80037da:	4b0d      	ldr	r3, [pc, #52]	; (8003810 <prvCheckTasksWaitingTermination+0x54>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	3b01      	subs	r3, #1
 80037e0:	4a0b      	ldr	r2, [pc, #44]	; (8003810 <prvCheckTasksWaitingTermination+0x54>)
 80037e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80037e4:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <prvCheckTasksWaitingTermination+0x58>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3b01      	subs	r3, #1
 80037ea:	4a0a      	ldr	r2, [pc, #40]	; (8003814 <prvCheckTasksWaitingTermination+0x58>)
 80037ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80037ee:	f000 fdf1 	bl	80043d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f810 	bl	8003818 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037f8:	4b06      	ldr	r3, [pc, #24]	; (8003814 <prvCheckTasksWaitingTermination+0x58>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e1      	bne.n	80037c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003800:	bf00      	nop
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20000b8c 	.word	0x20000b8c
 8003810:	20000bb8 	.word	0x20000bb8
 8003814:	20000ba0 	.word	0x20000ba0

08003818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003826:	2b00      	cmp	r3, #0
 8003828:	d108      	bne.n	800383c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	4618      	mov	r0, r3
 8003830:	f000 ff8e 	bl	8004750 <vPortFree>
				vPortFree( pxTCB );
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 ff8b 	bl	8004750 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800383a:	e018      	b.n	800386e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003842:	2b01      	cmp	r3, #1
 8003844:	d103      	bne.n	800384e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 ff82 	bl	8004750 <vPortFree>
	}
 800384c:	e00f      	b.n	800386e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003854:	2b02      	cmp	r3, #2
 8003856:	d00a      	beq.n	800386e <prvDeleteTCB+0x56>
	__asm volatile
 8003858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385c:	f383 8811 	msr	BASEPRI, r3
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	f3bf 8f4f 	dsb	sy
 8003868:	60fb      	str	r3, [r7, #12]
}
 800386a:	bf00      	nop
 800386c:	e7fe      	b.n	800386c <prvDeleteTCB+0x54>
	}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800387e:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <prvResetNextTaskUnblockTime+0x38>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d104      	bne.n	8003892 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003888:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <prvResetNextTaskUnblockTime+0x3c>)
 800388a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800388e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003890:	e008      	b.n	80038a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003892:	4b07      	ldr	r3, [pc, #28]	; (80038b0 <prvResetNextTaskUnblockTime+0x38>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a04      	ldr	r2, [pc, #16]	; (80038b4 <prvResetNextTaskUnblockTime+0x3c>)
 80038a2:	6013      	str	r3, [r2, #0]
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	20000b70 	.word	0x20000b70
 80038b4:	20000bd8 	.word	0x20000bd8

080038b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80038be:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <xTaskGetSchedulerState+0x34>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80038c6:	2301      	movs	r3, #1
 80038c8:	607b      	str	r3, [r7, #4]
 80038ca:	e008      	b.n	80038de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038cc:	4b08      	ldr	r3, [pc, #32]	; (80038f0 <xTaskGetSchedulerState+0x38>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80038d4:	2302      	movs	r3, #2
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	e001      	b.n	80038de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80038da:	2300      	movs	r3, #0
 80038dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80038de:	687b      	ldr	r3, [r7, #4]
	}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	20000bc4 	.word	0x20000bc4
 80038f0:	20000be0 	.word	0x20000be0

080038f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d056      	beq.n	80039b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800390a:	4b2e      	ldr	r3, [pc, #184]	; (80039c4 <xTaskPriorityDisinherit+0xd0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	429a      	cmp	r2, r3
 8003912:	d00a      	beq.n	800392a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003918:	f383 8811 	msr	BASEPRI, r3
 800391c:	f3bf 8f6f 	isb	sy
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	60fb      	str	r3, [r7, #12]
}
 8003926:	bf00      	nop
 8003928:	e7fe      	b.n	8003928 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10a      	bne.n	8003948 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003936:	f383 8811 	msr	BASEPRI, r3
 800393a:	f3bf 8f6f 	isb	sy
 800393e:	f3bf 8f4f 	dsb	sy
 8003942:	60bb      	str	r3, [r7, #8]
}
 8003944:	bf00      	nop
 8003946:	e7fe      	b.n	8003946 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394c:	1e5a      	subs	r2, r3, #1
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800395a:	429a      	cmp	r2, r3
 800395c:	d02c      	beq.n	80039b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003962:	2b00      	cmp	r3, #0
 8003964:	d128      	bne.n	80039b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	3304      	adds	r3, #4
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fc8a 	bl	8002284 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003988:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <xTaskPriorityDisinherit+0xd4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	429a      	cmp	r2, r3
 800398e:	d903      	bls.n	8003998 <xTaskPriorityDisinherit+0xa4>
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	4a0c      	ldr	r2, [pc, #48]	; (80039c8 <xTaskPriorityDisinherit+0xd4>)
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4a09      	ldr	r2, [pc, #36]	; (80039cc <xTaskPriorityDisinherit+0xd8>)
 80039a6:	441a      	add	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4619      	mov	r1, r3
 80039ae:	4610      	mov	r0, r2
 80039b0:	f7fe fc0b 	bl	80021ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80039b8:	697b      	ldr	r3, [r7, #20]
	}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	200006e4 	.word	0x200006e4
 80039c8:	20000bc0 	.word	0x20000bc0
 80039cc:	200006e8 	.word	0x200006e8

080039d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80039da:	4b21      	ldr	r3, [pc, #132]	; (8003a60 <prvAddCurrentTaskToDelayedList+0x90>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039e0:	4b20      	ldr	r3, [pc, #128]	; (8003a64 <prvAddCurrentTaskToDelayedList+0x94>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	3304      	adds	r3, #4
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe fc4c 	bl	8002284 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f2:	d10a      	bne.n	8003a0a <prvAddCurrentTaskToDelayedList+0x3a>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d007      	beq.n	8003a0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039fa:	4b1a      	ldr	r3, [pc, #104]	; (8003a64 <prvAddCurrentTaskToDelayedList+0x94>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	3304      	adds	r3, #4
 8003a00:	4619      	mov	r1, r3
 8003a02:	4819      	ldr	r0, [pc, #100]	; (8003a68 <prvAddCurrentTaskToDelayedList+0x98>)
 8003a04:	f7fe fbe1 	bl	80021ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a08:	e026      	b.n	8003a58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4413      	add	r3, r2
 8003a10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a12:	4b14      	ldr	r3, [pc, #80]	; (8003a64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d209      	bcs.n	8003a36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a22:	4b12      	ldr	r3, [pc, #72]	; (8003a6c <prvAddCurrentTaskToDelayedList+0x9c>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4610      	mov	r0, r2
 8003a30:	f7fe fbef 	bl	8002212 <vListInsert>
}
 8003a34:	e010      	b.n	8003a58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a36:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	4b0a      	ldr	r3, [pc, #40]	; (8003a64 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	4619      	mov	r1, r3
 8003a42:	4610      	mov	r0, r2
 8003a44:	f7fe fbe5 	bl	8002212 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003a48:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d202      	bcs.n	8003a58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003a52:	4a08      	ldr	r2, [pc, #32]	; (8003a74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	6013      	str	r3, [r2, #0]
}
 8003a58:	bf00      	nop
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	20000bbc 	.word	0x20000bbc
 8003a64:	200006e4 	.word	0x200006e4
 8003a68:	20000ba4 	.word	0x20000ba4
 8003a6c:	20000b74 	.word	0x20000b74
 8003a70:	20000b70 	.word	0x20000b70
 8003a74:	20000bd8 	.word	0x20000bd8

08003a78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08a      	sub	sp, #40	; 0x28
 8003a7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003a82:	f000 fb07 	bl	8004094 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003a86:	4b1c      	ldr	r3, [pc, #112]	; (8003af8 <xTimerCreateTimerTask+0x80>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d021      	beq.n	8003ad2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003a96:	1d3a      	adds	r2, r7, #4
 8003a98:	f107 0108 	add.w	r1, r7, #8
 8003a9c:	f107 030c 	add.w	r3, r7, #12
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7fe fb4b 	bl	800213c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003aa6:	6879      	ldr	r1, [r7, #4]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	9202      	str	r2, [sp, #8]
 8003aae:	9301      	str	r3, [sp, #4]
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	9300      	str	r3, [sp, #0]
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	460a      	mov	r2, r1
 8003ab8:	4910      	ldr	r1, [pc, #64]	; (8003afc <xTimerCreateTimerTask+0x84>)
 8003aba:	4811      	ldr	r0, [pc, #68]	; (8003b00 <xTimerCreateTimerTask+0x88>)
 8003abc:	f7ff f8f8 	bl	8002cb0 <xTaskCreateStatic>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4a10      	ldr	r2, [pc, #64]	; (8003b04 <xTimerCreateTimerTask+0x8c>)
 8003ac4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003ac6:	4b0f      	ldr	r3, [pc, #60]	; (8003b04 <xTimerCreateTimerTask+0x8c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10a      	bne.n	8003aee <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	613b      	str	r3, [r7, #16]
}
 8003aea:	bf00      	nop
 8003aec:	e7fe      	b.n	8003aec <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003aee:	697b      	ldr	r3, [r7, #20]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	20000c14 	.word	0x20000c14
 8003afc:	08004a60 	.word	0x08004a60
 8003b00:	08003c3d 	.word	0x08003c3d
 8003b04:	20000c18 	.word	0x20000c18

08003b08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08a      	sub	sp, #40	; 0x28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10a      	bne.n	8003b36 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	623b      	str	r3, [r7, #32]
}
 8003b32:	bf00      	nop
 8003b34:	e7fe      	b.n	8003b34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003b36:	4b1a      	ldr	r3, [pc, #104]	; (8003ba0 <xTimerGenericCommand+0x98>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d02a      	beq.n	8003b94 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b05      	cmp	r3, #5
 8003b4e:	dc18      	bgt.n	8003b82 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003b50:	f7ff feb2 	bl	80038b8 <xTaskGetSchedulerState>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d109      	bne.n	8003b6e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003b5a:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <xTimerGenericCommand+0x98>)
 8003b5c:	6818      	ldr	r0, [r3, #0]
 8003b5e:	f107 0110 	add.w	r1, r7, #16
 8003b62:	2300      	movs	r3, #0
 8003b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b66:	f7fe fcbb 	bl	80024e0 <xQueueGenericSend>
 8003b6a:	6278      	str	r0, [r7, #36]	; 0x24
 8003b6c:	e012      	b.n	8003b94 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003b6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <xTimerGenericCommand+0x98>)
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	f107 0110 	add.w	r1, r7, #16
 8003b76:	2300      	movs	r3, #0
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f7fe fcb1 	bl	80024e0 <xQueueGenericSend>
 8003b7e:	6278      	str	r0, [r7, #36]	; 0x24
 8003b80:	e008      	b.n	8003b94 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b82:	4b07      	ldr	r3, [pc, #28]	; (8003ba0 <xTimerGenericCommand+0x98>)
 8003b84:	6818      	ldr	r0, [r3, #0]
 8003b86:	f107 0110 	add.w	r1, r7, #16
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	f7fe fda5 	bl	80026dc <xQueueGenericSendFromISR>
 8003b92:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3728      	adds	r7, #40	; 0x28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20000c14 	.word	0x20000c14

08003ba4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bae:	4b22      	ldr	r3, [pc, #136]	; (8003c38 <prvProcessExpiredTimer+0x94>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe fb61 	bl	8002284 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d022      	beq.n	8003c16 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	699a      	ldr	r2, [r3, #24]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	18d1      	adds	r1, r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	6978      	ldr	r0, [r7, #20]
 8003bde:	f000 f8d1 	bl	8003d84 <prvInsertTimerInActiveList>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01f      	beq.n	8003c28 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003be8:	2300      	movs	r3, #0
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	2300      	movs	r3, #0
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	6978      	ldr	r0, [r7, #20]
 8003bf4:	f7ff ff88 	bl	8003b08 <xTimerGenericCommand>
 8003bf8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d113      	bne.n	8003c28 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60fb      	str	r3, [r7, #12]
}
 8003c12:	bf00      	nop
 8003c14:	e7fe      	b.n	8003c14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c1c:	f023 0301 	bic.w	r3, r3, #1
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	6978      	ldr	r0, [r7, #20]
 8003c2e:	4798      	blx	r3
}
 8003c30:	bf00      	nop
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	20000c0c 	.word	0x20000c0c

08003c3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c44:	f107 0308 	add.w	r3, r7, #8
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 f857 	bl	8003cfc <prvGetNextExpireTime>
 8003c4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4619      	mov	r1, r3
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 f803 	bl	8003c60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003c5a:	f000 f8d5 	bl	8003e08 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c5e:	e7f1      	b.n	8003c44 <prvTimerTask+0x8>

08003c60 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003c6a:	f7ff fa43 	bl	80030f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c6e:	f107 0308 	add.w	r3, r7, #8
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f866 	bl	8003d44 <prvSampleTimeNow>
 8003c78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d130      	bne.n	8003ce2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10a      	bne.n	8003c9c <prvProcessTimerOrBlockTask+0x3c>
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d806      	bhi.n	8003c9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003c8e:	f7ff fa3f 	bl	8003110 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003c92:	68f9      	ldr	r1, [r7, #12]
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f7ff ff85 	bl	8003ba4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003c9a:	e024      	b.n	8003ce6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d008      	beq.n	8003cb4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ca2:	4b13      	ldr	r3, [pc, #76]	; (8003cf0 <prvProcessTimerOrBlockTask+0x90>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d101      	bne.n	8003cb0 <prvProcessTimerOrBlockTask+0x50>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e000      	b.n	8003cb2 <prvProcessTimerOrBlockTask+0x52>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003cb4:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <prvProcessTimerOrBlockTask+0x94>)
 8003cb6:	6818      	ldr	r0, [r3, #0]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	f7fe ffc1 	bl	8002c48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003cc6:	f7ff fa23 	bl	8003110 <xTaskResumeAll>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10a      	bne.n	8003ce6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003cd0:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <prvProcessTimerOrBlockTask+0x98>)
 8003cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	f3bf 8f4f 	dsb	sy
 8003cdc:	f3bf 8f6f 	isb	sy
}
 8003ce0:	e001      	b.n	8003ce6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003ce2:	f7ff fa15 	bl	8003110 <xTaskResumeAll>
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000c10 	.word	0x20000c10
 8003cf4:	20000c14 	.word	0x20000c14
 8003cf8:	e000ed04 	.word	0xe000ed04

08003cfc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d04:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <prvGetNextExpireTime+0x44>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <prvGetNextExpireTime+0x16>
 8003d0e:	2201      	movs	r2, #1
 8003d10:	e000      	b.n	8003d14 <prvGetNextExpireTime+0x18>
 8003d12:	2200      	movs	r2, #0
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d105      	bne.n	8003d2c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d20:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <prvGetNextExpireTime+0x44>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	e001      	b.n	8003d30 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d30:	68fb      	ldr	r3, [r7, #12]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	20000c0c 	.word	0x20000c0c

08003d44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003d4c:	f7ff fa7e 	bl	800324c <xTaskGetTickCount>
 8003d50:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <prvSampleTimeNow+0x3c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d205      	bcs.n	8003d68 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003d5c:	f000 f936 	bl	8003fcc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]
 8003d66:	e002      	b.n	8003d6e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003d6e:	4a04      	ldr	r2, [pc, #16]	; (8003d80 <prvSampleTimeNow+0x3c>)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003d74:	68fb      	ldr	r3, [r7, #12]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	20000c1c 	.word	0x20000c1c

08003d84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
 8003d90:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d812      	bhi.n	8003dd0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	1ad2      	subs	r2, r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d302      	bcc.n	8003dbe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003db8:	2301      	movs	r3, #1
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	e01b      	b.n	8003df6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003dbe:	4b10      	ldr	r3, [pc, #64]	; (8003e00 <prvInsertTimerInActiveList+0x7c>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4610      	mov	r0, r2
 8003dca:	f7fe fa22 	bl	8002212 <vListInsert>
 8003dce:	e012      	b.n	8003df6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d206      	bcs.n	8003de6 <prvInsertTimerInActiveList+0x62>
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d302      	bcc.n	8003de6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003de0:	2301      	movs	r3, #1
 8003de2:	617b      	str	r3, [r7, #20]
 8003de4:	e007      	b.n	8003df6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003de6:	4b07      	ldr	r3, [pc, #28]	; (8003e04 <prvInsertTimerInActiveList+0x80>)
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	3304      	adds	r3, #4
 8003dee:	4619      	mov	r1, r3
 8003df0:	4610      	mov	r0, r2
 8003df2:	f7fe fa0e 	bl	8002212 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003df6:	697b      	ldr	r3, [r7, #20]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20000c10 	.word	0x20000c10
 8003e04:	20000c0c 	.word	0x20000c0c

08003e08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08e      	sub	sp, #56	; 0x38
 8003e0c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e0e:	e0ca      	b.n	8003fa6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	da18      	bge.n	8003e48 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003e16:	1d3b      	adds	r3, r7, #4
 8003e18:	3304      	adds	r3, #4
 8003e1a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10a      	bne.n	8003e38 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e26:	f383 8811 	msr	BASEPRI, r3
 8003e2a:	f3bf 8f6f 	isb	sy
 8003e2e:	f3bf 8f4f 	dsb	sy
 8003e32:	61fb      	str	r3, [r7, #28]
}
 8003e34:	bf00      	nop
 8003e36:	e7fe      	b.n	8003e36 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e3e:	6850      	ldr	r0, [r2, #4]
 8003e40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e42:	6892      	ldr	r2, [r2, #8]
 8003e44:	4611      	mov	r1, r2
 8003e46:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f2c0 80aa 	blt.w	8003fa4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e5e:	3304      	adds	r3, #4
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fe fa0f 	bl	8002284 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e66:	463b      	mov	r3, r7
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff6b 	bl	8003d44 <prvSampleTimeNow>
 8003e6e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b09      	cmp	r3, #9
 8003e74:	f200 8097 	bhi.w	8003fa6 <prvProcessReceivedCommands+0x19e>
 8003e78:	a201      	add	r2, pc, #4	; (adr r2, 8003e80 <prvProcessReceivedCommands+0x78>)
 8003e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7e:	bf00      	nop
 8003e80:	08003ea9 	.word	0x08003ea9
 8003e84:	08003ea9 	.word	0x08003ea9
 8003e88:	08003ea9 	.word	0x08003ea9
 8003e8c:	08003f1d 	.word	0x08003f1d
 8003e90:	08003f31 	.word	0x08003f31
 8003e94:	08003f7b 	.word	0x08003f7b
 8003e98:	08003ea9 	.word	0x08003ea9
 8003e9c:	08003ea9 	.word	0x08003ea9
 8003ea0:	08003f1d 	.word	0x08003f1d
 8003ea4:	08003f31 	.word	0x08003f31
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	18d1      	adds	r1, r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ec8:	f7ff ff5c 	bl	8003d84 <prvInsertTimerInActiveList>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d069      	beq.n	8003fa6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ed8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003edc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d05e      	beq.n	8003fa6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	441a      	add	r2, r3
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003efa:	f7ff fe05 	bl	8003b08 <xTimerGenericCommand>
 8003efe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d14f      	bne.n	8003fa6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8003f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0a:	f383 8811 	msr	BASEPRI, r3
 8003f0e:	f3bf 8f6f 	isb	sy
 8003f12:	f3bf 8f4f 	dsb	sy
 8003f16:	61bb      	str	r3, [r7, #24]
}
 8003f18:	bf00      	nop
 8003f1a:	e7fe      	b.n	8003f1a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003f2e:	e03a      	b.n	8003fa6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f46:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10a      	bne.n	8003f66 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8003f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f54:	f383 8811 	msr	BASEPRI, r3
 8003f58:	f3bf 8f6f 	isb	sy
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	617b      	str	r3, [r7, #20]
}
 8003f62:	bf00      	nop
 8003f64:	e7fe      	b.n	8003f64 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f68:	699a      	ldr	r2, [r3, #24]
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	18d1      	adds	r1, r2, r3
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f74:	f7ff ff06 	bl	8003d84 <prvInsertTimerInActiveList>
					break;
 8003f78:	e015      	b.n	8003fa6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d103      	bne.n	8003f90 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8003f88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f8a:	f000 fbe1 	bl	8004750 <vPortFree>
 8003f8e:	e00a      	b.n	8003fa6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f96:	f023 0301 	bic.w	r3, r3, #1
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003fa2:	e000      	b.n	8003fa6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003fa4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fa6:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <prvProcessReceivedCommands+0x1c0>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	1d39      	adds	r1, r7, #4
 8003fac:	2200      	movs	r2, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7fe fc30 	bl	8002814 <xQueueReceive>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f47f af2a 	bne.w	8003e10 <prvProcessReceivedCommands+0x8>
	}
}
 8003fbc:	bf00      	nop
 8003fbe:	bf00      	nop
 8003fc0:	3730      	adds	r7, #48	; 0x30
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20000c14 	.word	0x20000c14

08003fcc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b088      	sub	sp, #32
 8003fd0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fd2:	e048      	b.n	8004066 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003fd4:	4b2d      	ldr	r3, [pc, #180]	; (800408c <prvSwitchTimerLists+0xc0>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fde:	4b2b      	ldr	r3, [pc, #172]	; (800408c <prvSwitchTimerLists+0xc0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	3304      	adds	r3, #4
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fe f949 	bl	8002284 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	2b00      	cmp	r3, #0
 8004006:	d02e      	beq.n	8004066 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	4413      	add	r3, r2
 8004010:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	429a      	cmp	r2, r3
 8004018:	d90e      	bls.n	8004038 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004026:	4b19      	ldr	r3, [pc, #100]	; (800408c <prvSwitchTimerLists+0xc0>)
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	3304      	adds	r3, #4
 800402e:	4619      	mov	r1, r3
 8004030:	4610      	mov	r0, r2
 8004032:	f7fe f8ee 	bl	8002212 <vListInsert>
 8004036:	e016      	b.n	8004066 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004038:	2300      	movs	r3, #0
 800403a:	9300      	str	r3, [sp, #0]
 800403c:	2300      	movs	r3, #0
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	2100      	movs	r1, #0
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f7ff fd60 	bl	8003b08 <xTimerGenericCommand>
 8004048:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10a      	bne.n	8004066 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004054:	f383 8811 	msr	BASEPRI, r3
 8004058:	f3bf 8f6f 	isb	sy
 800405c:	f3bf 8f4f 	dsb	sy
 8004060:	603b      	str	r3, [r7, #0]
}
 8004062:	bf00      	nop
 8004064:	e7fe      	b.n	8004064 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004066:	4b09      	ldr	r3, [pc, #36]	; (800408c <prvSwitchTimerLists+0xc0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1b1      	bne.n	8003fd4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004070:	4b06      	ldr	r3, [pc, #24]	; (800408c <prvSwitchTimerLists+0xc0>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004076:	4b06      	ldr	r3, [pc, #24]	; (8004090 <prvSwitchTimerLists+0xc4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a04      	ldr	r2, [pc, #16]	; (800408c <prvSwitchTimerLists+0xc0>)
 800407c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800407e:	4a04      	ldr	r2, [pc, #16]	; (8004090 <prvSwitchTimerLists+0xc4>)
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	6013      	str	r3, [r2, #0]
}
 8004084:	bf00      	nop
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20000c0c 	.word	0x20000c0c
 8004090:	20000c10 	.word	0x20000c10

08004094 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800409a:	f000 f96b 	bl	8004374 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800409e:	4b15      	ldr	r3, [pc, #84]	; (80040f4 <prvCheckForValidListAndQueue+0x60>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d120      	bne.n	80040e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80040a6:	4814      	ldr	r0, [pc, #80]	; (80040f8 <prvCheckForValidListAndQueue+0x64>)
 80040a8:	f7fe f862 	bl	8002170 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80040ac:	4813      	ldr	r0, [pc, #76]	; (80040fc <prvCheckForValidListAndQueue+0x68>)
 80040ae:	f7fe f85f 	bl	8002170 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80040b2:	4b13      	ldr	r3, [pc, #76]	; (8004100 <prvCheckForValidListAndQueue+0x6c>)
 80040b4:	4a10      	ldr	r2, [pc, #64]	; (80040f8 <prvCheckForValidListAndQueue+0x64>)
 80040b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80040b8:	4b12      	ldr	r3, [pc, #72]	; (8004104 <prvCheckForValidListAndQueue+0x70>)
 80040ba:	4a10      	ldr	r2, [pc, #64]	; (80040fc <prvCheckForValidListAndQueue+0x68>)
 80040bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80040be:	2300      	movs	r3, #0
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	4b11      	ldr	r3, [pc, #68]	; (8004108 <prvCheckForValidListAndQueue+0x74>)
 80040c4:	4a11      	ldr	r2, [pc, #68]	; (800410c <prvCheckForValidListAndQueue+0x78>)
 80040c6:	2110      	movs	r1, #16
 80040c8:	200a      	movs	r0, #10
 80040ca:	f7fe f96d 	bl	80023a8 <xQueueGenericCreateStatic>
 80040ce:	4603      	mov	r3, r0
 80040d0:	4a08      	ldr	r2, [pc, #32]	; (80040f4 <prvCheckForValidListAndQueue+0x60>)
 80040d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80040d4:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <prvCheckForValidListAndQueue+0x60>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80040dc:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <prvCheckForValidListAndQueue+0x60>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	490b      	ldr	r1, [pc, #44]	; (8004110 <prvCheckForValidListAndQueue+0x7c>)
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe fd86 	bl	8002bf4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040e8:	f000 f974 	bl	80043d4 <vPortExitCritical>
}
 80040ec:	bf00      	nop
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	20000c14 	.word	0x20000c14
 80040f8:	20000be4 	.word	0x20000be4
 80040fc:	20000bf8 	.word	0x20000bf8
 8004100:	20000c0c 	.word	0x20000c0c
 8004104:	20000c10 	.word	0x20000c10
 8004108:	20000cc0 	.word	0x20000cc0
 800410c:	20000c20 	.word	0x20000c20
 8004110:	08004a68 	.word	0x08004a68

08004114 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	3b04      	subs	r3, #4
 8004124:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800412c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3b04      	subs	r3, #4
 8004132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f023 0201 	bic.w	r2, r3, #1
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	3b04      	subs	r3, #4
 8004142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004144:	4a0c      	ldr	r2, [pc, #48]	; (8004178 <pxPortInitialiseStack+0x64>)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	3b14      	subs	r3, #20
 800414e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	3b04      	subs	r3, #4
 800415a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f06f 0202 	mvn.w	r2, #2
 8004162:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3b20      	subs	r3, #32
 8004168:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800416a:	68fb      	ldr	r3, [r7, #12]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	0800417d 	.word	0x0800417d

0800417c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800417c:	b480      	push	{r7}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004186:	4b12      	ldr	r3, [pc, #72]	; (80041d0 <prvTaskExitError+0x54>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800418e:	d00a      	beq.n	80041a6 <prvTaskExitError+0x2a>
	__asm volatile
 8004190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004194:	f383 8811 	msr	BASEPRI, r3
 8004198:	f3bf 8f6f 	isb	sy
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	60fb      	str	r3, [r7, #12]
}
 80041a2:	bf00      	nop
 80041a4:	e7fe      	b.n	80041a4 <prvTaskExitError+0x28>
	__asm volatile
 80041a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041aa:	f383 8811 	msr	BASEPRI, r3
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	60bb      	str	r3, [r7, #8]
}
 80041b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80041ba:	bf00      	nop
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0fc      	beq.n	80041bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	3714      	adds	r7, #20
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	2000000c 	.word	0x2000000c
	...

080041e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80041e0:	4b07      	ldr	r3, [pc, #28]	; (8004200 <pxCurrentTCBConst2>)
 80041e2:	6819      	ldr	r1, [r3, #0]
 80041e4:	6808      	ldr	r0, [r1, #0]
 80041e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ea:	f380 8809 	msr	PSP, r0
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f04f 0000 	mov.w	r0, #0
 80041f6:	f380 8811 	msr	BASEPRI, r0
 80041fa:	4770      	bx	lr
 80041fc:	f3af 8000 	nop.w

08004200 <pxCurrentTCBConst2>:
 8004200:	200006e4 	.word	0x200006e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop

08004208 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004208:	4808      	ldr	r0, [pc, #32]	; (800422c <prvPortStartFirstTask+0x24>)
 800420a:	6800      	ldr	r0, [r0, #0]
 800420c:	6800      	ldr	r0, [r0, #0]
 800420e:	f380 8808 	msr	MSP, r0
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8814 	msr	CONTROL, r0
 800421a:	b662      	cpsie	i
 800421c:	b661      	cpsie	f
 800421e:	f3bf 8f4f 	dsb	sy
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	df00      	svc	0
 8004228:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800422a:	bf00      	nop
 800422c:	e000ed08 	.word	0xe000ed08

08004230 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004236:	4b46      	ldr	r3, [pc, #280]	; (8004350 <xPortStartScheduler+0x120>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a46      	ldr	r2, [pc, #280]	; (8004354 <xPortStartScheduler+0x124>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d10a      	bne.n	8004256 <xPortStartScheduler+0x26>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	613b      	str	r3, [r7, #16]
}
 8004252:	bf00      	nop
 8004254:	e7fe      	b.n	8004254 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004256:	4b3e      	ldr	r3, [pc, #248]	; (8004350 <xPortStartScheduler+0x120>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a3f      	ldr	r2, [pc, #252]	; (8004358 <xPortStartScheduler+0x128>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d10a      	bne.n	8004276 <xPortStartScheduler+0x46>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	60fb      	str	r3, [r7, #12]
}
 8004272:	bf00      	nop
 8004274:	e7fe      	b.n	8004274 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004276:	4b39      	ldr	r3, [pc, #228]	; (800435c <xPortStartScheduler+0x12c>)
 8004278:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	22ff      	movs	r2, #255	; 0xff
 8004286:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004298:	b2da      	uxtb	r2, r3
 800429a:	4b31      	ldr	r3, [pc, #196]	; (8004360 <xPortStartScheduler+0x130>)
 800429c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800429e:	4b31      	ldr	r3, [pc, #196]	; (8004364 <xPortStartScheduler+0x134>)
 80042a0:	2207      	movs	r2, #7
 80042a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042a4:	e009      	b.n	80042ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80042a6:	4b2f      	ldr	r3, [pc, #188]	; (8004364 <xPortStartScheduler+0x134>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	4a2d      	ldr	r2, [pc, #180]	; (8004364 <xPortStartScheduler+0x134>)
 80042ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042b0:	78fb      	ldrb	r3, [r7, #3]
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c2:	2b80      	cmp	r3, #128	; 0x80
 80042c4:	d0ef      	beq.n	80042a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042c6:	4b27      	ldr	r3, [pc, #156]	; (8004364 <xPortStartScheduler+0x134>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f1c3 0307 	rsb	r3, r3, #7
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d00a      	beq.n	80042e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80042d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d6:	f383 8811 	msr	BASEPRI, r3
 80042da:	f3bf 8f6f 	isb	sy
 80042de:	f3bf 8f4f 	dsb	sy
 80042e2:	60bb      	str	r3, [r7, #8]
}
 80042e4:	bf00      	nop
 80042e6:	e7fe      	b.n	80042e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80042e8:	4b1e      	ldr	r3, [pc, #120]	; (8004364 <xPortStartScheduler+0x134>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	4a1d      	ldr	r2, [pc, #116]	; (8004364 <xPortStartScheduler+0x134>)
 80042f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80042f2:	4b1c      	ldr	r3, [pc, #112]	; (8004364 <xPortStartScheduler+0x134>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042fa:	4a1a      	ldr	r2, [pc, #104]	; (8004364 <xPortStartScheduler+0x134>)
 80042fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	b2da      	uxtb	r2, r3
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004306:	4b18      	ldr	r3, [pc, #96]	; (8004368 <xPortStartScheduler+0x138>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a17      	ldr	r2, [pc, #92]	; (8004368 <xPortStartScheduler+0x138>)
 800430c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004310:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <xPortStartScheduler+0x138>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a14      	ldr	r2, [pc, #80]	; (8004368 <xPortStartScheduler+0x138>)
 8004318:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800431c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800431e:	f000 f8dd 	bl	80044dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <xPortStartScheduler+0x13c>)
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004328:	f000 f8fc 	bl	8004524 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800432c:	4b10      	ldr	r3, [pc, #64]	; (8004370 <xPortStartScheduler+0x140>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a0f      	ldr	r2, [pc, #60]	; (8004370 <xPortStartScheduler+0x140>)
 8004332:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004336:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004338:	f7ff ff66 	bl	8004208 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800433c:	f7ff f850 	bl	80033e0 <vTaskSwitchContext>
	prvTaskExitError();
 8004340:	f7ff ff1c 	bl	800417c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	e000ed00 	.word	0xe000ed00
 8004354:	410fc271 	.word	0x410fc271
 8004358:	410fc270 	.word	0x410fc270
 800435c:	e000e400 	.word	0xe000e400
 8004360:	20000d10 	.word	0x20000d10
 8004364:	20000d14 	.word	0x20000d14
 8004368:	e000ed20 	.word	0xe000ed20
 800436c:	2000000c 	.word	0x2000000c
 8004370:	e000ef34 	.word	0xe000ef34

08004374 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	607b      	str	r3, [r7, #4]
}
 800438c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800438e:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <vPortEnterCritical+0x58>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3301      	adds	r3, #1
 8004394:	4a0d      	ldr	r2, [pc, #52]	; (80043cc <vPortEnterCritical+0x58>)
 8004396:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <vPortEnterCritical+0x58>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d10f      	bne.n	80043c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043a0:	4b0b      	ldr	r3, [pc, #44]	; (80043d0 <vPortEnterCritical+0x5c>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80043aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	603b      	str	r3, [r7, #0]
}
 80043bc:	bf00      	nop
 80043be:	e7fe      	b.n	80043be <vPortEnterCritical+0x4a>
	}
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	2000000c 	.word	0x2000000c
 80043d0:	e000ed04 	.word	0xe000ed04

080043d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <vPortExitCritical+0x50>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10a      	bne.n	80043f8 <vPortExitCritical+0x24>
	__asm volatile
 80043e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e6:	f383 8811 	msr	BASEPRI, r3
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	607b      	str	r3, [r7, #4]
}
 80043f4:	bf00      	nop
 80043f6:	e7fe      	b.n	80043f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <vPortExitCritical+0x50>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	3b01      	subs	r3, #1
 80043fe:	4a09      	ldr	r2, [pc, #36]	; (8004424 <vPortExitCritical+0x50>)
 8004400:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004402:	4b08      	ldr	r3, [pc, #32]	; (8004424 <vPortExitCritical+0x50>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d105      	bne.n	8004416 <vPortExitCritical+0x42>
 800440a:	2300      	movs	r3, #0
 800440c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f383 8811 	msr	BASEPRI, r3
}
 8004414:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	2000000c 	.word	0x2000000c
	...

08004430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004430:	f3ef 8009 	mrs	r0, PSP
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	4b15      	ldr	r3, [pc, #84]	; (8004490 <pxCurrentTCBConst>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	f01e 0f10 	tst.w	lr, #16
 8004440:	bf08      	it	eq
 8004442:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004446:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444a:	6010      	str	r0, [r2, #0]
 800444c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004450:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004454:	f380 8811 	msr	BASEPRI, r0
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f7fe ffbe 	bl	80033e0 <vTaskSwitchContext>
 8004464:	f04f 0000 	mov.w	r0, #0
 8004468:	f380 8811 	msr	BASEPRI, r0
 800446c:	bc09      	pop	{r0, r3}
 800446e:	6819      	ldr	r1, [r3, #0]
 8004470:	6808      	ldr	r0, [r1, #0]
 8004472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004476:	f01e 0f10 	tst.w	lr, #16
 800447a:	bf08      	it	eq
 800447c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004480:	f380 8809 	msr	PSP, r0
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	f3af 8000 	nop.w

08004490 <pxCurrentTCBConst>:
 8004490:	200006e4 	.word	0x200006e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop

08004498 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
	__asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	607b      	str	r3, [r7, #4]
}
 80044b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80044b2:	f7fe fedb 	bl	800326c <xTaskIncrementTick>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044bc:	4b06      	ldr	r3, [pc, #24]	; (80044d8 <xPortSysTickHandler+0x40>)
 80044be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	2300      	movs	r3, #0
 80044c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	f383 8811 	msr	BASEPRI, r3
}
 80044ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80044d0:	bf00      	nop
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	e000ed04 	.word	0xe000ed04

080044dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80044e0:	4b0b      	ldr	r3, [pc, #44]	; (8004510 <vPortSetupTimerInterrupt+0x34>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80044e6:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <vPortSetupTimerInterrupt+0x38>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80044ec:	4b0a      	ldr	r3, [pc, #40]	; (8004518 <vPortSetupTimerInterrupt+0x3c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a0a      	ldr	r2, [pc, #40]	; (800451c <vPortSetupTimerInterrupt+0x40>)
 80044f2:	fba2 2303 	umull	r2, r3, r2, r3
 80044f6:	099b      	lsrs	r3, r3, #6
 80044f8:	4a09      	ldr	r2, [pc, #36]	; (8004520 <vPortSetupTimerInterrupt+0x44>)
 80044fa:	3b01      	subs	r3, #1
 80044fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80044fe:	4b04      	ldr	r3, [pc, #16]	; (8004510 <vPortSetupTimerInterrupt+0x34>)
 8004500:	2207      	movs	r2, #7
 8004502:	601a      	str	r2, [r3, #0]
}
 8004504:	bf00      	nop
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	e000e010 	.word	0xe000e010
 8004514:	e000e018 	.word	0xe000e018
 8004518:	20000000 	.word	0x20000000
 800451c:	10624dd3 	.word	0x10624dd3
 8004520:	e000e014 	.word	0xe000e014

08004524 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004524:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004534 <vPortEnableVFP+0x10>
 8004528:	6801      	ldr	r1, [r0, #0]
 800452a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800452e:	6001      	str	r1, [r0, #0]
 8004530:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004532:	bf00      	nop
 8004534:	e000ed88 	.word	0xe000ed88

08004538 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800453e:	f3ef 8305 	mrs	r3, IPSR
 8004542:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b0f      	cmp	r3, #15
 8004548:	d914      	bls.n	8004574 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800454a:	4a17      	ldr	r2, [pc, #92]	; (80045a8 <vPortValidateInterruptPriority+0x70>)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4413      	add	r3, r2
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004554:	4b15      	ldr	r3, [pc, #84]	; (80045ac <vPortValidateInterruptPriority+0x74>)
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	7afa      	ldrb	r2, [r7, #11]
 800455a:	429a      	cmp	r2, r3
 800455c:	d20a      	bcs.n	8004574 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800455e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	607b      	str	r3, [r7, #4]
}
 8004570:	bf00      	nop
 8004572:	e7fe      	b.n	8004572 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004574:	4b0e      	ldr	r3, [pc, #56]	; (80045b0 <vPortValidateInterruptPriority+0x78>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800457c:	4b0d      	ldr	r3, [pc, #52]	; (80045b4 <vPortValidateInterruptPriority+0x7c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d90a      	bls.n	800459a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	603b      	str	r3, [r7, #0]
}
 8004596:	bf00      	nop
 8004598:	e7fe      	b.n	8004598 <vPortValidateInterruptPriority+0x60>
	}
 800459a:	bf00      	nop
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	e000e3f0 	.word	0xe000e3f0
 80045ac:	20000d10 	.word	0x20000d10
 80045b0:	e000ed0c 	.word	0xe000ed0c
 80045b4:	20000d14 	.word	0x20000d14

080045b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	; 0x28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80045c0:	2300      	movs	r3, #0
 80045c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80045c4:	f7fe fd96 	bl	80030f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80045c8:	4b5b      	ldr	r3, [pc, #364]	; (8004738 <pvPortMalloc+0x180>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80045d0:	f000 f920 	bl	8004814 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045d4:	4b59      	ldr	r3, [pc, #356]	; (800473c <pvPortMalloc+0x184>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4013      	ands	r3, r2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f040 8093 	bne.w	8004708 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01d      	beq.n	8004624 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80045e8:	2208      	movs	r2, #8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4413      	add	r3, r2
 80045ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d014      	beq.n	8004624 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f023 0307 	bic.w	r3, r3, #7
 8004600:	3308      	adds	r3, #8
 8004602:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <pvPortMalloc+0x6c>
	__asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	617b      	str	r3, [r7, #20]
}
 8004620:	bf00      	nop
 8004622:	e7fe      	b.n	8004622 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d06e      	beq.n	8004708 <pvPortMalloc+0x150>
 800462a:	4b45      	ldr	r3, [pc, #276]	; (8004740 <pvPortMalloc+0x188>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d869      	bhi.n	8004708 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004634:	4b43      	ldr	r3, [pc, #268]	; (8004744 <pvPortMalloc+0x18c>)
 8004636:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004638:	4b42      	ldr	r3, [pc, #264]	; (8004744 <pvPortMalloc+0x18c>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800463e:	e004      	b.n	800464a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	429a      	cmp	r2, r3
 8004652:	d903      	bls.n	800465c <pvPortMalloc+0xa4>
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1f1      	bne.n	8004640 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800465c:	4b36      	ldr	r3, [pc, #216]	; (8004738 <pvPortMalloc+0x180>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004662:	429a      	cmp	r2, r3
 8004664:	d050      	beq.n	8004708 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2208      	movs	r2, #8
 800466c:	4413      	add	r3, r2
 800466e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	1ad2      	subs	r2, r2, r3
 8004680:	2308      	movs	r3, #8
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	429a      	cmp	r2, r3
 8004686:	d91f      	bls.n	80046c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4413      	add	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00a      	beq.n	80046b0 <pvPortMalloc+0xf8>
	__asm volatile
 800469a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469e:	f383 8811 	msr	BASEPRI, r3
 80046a2:	f3bf 8f6f 	isb	sy
 80046a6:	f3bf 8f4f 	dsb	sy
 80046aa:	613b      	str	r3, [r7, #16]
}
 80046ac:	bf00      	nop
 80046ae:	e7fe      	b.n	80046ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	685a      	ldr	r2, [r3, #4]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	1ad2      	subs	r2, r2, r3
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046c2:	69b8      	ldr	r0, [r7, #24]
 80046c4:	f000 f908 	bl	80048d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046c8:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <pvPortMalloc+0x188>)
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	4a1b      	ldr	r2, [pc, #108]	; (8004740 <pvPortMalloc+0x188>)
 80046d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046d6:	4b1a      	ldr	r3, [pc, #104]	; (8004740 <pvPortMalloc+0x188>)
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <pvPortMalloc+0x190>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d203      	bcs.n	80046ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80046e2:	4b17      	ldr	r3, [pc, #92]	; (8004740 <pvPortMalloc+0x188>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a18      	ldr	r2, [pc, #96]	; (8004748 <pvPortMalloc+0x190>)
 80046e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	4b13      	ldr	r3, [pc, #76]	; (800473c <pvPortMalloc+0x184>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80046fe:	4b13      	ldr	r3, [pc, #76]	; (800474c <pvPortMalloc+0x194>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	3301      	adds	r3, #1
 8004704:	4a11      	ldr	r2, [pc, #68]	; (800474c <pvPortMalloc+0x194>)
 8004706:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004708:	f7fe fd02 	bl	8003110 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 0307 	and.w	r3, r3, #7
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <pvPortMalloc+0x174>
	__asm volatile
 8004716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800471a:	f383 8811 	msr	BASEPRI, r3
 800471e:	f3bf 8f6f 	isb	sy
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	60fb      	str	r3, [r7, #12]
}
 8004728:	bf00      	nop
 800472a:	e7fe      	b.n	800472a <pvPortMalloc+0x172>
	return pvReturn;
 800472c:	69fb      	ldr	r3, [r7, #28]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3728      	adds	r7, #40	; 0x28
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20004920 	.word	0x20004920
 800473c:	20004934 	.word	0x20004934
 8004740:	20004924 	.word	0x20004924
 8004744:	20004918 	.word	0x20004918
 8004748:	20004928 	.word	0x20004928
 800474c:	2000492c 	.word	0x2000492c

08004750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d04d      	beq.n	80047fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004762:	2308      	movs	r3, #8
 8004764:	425b      	negs	r3, r3
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4413      	add	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	4b24      	ldr	r3, [pc, #144]	; (8004808 <vPortFree+0xb8>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4013      	ands	r3, r2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10a      	bne.n	8004794 <vPortFree+0x44>
	__asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	60fb      	str	r3, [r7, #12]
}
 8004790:	bf00      	nop
 8004792:	e7fe      	b.n	8004792 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00a      	beq.n	80047b2 <vPortFree+0x62>
	__asm volatile
 800479c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a0:	f383 8811 	msr	BASEPRI, r3
 80047a4:	f3bf 8f6f 	isb	sy
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	60bb      	str	r3, [r7, #8]
}
 80047ae:	bf00      	nop
 80047b0:	e7fe      	b.n	80047b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	4b14      	ldr	r3, [pc, #80]	; (8004808 <vPortFree+0xb8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4013      	ands	r3, r2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d01e      	beq.n	80047fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d11a      	bne.n	80047fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	4b0e      	ldr	r3, [pc, #56]	; (8004808 <vPortFree+0xb8>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	43db      	mvns	r3, r3
 80047d2:	401a      	ands	r2, r3
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80047d8:	f7fe fc8c 	bl	80030f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	4b0a      	ldr	r3, [pc, #40]	; (800480c <vPortFree+0xbc>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4413      	add	r3, r2
 80047e6:	4a09      	ldr	r2, [pc, #36]	; (800480c <vPortFree+0xbc>)
 80047e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80047ea:	6938      	ldr	r0, [r7, #16]
 80047ec:	f000 f874 	bl	80048d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <vPortFree+0xc0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	3301      	adds	r3, #1
 80047f6:	4a06      	ldr	r2, [pc, #24]	; (8004810 <vPortFree+0xc0>)
 80047f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80047fa:	f7fe fc89 	bl	8003110 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80047fe:	bf00      	nop
 8004800:	3718      	adds	r7, #24
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20004934 	.word	0x20004934
 800480c:	20004924 	.word	0x20004924
 8004810:	20004930 	.word	0x20004930

08004814 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800481a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800481e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004820:	4b27      	ldr	r3, [pc, #156]	; (80048c0 <prvHeapInit+0xac>)
 8004822:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00c      	beq.n	8004848 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	3307      	adds	r3, #7
 8004832:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f023 0307 	bic.w	r3, r3, #7
 800483a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	4a1f      	ldr	r2, [pc, #124]	; (80048c0 <prvHeapInit+0xac>)
 8004844:	4413      	add	r3, r2
 8004846:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800484c:	4a1d      	ldr	r2, [pc, #116]	; (80048c4 <prvHeapInit+0xb0>)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004852:	4b1c      	ldr	r3, [pc, #112]	; (80048c4 <prvHeapInit+0xb0>)
 8004854:	2200      	movs	r2, #0
 8004856:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	4413      	add	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004860:	2208      	movs	r2, #8
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 0307 	bic.w	r3, r3, #7
 800486e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	4a15      	ldr	r2, [pc, #84]	; (80048c8 <prvHeapInit+0xb4>)
 8004874:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004876:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <prvHeapInit+0xb4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2200      	movs	r2, #0
 800487c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800487e:	4b12      	ldr	r3, [pc, #72]	; (80048c8 <prvHeapInit+0xb4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	1ad2      	subs	r2, r2, r3
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004894:	4b0c      	ldr	r3, [pc, #48]	; (80048c8 <prvHeapInit+0xb4>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	; (80048cc <prvHeapInit+0xb8>)
 80048a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4a09      	ldr	r2, [pc, #36]	; (80048d0 <prvHeapInit+0xbc>)
 80048aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048ac:	4b09      	ldr	r3, [pc, #36]	; (80048d4 <prvHeapInit+0xc0>)
 80048ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048b2:	601a      	str	r2, [r3, #0]
}
 80048b4:	bf00      	nop
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	20000d18 	.word	0x20000d18
 80048c4:	20004918 	.word	0x20004918
 80048c8:	20004920 	.word	0x20004920
 80048cc:	20004928 	.word	0x20004928
 80048d0:	20004924 	.word	0x20004924
 80048d4:	20004934 	.word	0x20004934

080048d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80048e0:	4b28      	ldr	r3, [pc, #160]	; (8004984 <prvInsertBlockIntoFreeList+0xac>)
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	e002      	b.n	80048ec <prvInsertBlockIntoFreeList+0x14>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d8f7      	bhi.n	80048e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	4413      	add	r3, r2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	429a      	cmp	r2, r3
 8004906:	d108      	bne.n	800491a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	441a      	add	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	441a      	add	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d118      	bne.n	8004960 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	4b15      	ldr	r3, [pc, #84]	; (8004988 <prvInsertBlockIntoFreeList+0xb0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d00d      	beq.n	8004956 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	441a      	add	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	e008      	b.n	8004968 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004956:	4b0c      	ldr	r3, [pc, #48]	; (8004988 <prvInsertBlockIntoFreeList+0xb0>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e003      	b.n	8004968 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	429a      	cmp	r2, r3
 800496e:	d002      	beq.n	8004976 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004976:	bf00      	nop
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20004918 	.word	0x20004918
 8004988:	20004920 	.word	0x20004920

0800498c <__libc_init_array>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	4d0d      	ldr	r5, [pc, #52]	; (80049c4 <__libc_init_array+0x38>)
 8004990:	4c0d      	ldr	r4, [pc, #52]	; (80049c8 <__libc_init_array+0x3c>)
 8004992:	1b64      	subs	r4, r4, r5
 8004994:	10a4      	asrs	r4, r4, #2
 8004996:	2600      	movs	r6, #0
 8004998:	42a6      	cmp	r6, r4
 800499a:	d109      	bne.n	80049b0 <__libc_init_array+0x24>
 800499c:	4d0b      	ldr	r5, [pc, #44]	; (80049cc <__libc_init_array+0x40>)
 800499e:	4c0c      	ldr	r4, [pc, #48]	; (80049d0 <__libc_init_array+0x44>)
 80049a0:	f000 f82e 	bl	8004a00 <_init>
 80049a4:	1b64      	subs	r4, r4, r5
 80049a6:	10a4      	asrs	r4, r4, #2
 80049a8:	2600      	movs	r6, #0
 80049aa:	42a6      	cmp	r6, r4
 80049ac:	d105      	bne.n	80049ba <__libc_init_array+0x2e>
 80049ae:	bd70      	pop	{r4, r5, r6, pc}
 80049b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049b4:	4798      	blx	r3
 80049b6:	3601      	adds	r6, #1
 80049b8:	e7ee      	b.n	8004998 <__libc_init_array+0xc>
 80049ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80049be:	4798      	blx	r3
 80049c0:	3601      	adds	r6, #1
 80049c2:	e7f2      	b.n	80049aa <__libc_init_array+0x1e>
 80049c4:	08004a90 	.word	0x08004a90
 80049c8:	08004a90 	.word	0x08004a90
 80049cc:	08004a90 	.word	0x08004a90
 80049d0:	08004a94 	.word	0x08004a94

080049d4 <memcpy>:
 80049d4:	440a      	add	r2, r1
 80049d6:	4291      	cmp	r1, r2
 80049d8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80049dc:	d100      	bne.n	80049e0 <memcpy+0xc>
 80049de:	4770      	bx	lr
 80049e0:	b510      	push	{r4, lr}
 80049e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049ea:	4291      	cmp	r1, r2
 80049ec:	d1f9      	bne.n	80049e2 <memcpy+0xe>
 80049ee:	bd10      	pop	{r4, pc}

080049f0 <memset>:
 80049f0:	4402      	add	r2, r0
 80049f2:	4603      	mov	r3, r0
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d100      	bne.n	80049fa <memset+0xa>
 80049f8:	4770      	bx	lr
 80049fa:	f803 1b01 	strb.w	r1, [r3], #1
 80049fe:	e7f9      	b.n	80049f4 <memset+0x4>

08004a00 <_init>:
 8004a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a02:	bf00      	nop
 8004a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a06:	bc08      	pop	{r3}
 8004a08:	469e      	mov	lr, r3
 8004a0a:	4770      	bx	lr

08004a0c <_fini>:
 8004a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0e:	bf00      	nop
 8004a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a12:	bc08      	pop	{r3}
 8004a14:	469e      	mov	lr, r3
 8004a16:	4770      	bx	lr
