$comment
	File created using the following command:
		vcd file nand_vhdl.msim.vcd -direction
$end
$date
	Sun Apr 04 18:41:11 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module nand_vhdl_vlg_vec_tst $end
$var reg 1 ! IN_A $end
$var reg 1 " IN_B $end
$var wire 1 # OUT_C $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + IN_A~combout $end
$var wire 1 , IN_B~combout $end
$var wire 1 - Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
0%
1&
x'
1(
1)
1*
0+
0,
1-
$end
#50000
1!
1+
0$
#60000
1"
0!
1,
0+
1$
#70000
1!
1+
0$
0-
0#
#80000
0"
0,
1$
1-
1#
#90000
0!
0+
0$
#100000
1"
1,
1$
#120000
1!
1+
0$
0-
0#
#130000
0"
0!
0,
0+
1$
1-
1#
#140000
1"
1,
0$
#150000
0"
0,
1$
#170000
1"
1,
0$
#180000
1!
0"
1+
0,
1$
#190000
0!
0+
0$
#200000
1!
1+
1$
#210000
1"
0!
1,
0+
0$
#220000
0"
0,
1$
#230000
1!
1+
0$
#240000
0!
0+
1$
#250000
1"
1,
0$
#260000
1!
0"
1+
0,
1$
#270000
0!
1"
0+
1,
0$
#280000
0"
0,
1$
#290000
1!
1"
1+
1,
0$
0-
0#
#300000
0!
0+
1$
1-
1#
#310000
0"
1!
0,
1+
0$
#320000
1"
0!
1,
0+
1$
#330000
0"
0,
0$
#340000
1!
1"
1+
1,
1$
0-
0#
#350000
0!
0"
0+
0,
0$
1-
1#
#380000
1"
1,
1$
#390000
1!
0"
1+
0,
0$
#400000
1"
1,
1$
0-
0#
#420000
0"
0,
0$
1-
1#
#430000
0!
0+
1$
#440000
1"
1,
0$
#450000
0"
0,
1$
#470000
1!
1"
1+
1,
0$
0-
0#
#480000
0!
0"
0+
0,
1$
1-
1#
#1000000
