// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module scaleRange (
        ap_clk,
        ap_rst,
        x,
        destFrom_V,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [10:0] x;
input  [14:0] destFrom_V;
output  [14:0] ap_return;
input   ap_ce;

reg   [14:0] destFrom_V_read_reg_128;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [14:0] tmp_4_cast_reg_133;
wire   [13:0] tmp_1_fu_56_p1;
wire   [13:0] r_V_fu_60_p2;
wire   [37:0] grp_fu_119_p3;
wire   [24:0] tmp_fu_78_p4;
wire   [37:0] tmp_2_fu_87_p3;
wire   [37:0] mul_fu_99_p1;
wire   [76:0] mul_fu_99_p2;
wire   [23:0] grp_fu_119_p1;
wire   [13:0] grp_fu_119_p2;
wire   [37:0] grp_fu_119_p20;
wire   [76:0] mul_fu_99_p10;

rcReceiver_am_addbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 38 ))
rcReceiver_am_addbkb_U1(
    .din0(24'd15138816),
    .din1(grp_fu_119_p1),
    .din2(grp_fu_119_p2),
    .dout(grp_fu_119_p3)
);

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        destFrom_V_read_reg_128 <= destFrom_V;
        tmp_4_cast_reg_133 <= {{mul_fu_99_p2[76:62]}};
    end
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = (tmp_4_cast_reg_133 + destFrom_V_read_reg_128);

assign grp_fu_119_p1 = {{x}, {13'd0}};

assign grp_fu_119_p2 = grp_fu_119_p20;

assign grp_fu_119_p20 = r_V_fu_60_p2;

assign mul_fu_99_p1 = mul_fu_99_p10;

assign mul_fu_99_p10 = tmp_2_fu_87_p3;

assign mul_fu_99_p2 = (77'd351843720889 * mul_fu_99_p1);

assign r_V_fu_60_p2 = (14'd8183 - tmp_1_fu_56_p1);

assign tmp_1_fu_56_p1 = destFrom_V[13:0];

assign tmp_2_fu_87_p3 = {{tmp_fu_78_p4}, {13'd0}};

assign tmp_fu_78_p4 = {{grp_fu_119_p3[37:13]}};

endmodule //scaleRange
