#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021de014fbd0 .scope module, "tt_um_jk2102_tb" "tt_um_jk2102_tb" 2 3;
 .timescale -6 -9;
L_0000021de01424b0 .functor BUFZ 1, L_0000021de01ff690, C4<0>, C4<0>, C4<0>;
L_0000021de0141db0 .functor BUFZ 1, L_0000021de01ffd70, C4<0>, C4<0>, C4<0>;
v0000021de01b2a80_0 .net *"_ivl_12", 5 0, L_0000021de01feab0;  1 drivers
v0000021de01b3d40_0 .net *"_ivl_14", 0 0, L_0000021de01ff870;  1 drivers
v0000021de01b2300_0 .net *"_ivl_21", 5 0, L_0000021de01feb50;  1 drivers
v0000021de01b2620_0 .net *"_ivl_23", 0 0, L_0000021de01fefb0;  1 drivers
v0000021de01b2bc0_0 .net *"_ivl_3", 0 0, L_0000021de01424b0;  1 drivers
v0000021de01b28a0_0 .net *"_ivl_7", 0 0, L_0000021de0141db0;  1 drivers
L_0000021de01b4a20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021de01b29e0_0 .net/2u *"_ivl_8", 5 0, L_0000021de01b4a20;  1 drivers
v0000021de01b2c60_0 .var "clk_tb", 0 0;
v0000021de01b3e80_0 .var "ena_tb", 0 0;
v0000021de01b2080_0 .var "rst_n_tb", 0 0;
v0000021de01b26c0_0 .var "scl_out_tb", 0 0;
v0000021de01b2d00_0 .net "sda_in_tb", 0 0, L_0000021de01ff690;  1 drivers
v0000021de01b3340_0 .net "sda_oe_tb", 0 0, L_0000021de01ffd70;  1 drivers
v0000021de01b2760_0 .var "sda_out_tb", 0 0;
v0000021de01b2b20_0 .var "ui_in_tb", 7 0;
v0000021de01b2800_0 .net "uio_oe_tb", 7 0, L_0000021de01ff9b0;  1 drivers
v0000021de01b2940_0 .net "uio_out_tb", 7 0, L_0000021de01ff230;  1 drivers
v0000021de01b3ac0_0 .net "uo_out_tb", 7 0, L_0000021de01ff4b0;  1 drivers
L_0000021de01ff410 .concat [ 1 1 6 0], v0000021de01b26c0_0, v0000021de01b2760_0, L_0000021de01b4a20;
L_0000021de01ff230 .concat8 [ 1 1 6 0], L_0000021de01ff870, L_0000021de01424b0, L_0000021de01feab0;
L_0000021de01feab0 .part L_0000021de01ff7d0, 2, 6;
L_0000021de01ff690 .part L_0000021de01ff7d0, 1, 1;
L_0000021de01ff870 .part L_0000021de01ff7d0, 0, 1;
L_0000021de01ff9b0 .concat8 [ 1 1 6 0], L_0000021de01fefb0, L_0000021de0141db0, L_0000021de01feb50;
L_0000021de01feb50 .part L_0000021de01fec90, 2, 6;
L_0000021de01ffd70 .part L_0000021de01fec90, 1, 1;
L_0000021de01fefb0 .part L_0000021de01fec90, 0, 1;
S_0000021de0116500 .scope module, "dut" "tt_um_jk2102" 2 20, 3 4 0, S_0000021de014fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000021de0142b40 .functor AND 1, v0000021de01b3e80_0, L_0000021de0142ad0, C4<1>, C4<1>;
L_0000021de01422f0 .functor AND 1, L_0000021de0142b40, L_0000021de01ffcd0, C4<1>, C4<1>;
L_0000021de01421a0 .functor AND 1, v0000021de01b3e80_0, L_0000021de0142ad0, C4<1>, C4<1>;
L_0000021de01b4048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01afa00_0 .net/2u *"_ivl_0", 0 0, L_0000021de01b4048;  1 drivers
v0000021de01af320_0 .net *"_ivl_14", 0 0, L_0000021de0142b40;  1 drivers
v0000021de01aece0_0 .net *"_ivl_17", 0 0, L_0000021de01ffcd0;  1 drivers
L_0000021de01b45a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01afaa0_0 .net/2u *"_ivl_26", 0 0, L_0000021de01b45a0;  1 drivers
L_0000021de01b45e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01afb40_0 .net/2u *"_ivl_28", 0 0, L_0000021de01b45e8;  1 drivers
L_0000021de01b4630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01ae060_0 .net/2u *"_ivl_30", 0 0, L_0000021de01b4630;  1 drivers
L_0000021de01b4678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b1ab0_0 .net/2u *"_ivl_32", 0 0, L_0000021de01b4678;  1 drivers
L_0000021de01b46c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b0570_0 .net/2u *"_ivl_34", 0 0, L_0000021de01b46c0;  1 drivers
L_0000021de01b4708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b1650_0 .net/2u *"_ivl_36", 0 0, L_0000021de01b4708;  1 drivers
L_0000021de01b4750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b0b10_0 .net/2u *"_ivl_38", 0 0, L_0000021de01b4750;  1 drivers
L_0000021de01b4120 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000021de01b0d90_0 .net/2u *"_ivl_4", 2 0, L_0000021de01b4120;  1 drivers
L_0000021de01b4798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b1b50_0 .net/2u *"_ivl_42", 0 0, L_0000021de01b4798;  1 drivers
L_0000021de01b47e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b01b0_0 .net/2u *"_ivl_44", 0 0, L_0000021de01b47e0;  1 drivers
L_0000021de01b4828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b1bf0_0 .net/2u *"_ivl_46", 0 0, L_0000021de01b4828;  1 drivers
L_0000021de01b4870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b16f0_0 .net/2u *"_ivl_48", 0 0, L_0000021de01b4870;  1 drivers
L_0000021de01b48b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b18d0_0 .net/2u *"_ivl_50", 0 0, L_0000021de01b48b8;  1 drivers
L_0000021de01b4900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b0390_0 .net/2u *"_ivl_52", 0 0, L_0000021de01b4900;  1 drivers
v0000021de01b1150_0 .net *"_ivl_55", 0 0, L_0000021de01ff190;  1 drivers
L_0000021de01b4948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021de01b11f0_0 .net/2u *"_ivl_56", 0 0, L_0000021de01b4948;  1 drivers
L_0000021de01b4990 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v0000021de01b0250_0 .net/2u *"_ivl_60", 6 0, L_0000021de01b4990;  1 drivers
v0000021de01b0610_0 .net *"_ivl_62", 7 0, L_0000021de01ff730;  1 drivers
L_0000021de01b49d8 .functor BUFT 1, C4<1000000>, C4<0>, C4<0>, C4<0>;
v0000021de01b1e70_0 .net/2u *"_ivl_64", 6 0, L_0000021de01b49d8;  1 drivers
v0000021de01b0c50_0 .net *"_ivl_66", 7 0, L_0000021de01fef10;  1 drivers
v0000021de01b02f0_0 .net *"_ivl_7", 3 0, L_0000021de01b3b60;  1 drivers
v0000021de01b1970_0 .net "clk", 0 0, v0000021de01b2c60_0;  1 drivers
v0000021de01b0bb0_0 .net "clk_div", 4 0, L_0000021de0142210;  1 drivers
v0000021de01b1a10_0 .net "count", 7 0, L_0000021de0142360;  1 drivers
v0000021de01b06b0_0 .net "count_done", 7 0, L_0000021de0141cd0;  1 drivers
v0000021de01b0750_0 .net "div_clk", 0 0, L_0000021de01b38e0;  1 drivers
v0000021de01b1830_0 .net "done", 0 0, v0000021de018d620_0;  1 drivers
v0000021de01b0e30_0 .net "ena", 0 0, v0000021de01b3e80_0;  1 drivers
v0000021de01b1790_0 .net "period", 13 0, L_0000021de01b3a20;  1 drivers
v0000021de01b1c90_0 .net "pulse_out", 0 0, v0000021de018d260_0;  1 drivers
v0000021de01b0430_0 .net "reg_data_addr", 7 0, v0000021de018c2c0_0;  1 drivers
v0000021de01b0ed0_0 .net "reg_data_in", 7 0, L_0000021de01b3ca0;  1 drivers
v0000021de01b1d30_0 .net "reg_data_out", 7 0, v0000021de018c360_0;  1 drivers
v0000021de01b07f0_0 .net "reg_write", 0 0, v0000021de018bfa0_0;  1 drivers
v0000021de01b10b0_0 .net "rst_n", 0 0, v0000021de01b2080_0;  1 drivers
v0000021de01b1dd0_0 .net "rstn_int", 0 0, L_0000021de01b35c0;  1 drivers
v0000021de01b1f10_0 .net "run_ppt", 0 0, L_0000021de0142ad0;  1 drivers
v0000021de01b1290_0 .net "scl", 0 0, L_0000021de01ff910;  1 drivers
v0000021de01b1330_0 .net "sda", 0 0, L_0000021de01fe650;  1 drivers
v0000021de01b0cf0_0 .net "sda_out", 0 0, v0000021de018bbe0_0;  1 drivers
v0000021de01b0890_0 .net "ui_in", 7 0, v0000021de01b2b20_0;  1 drivers
v0000021de01b0930_0 .net "uio_in", 7 0, L_0000021de01ff410;  1 drivers
v0000021de01b0070_0 .net "uio_oe", 7 0, L_0000021de01fec90;  1 drivers
v0000021de01b0110_0 .net "uio_out", 7 0, L_0000021de01ff7d0;  1 drivers
v0000021de01b04d0_0 .net "uo_out", 7 0, L_0000021de01ff4b0;  alias, 1 drivers
v0000021de01b1470_0 .net "width", 13 0, L_0000021de01b3c00;  1 drivers
L_0000021de01b35c0 .functor MUXZ 1, L_0000021de01b4048, v0000021de01b2080_0, v0000021de01b3e80_0, C4<>;
L_0000021de01b3b60 .part v0000021de01b2b20_0, 0, 4;
L_0000021de01b2ee0 .concat [ 4 3 0 0], L_0000021de01b3b60, L_0000021de01b4120;
L_0000021de01b3de0 .part v0000021de018c2c0_0, 0, 4;
L_0000021de01fe830 .part v0000021de01b2b20_0, 4, 1;
L_0000021de01ffcd0 .reduce/nor v0000021de018d620_0;
L_0000021de01ff910 .part L_0000021de01ff410, 0, 1;
L_0000021de01fe650 .part L_0000021de01ff410, 1, 1;
LS_0000021de01ff7d0_0_0 .concat [ 1 1 1 1], L_0000021de01b4750, v0000021de018bbe0_0, L_0000021de01b4708, L_0000021de01b46c0;
LS_0000021de01ff7d0_0_4 .concat [ 1 1 1 1], L_0000021de01b4678, L_0000021de01b4630, L_0000021de01b45e8, L_0000021de01b45a0;
L_0000021de01ff7d0 .concat [ 4 4 0 0], LS_0000021de01ff7d0_0_0, LS_0000021de01ff7d0_0_4;
L_0000021de01ff190 .reduce/nor v0000021de018bbe0_0;
LS_0000021de01fec90_0_0 .concat [ 1 1 1 1], L_0000021de01b4948, L_0000021de01ff190, L_0000021de01b4900, L_0000021de01b48b8;
LS_0000021de01fec90_0_4 .concat [ 1 1 1 1], L_0000021de01b4870, L_0000021de01b4828, L_0000021de01b47e0, L_0000021de01b4798;
L_0000021de01fec90 .concat [ 4 4 0 0], LS_0000021de01fec90_0_0, LS_0000021de01fec90_0_4;
L_0000021de01ff730 .concat [ 7 1 0 0], L_0000021de01b4990, L_0000021de01b38e0;
L_0000021de01fef10 .concat [ 7 1 0 0], L_0000021de01b49d8, L_0000021de01b38e0;
L_0000021de01ff4b0 .functor MUXZ 8, L_0000021de01fef10, L_0000021de01ff730, v0000021de018d260_0, C4<>;
S_0000021de0116690 .scope module, "clk_div_inst" "clock_divider" 3 32, 4 3 0, S_0000021de0116500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
L_0000021de01b4090 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0000021de013dec0_0 .net/2u *"_ivl_0", 4 0, L_0000021de01b4090;  1 drivers
v0000021de013e780_0 .net *"_ivl_2", 0 0, L_0000021de01b2da0;  1 drivers
L_0000021de01b40d8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0000021de013f040_0 .net/2u *"_ivl_4", 4 0, L_0000021de01b40d8;  1 drivers
v0000021de013f400_0 .net *"_ivl_6", 4 0, L_0000021de01b2e40;  1 drivers
v0000021de013fa40_0 .net "clk", 0 0, v0000021de01b2c60_0;  alias, 1 drivers
v0000021de013e000_0 .net "clk_out", 0 0, L_0000021de01b38e0;  alias, 1 drivers
v0000021de013e1e0_0 .var "counter", 25 0;
v0000021de013e8c0_0 .net "rst_n", 0 0, L_0000021de01b35c0;  alias, 1 drivers
v0000021de013e460_0 .net "sel", 4 0, L_0000021de0142210;  alias, 1 drivers
v0000021de013e5a0_0 .var "sel_r", 4 0;
E_0000021de014a430/0 .event negedge, v0000021de013e8c0_0;
E_0000021de014a430/1 .event posedge, v0000021de013fa40_0;
E_0000021de014a430 .event/or E_0000021de014a430/0, E_0000021de014a430/1;
L_0000021de01b2da0 .cmp/gt 5, L_0000021de01b4090, v0000021de013e5a0_0;
L_0000021de01b2e40 .functor MUXZ 5, L_0000021de01b40d8, v0000021de013e5a0_0, L_0000021de01b2da0, C4<>;
L_0000021de01b38e0 .part/v v0000021de013e1e0_0, L_0000021de01b2e40, 1;
S_0000021de00e0570 .scope module, "i2c_slave_inst" "i2c_slave" 3 40, 5 3 0, S_0000021de0116500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 7 "slv_addr_in";
    .port_info 5 /INPUT 8 "reg_data_in";
    .port_info 6 /OUTPUT 8 "reg_data_out";
    .port_info 7 /OUTPUT 8 "reg_data_addr";
    .port_info 8 /OUTPUT 1 "reg_write";
P_0000021de00e0700 .param/l "ACK_ADDR" 1 5 22, C4<011>;
P_0000021de00e0738 .param/l "ACK_DATA" 1 5 25, C4<110>;
P_0000021de00e0770 .param/l "ADDR" 1 5 21, C4<010>;
P_0000021de00e07a8 .param/l "IDLE" 1 5 19, C4<000>;
P_0000021de00e07e0 .param/l "READ" 1 5 23, C4<100>;
P_0000021de00e0818 .param/l "STOPorSTART" 1 5 26, C4<111>;
P_0000021de00e0850 .param/l "WRITE" 1 5 24, C4<101>;
v0000021de013e960_0 .var "bit_count", 2 0;
v0000021de013ebe0_0 .var "data_in", 7 0;
v0000021de018d440_0 .var "data_out", 7 0;
v0000021de018d800_0 .var "reg_addr_or_data", 0 0;
v0000021de018c2c0_0 .var "reg_data_addr", 7 0;
v0000021de018cc20_0 .net "reg_data_in", 7 0, L_0000021de01b3ca0;  alias, 1 drivers
v0000021de018c360_0 .var "reg_data_out", 7 0;
v0000021de018bfa0_0 .var "reg_write", 0 0;
v0000021de018c0e0_0 .net "rstn", 0 0, L_0000021de01b35c0;  alias, 1 drivers
v0000021de018d4e0_0 .net "scl", 0 0, L_0000021de01ff910;  alias, 1 drivers
v0000021de018c220_0 .net "sda", 0 0, L_0000021de01fe650;  alias, 1 drivers
v0000021de018bbe0_0 .var "sda_out", 0 0;
v0000021de018c400_0 .var "slave_address", 6 0;
v0000021de018ce00_0 .net "slv_addr_in", 6 0, L_0000021de01b2ee0;  1 drivers
v0000021de018cea0_0 .var "start_pattern", 0 0;
v0000021de018d580_0 .var "state", 2 0;
v0000021de018c720_0 .var "stop_pattern", 0 0;
E_0000021de014a2b0/0 .event negedge, v0000021de013e8c0_0;
E_0000021de014a2b0/1 .event posedge, v0000021de018d4e0_0;
E_0000021de014a2b0 .event/or E_0000021de014a2b0/0, E_0000021de014a2b0/1;
E_0000021de014a630 .event negedge, v0000021de013e8c0_0, v0000021de018d4e0_0;
E_0000021de0149bf0/0 .event negedge, v0000021de013e8c0_0;
E_0000021de0149bf0/1 .event posedge, v0000021de018c220_0;
E_0000021de0149bf0 .event/or E_0000021de0149bf0/0, E_0000021de0149bf0/1;
E_0000021de014a970 .event negedge, v0000021de013e8c0_0, v0000021de018c220_0;
S_0000021de00e8d60 .scope module, "pulse_counter_inst" "pulse_counter" 3 87, 6 2 0, S_0000021de0116500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 8 "load_count";
    .port_info 5 /OUTPUT 8 "count";
    .port_info 6 /OUTPUT 1 "done";
L_0000021de0141cd0 .functor BUFZ 8, v0000021de018c540_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021de018d3a0_0 .net "clk", 0 0, L_0000021de01b38e0;  alias, 1 drivers
v0000021de018ba00_0 .net "count", 7 0, L_0000021de0141cd0;  alias, 1 drivers
v0000021de018d620_0 .var "done", 0 0;
v0000021de018cae0_0 .net "in_pulse", 0 0, v0000021de018d260_0;  alias, 1 drivers
v0000021de018ca40_0 .net "load_count", 7 0, L_0000021de0142360;  alias, 1 drivers
v0000021de018cf40_0 .var "prev_pulse", 0 0;
v0000021de018c540_0 .var "pulse_count", 7 0;
v0000021de018d300_0 .net "rst_n", 0 0, L_0000021de01b35c0;  alias, 1 drivers
v0000021de018bc80_0 .net "run", 0 0, L_0000021de01421a0;  1 drivers
E_0000021de014a9f0/0 .event negedge, v0000021de013e8c0_0;
E_0000021de014a9f0/1 .event posedge, v0000021de013e000_0;
E_0000021de014a9f0 .event/or E_0000021de014a9f0/0, E_0000021de014a9f0/1;
S_0000021de00e8ef0 .scope module, "pulse_gen_inst" "pulse_generator" 3 77, 7 3 0, S_0000021de0116500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 14 "pulse_period";
    .port_info 4 /INPUT 14 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
v0000021de018c4a0_0 .net "clk", 0 0, L_0000021de01b38e0;  alias, 1 drivers
v0000021de018c040_0 .var "counter", 13 0;
v0000021de018d260_0 .var "pulse_active", 0 0;
v0000021de018c5e0_0 .net "pulse_out", 0 0, v0000021de018d260_0;  alias, 1 drivers
v0000021de018d6c0_0 .net "pulse_period", 13 0, L_0000021de01b3a20;  alias, 1 drivers
v0000021de018d760_0 .var "pulse_period_r", 13 0;
v0000021de018d080_0 .net "pulse_width", 13 0, L_0000021de01b3c00;  alias, 1 drivers
v0000021de018baa0_0 .var "pulse_width_r", 13 0;
v0000021de018c9a0_0 .net "rst_n", 0 0, L_0000021de01b35c0;  alias, 1 drivers
v0000021de018c680_0 .net "run", 0 0, L_0000021de01422f0;  1 drivers
S_0000021de00ed300 .scope module, "register_map_inst" "register_map" 3 55, 8 3 0, S_0000021de0116500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /INPUT 1 "run_on_reset";
    .port_info 7 /OUTPUT 5 "clk_div";
    .port_info 8 /OUTPUT 14 "period";
    .port_info 9 /OUTPUT 14 "width";
    .port_info 10 /OUTPUT 8 "count";
    .port_info 11 /OUTPUT 1 "run_ppt";
    .port_info 12 /INPUT 8 "count_done";
    .port_info 13 /INPUT 1 "done";
L_0000021de0142210 .functor BUFZ 5, v0000021de018bd20_0, C4<00000>, C4<00000>, C4<00000>;
L_0000021de0142360 .functor BUFZ 8, v0000021de018cfe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000021de0142ad0 .functor BUFZ 1, v0000021de018d8a0_0, C4<0>, C4<0>, C4<0>;
v0000021de018bd20_0 .var "CLK_DIV", 4 0;
v0000021de018c7c0_0 .var "COUNT_DONE_L", 7 0;
v0000021de018cfe0_0 .var "COUNT_L", 7 0;
v0000021de018cb80_0 .var "DONE", 0 0;
v0000021de018bdc0_0 .var "PERIOD_H", 5 0;
v0000021de018d120_0 .var "PERIOD_L", 7 0;
v0000021de018d8a0_0 .var "RUN", 0 0;
v0000021de018d1c0_0 .var "WIDTH_H", 5 0;
v0000021de018bb40_0 .var "WIDTH_L", 7 0;
L_0000021de01b4168 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000021de018c180_0 .net/2u *"_ivl_0", 3 0, L_0000021de01b4168;  1 drivers
v0000021de018cd60_0 .net *"_ivl_10", 0 0, L_0000021de01b2440;  1 drivers
L_0000021de01b4240 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000021de018c860_0 .net/2u *"_ivl_12", 3 0, L_0000021de01b4240;  1 drivers
v0000021de018be60_0 .net *"_ivl_14", 0 0, L_0000021de01b3f20;  1 drivers
L_0000021de01b4288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021de018ccc0_0 .net/2u *"_ivl_16", 1 0, L_0000021de01b4288;  1 drivers
v0000021de018bf00_0 .net *"_ivl_18", 7 0, L_0000021de01b3020;  1 drivers
v0000021de018c900_0 .net *"_ivl_2", 0 0, L_0000021de01b23a0;  1 drivers
L_0000021de01b42d0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000021de01aeec0_0 .net/2u *"_ivl_20", 3 0, L_0000021de01b42d0;  1 drivers
v0000021de01ae420_0 .net *"_ivl_22", 0 0, L_0000021de01b30c0;  1 drivers
L_0000021de01b4318 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000021de01ae2e0_0 .net/2u *"_ivl_24", 3 0, L_0000021de01b4318;  1 drivers
v0000021de01aee20_0 .net *"_ivl_26", 0 0, L_0000021de01b3160;  1 drivers
L_0000021de01b4360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021de01af6e0_0 .net/2u *"_ivl_28", 1 0, L_0000021de01b4360;  1 drivers
v0000021de01ae380_0 .net *"_ivl_30", 7 0, L_0000021de01b24e0;  1 drivers
L_0000021de01b43a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000021de01aef60_0 .net/2u *"_ivl_32", 3 0, L_0000021de01b43a8;  1 drivers
v0000021de01ae4c0_0 .net *"_ivl_34", 0 0, L_0000021de01b21c0;  1 drivers
L_0000021de01b43f0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000021de01af140_0 .net/2u *"_ivl_36", 3 0, L_0000021de01b43f0;  1 drivers
v0000021de01ae6a0_0 .net *"_ivl_38", 0 0, L_0000021de01b2260;  1 drivers
L_0000021de01b41b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021de01af0a0_0 .net/2u *"_ivl_4", 2 0, L_0000021de01b41b0;  1 drivers
L_0000021de01b4438 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000021de01af1e0_0 .net/2u *"_ivl_40", 6 0, L_0000021de01b4438;  1 drivers
v0000021de01af640_0 .net *"_ivl_42", 7 0, L_0000021de01b3200;  1 drivers
L_0000021de01b4480 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021de01ae920_0 .net/2u *"_ivl_44", 3 0, L_0000021de01b4480;  1 drivers
v0000021de01ae560_0 .net *"_ivl_46", 0 0, L_0000021de01b3480;  1 drivers
L_0000021de01b44c8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0000021de01af460_0 .net/2u *"_ivl_48", 3 0, L_0000021de01b44c8;  1 drivers
v0000021de01afc80_0 .net *"_ivl_50", 0 0, L_0000021de01b2580;  1 drivers
L_0000021de01b4510 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000021de01ae1a0_0 .net/2u *"_ivl_52", 6 0, L_0000021de01b4510;  1 drivers
v0000021de01afbe0_0 .net *"_ivl_54", 7 0, L_0000021de01b32a0;  1 drivers
L_0000021de01b4558 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021de01af780_0 .net/2u *"_ivl_56", 7 0, L_0000021de01b4558;  1 drivers
v0000021de01af8c0_0 .net *"_ivl_58", 7 0, L_0000021de01b3660;  1 drivers
v0000021de01ae600_0 .net *"_ivl_6", 7 0, L_0000021de01b2f80;  1 drivers
v0000021de01afd20_0 .net *"_ivl_60", 7 0, L_0000021de01b33e0;  1 drivers
v0000021de01af280_0 .net *"_ivl_62", 7 0, L_0000021de01b3700;  1 drivers
v0000021de01ae240_0 .net *"_ivl_64", 7 0, L_0000021de01b3520;  1 drivers
v0000021de01ae740_0 .net *"_ivl_66", 7 0, L_0000021de01b3840;  1 drivers
v0000021de01afe60_0 .net *"_ivl_68", 7 0, L_0000021de01b37a0;  1 drivers
v0000021de01aec40_0 .net *"_ivl_70", 7 0, L_0000021de01b3980;  1 drivers
v0000021de01ae7e0_0 .net *"_ivl_72", 7 0, L_0000021de01b2120;  1 drivers
L_0000021de01b41f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000021de01af960_0 .net/2u *"_ivl_8", 3 0, L_0000021de01b41f8;  1 drivers
v0000021de01af500_0 .net "address", 3 0, L_0000021de01b3de0;  1 drivers
v0000021de01aea60_0 .net "clk", 0 0, L_0000021de01ff910;  alias, 1 drivers
v0000021de01ae880_0 .net "clk_div", 4 0, L_0000021de0142210;  alias, 1 drivers
v0000021de01ae9c0_0 .net "count", 7 0, L_0000021de0142360;  alias, 1 drivers
v0000021de01aed80_0 .net "count_done", 7 0, L_0000021de0141cd0;  alias, 1 drivers
v0000021de01af3c0_0 .net "data_in", 7 0, v0000021de018c360_0;  alias, 1 drivers
v0000021de01af5a0_0 .net "data_out", 7 0, L_0000021de01b3ca0;  alias, 1 drivers
v0000021de01aff00_0 .net "done", 0 0, v0000021de018d620_0;  alias, 1 drivers
v0000021de01af000_0 .net "period", 13 0, L_0000021de01b3a20;  alias, 1 drivers
v0000021de01af820_0 .net "rstn", 0 0, L_0000021de01b35c0;  alias, 1 drivers
v0000021de01aeb00_0 .net "run_on_reset", 0 0, L_0000021de01fe830;  1 drivers
v0000021de01afdc0_0 .net "run_ppt", 0 0, L_0000021de0142ad0;  alias, 1 drivers
v0000021de01aeba0_0 .net "width", 13 0, L_0000021de01b3c00;  alias, 1 drivers
v0000021de01ae100_0 .net "write_enable", 0 0, v0000021de018bfa0_0;  alias, 1 drivers
L_0000021de01b23a0 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b4168;
L_0000021de01b2f80 .concat [ 5 3 0 0], v0000021de018bd20_0, L_0000021de01b41b0;
L_0000021de01b2440 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b41f8;
L_0000021de01b3f20 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b4240;
L_0000021de01b3020 .concat [ 6 2 0 0], v0000021de018bdc0_0, L_0000021de01b4288;
L_0000021de01b30c0 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b42d0;
L_0000021de01b3160 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b4318;
L_0000021de01b24e0 .concat [ 6 2 0 0], v0000021de018d1c0_0, L_0000021de01b4360;
L_0000021de01b21c0 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b43a8;
L_0000021de01b2260 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b43f0;
L_0000021de01b3200 .concat [ 1 7 0 0], v0000021de018d8a0_0, L_0000021de01b4438;
L_0000021de01b3480 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b4480;
L_0000021de01b2580 .cmp/eq 4, L_0000021de01b3de0, L_0000021de01b44c8;
L_0000021de01b32a0 .concat [ 1 7 0 0], v0000021de018cb80_0, L_0000021de01b4510;
L_0000021de01b3660 .functor MUXZ 8, L_0000021de01b4558, L_0000021de01b32a0, L_0000021de01b2580, C4<>;
L_0000021de01b33e0 .functor MUXZ 8, L_0000021de01b3660, v0000021de018c7c0_0, L_0000021de01b3480, C4<>;
L_0000021de01b3700 .functor MUXZ 8, L_0000021de01b33e0, L_0000021de01b3200, L_0000021de01b2260, C4<>;
L_0000021de01b3520 .functor MUXZ 8, L_0000021de01b3700, v0000021de018cfe0_0, L_0000021de01b21c0, C4<>;
L_0000021de01b3840 .functor MUXZ 8, L_0000021de01b3520, L_0000021de01b24e0, L_0000021de01b3160, C4<>;
L_0000021de01b37a0 .functor MUXZ 8, L_0000021de01b3840, v0000021de018bb40_0, L_0000021de01b30c0, C4<>;
L_0000021de01b3980 .functor MUXZ 8, L_0000021de01b37a0, L_0000021de01b3020, L_0000021de01b3f20, C4<>;
L_0000021de01b2120 .functor MUXZ 8, L_0000021de01b3980, v0000021de018d120_0, L_0000021de01b2440, C4<>;
L_0000021de01b3ca0 .functor MUXZ 8, L_0000021de01b2120, L_0000021de01b2f80, L_0000021de01b23a0, C4<>;
L_0000021de01b3a20 .concat [ 8 6 0 0], v0000021de018d120_0, v0000021de018bdc0_0;
L_0000021de01b3c00 .concat [ 8 6 0 0], v0000021de018bb40_0, v0000021de018d1c0_0;
S_0000021de00dd6f0 .scope task, "read_register" "read_register" 2 159, 2 159 0, S_0000021de014fbd0;
 .timescale -6 -9;
v0000021de01b0f70_0 .var "addr_i", 7 0;
v0000021de01b09d0_0 .var "reg_addr_i", 7 0;
TD_tt_um_jk2102_tb.read_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %load/vec4 v0000021de01b0f70_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %load/vec4 v0000021de01b09d0_0;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %delay 25000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %load/vec4 v0000021de01b0f70_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %end;
S_0000021de00a24d0 .scope task, "send_byte" "send_byte" 2 98, 2 98 0, S_0000021de014fbd0;
 .timescale -6 -9;
v0000021de01b0a70_0 .var "data", 7 0;
v0000021de01b1010_0 .var/i "i", 31 0;
TD_tt_um_jk2102_tb.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021de01b1010_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021de01b1010_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %load/vec4 v0000021de01b0a70_0;
    %load/vec4 v0000021de01b1010_0;
    %part/s 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %load/vec4 v0000021de01b1010_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021de01b1010_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %end;
S_0000021de00a2660 .scope task, "write_register" "write_register" 2 120, 2 120 0, S_0000021de014fbd0;
 .timescale -6 -9;
v0000021de01b13d0_0 .var "addr_i", 7 0;
v0000021de01b1510_0 .var "reg_addr_i", 7 0;
v0000021de01b15b0_0 .var "reg_data_i", 7 0;
TD_tt_um_jk2102_tb.write_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %load/vec4 v0000021de01b13d0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %load/vec4 v0000021de01b1510_0;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %load/vec4 v0000021de01b15b0_0;
    %store/vec4 v0000021de01b0a70_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_0000021de00a24d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %delay 25000, 0;
    %end;
    .scope S_0000021de0116690;
T_3 ;
    %wait E_0000021de014a430;
    %load/vec4 v0000021de013e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000021de013e1e0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000021de013e5a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021de013e1e0_0;
    %addi 1, 0, 26;
    %assign/vec4 v0000021de013e1e0_0, 0;
    %load/vec4 v0000021de013e460_0;
    %assign/vec4 v0000021de013e5a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021de00e0570;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000021de013e960_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0000021de00e0570;
T_5 ;
    %wait E_0000021de014a970;
    %load/vec4 v0000021de018c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018cea0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021de018d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018cea0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018cea0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021de00e0570;
T_6 ;
    %wait E_0000021de0149bf0;
    %load/vec4 v0000021de018c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018c720_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021de018d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018c720_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018c720_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021de00e0570;
T_7 ;
    %wait E_0000021de014a630;
    %load/vec4 v0000021de018c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021de018ce00_0;
    %assign/vec4 v0000021de018c400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021de018d440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021de018c2c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021de018c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018bfa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021de018d580_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000021de018cc20_0;
    %assign/vec4 v0000021de018d440_0, 0;
T_7.2 ;
    %load/vec4 v0000021de018d580_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000021de018d800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0000021de013ebe0_0;
    %assign/vec4 v0000021de018c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018bfa0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000021de013ebe0_0;
    %assign/vec4 v0000021de018c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bfa0_0, 0;
T_7.7 ;
    %load/vec4 v0000021de018d800_0;
    %nor/r;
    %assign/vec4 v0000021de018d800_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018bfa0_0, 0;
T_7.5 ;
    %load/vec4 v0000021de018d580_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d800_0, 0;
T_7.8 ;
    %load/vec4 v0000021de018d580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de013e960_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0000021de013ebe0_0;
    %parti/s 7, 1, 2;
    %load/vec4 v0000021de018c400_0;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000021de013e960_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.22 ;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0000021de013ebe0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %load/vec4 v0000021de018d440_0;
    %load/vec4 v0000021de013e960_0;
    %part/u 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de013e960_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
T_7.28 ;
T_7.26 ;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v0000021de018d440_0;
    %load/vec4 v0000021de013e960_0;
    %part/u 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0000021de013e960_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0000021de013e960_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.32 ;
T_7.30 ;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0000021de013e960_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0000021de013e960_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.36 ;
T_7.34 ;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.40 ;
T_7.38 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018bbe0_0, 0;
    %load/vec4 v0000021de018cea0_0;
    %load/vec4 v0000021de018c720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v0000021de018c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0000021de018cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de013e960_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021de018d580_0, 0;
T_7.46 ;
T_7.44 ;
T_7.42 ;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021de00e0570;
T_8 ;
    %wait E_0000021de014a2b0;
    %load/vec4 v0000021de018c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021de013ebe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021de018d580_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021de018d580_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000021de018c220_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000021de013e960_0;
    %assign/vec4/off/d v0000021de013ebe0_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021de00ed300;
T_9 ;
    %wait E_0000021de014a630;
    %load/vec4 v0000021de01af820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000021de018bd20_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000021de018d120_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021de018bdc0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000021de018bb40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021de018d1c0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000021de018cfe0_0, 0;
    %load/vec4 v0000021de01aeb00_0;
    %assign/vec4 v0000021de018d8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021de018c7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018cb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021de01ae100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000021de01af500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0000021de01af3c0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000021de018bd20_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0000021de01af3c0_0;
    %assign/vec4 v0000021de018d120_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0000021de01af3c0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000021de018bdc0_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0000021de01af3c0_0;
    %assign/vec4 v0000021de018bb40_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0000021de01af3c0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000021de018d1c0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0000021de01af3c0_0;
    %assign/vec4 v0000021de018cfe0_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0000021de01af3c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000021de018d8a0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000021de01aed80_0;
    %assign/vec4 v0000021de018c7c0_0, 0;
    %load/vec4 v0000021de01aff00_0;
    %assign/vec4 v0000021de018cb80_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021de00e8ef0;
T_10 ;
    %wait E_0000021de014a9f0;
    %load/vec4 v0000021de018c9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000021de018c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d260_0, 0;
    %pushi/vec4 128, 0, 14;
    %assign/vec4 v0000021de018d760_0, 0;
    %pushi/vec4 1, 0, 14;
    %assign/vec4 v0000021de018baa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021de018c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021de018c040_0;
    %load/vec4 v0000021de018baa0_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0000021de018c040_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000021de018c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018d260_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000021de018c040_0;
    %load/vec4 v0000021de018d760_0;
    %cmp/u;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v0000021de018c040_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000021de018c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d260_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000021de018c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018d260_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000021de018c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d260_0, 0;
    %load/vec4 v0000021de018d6c0_0;
    %assign/vec4 v0000021de018d760_0, 0;
    %load/vec4 v0000021de018d080_0;
    %assign/vec4 v0000021de018baa0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021de00e8d60;
T_11 ;
    %wait E_0000021de014a9f0;
    %load/vec4 v0000021de018d300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000021de018c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018cf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d620_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021de018bc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021de018c540_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021de018d620_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000021de018cae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v0000021de018cf40_0;
    %nor/r;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0000021de018c540_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000021de018c540_0, 0;
T_11.6 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000021de018ca40_0;
    %assign/vec4 v0000021de018c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021de018d620_0, 0;
T_11.3 ;
    %load/vec4 v0000021de018cae0_0;
    %assign/vec4 v0000021de018cf40_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021de014fbd0;
T_12 ;
    %delay 15259, 0;
    %load/vec4 v0000021de01b2c60_0;
    %inv;
    %store/vec4 v0000021de01b2c60_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021de014fbd0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021de014fbd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b3e80_0, 0, 1;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0000021de01b2b20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b2760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b26c0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b2080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021de01b3e80_0, 0, 1;
    %delay 1280523264, 16;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b13d0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000021de01b1510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021de01b15b0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000021de00a2660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b13d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021de01b1510_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000021de01b15b0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000021de00a2660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b13d0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021de01b1510_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000021de01b15b0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000021de00a2660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b13d0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000021de01b1510_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000021de01b15b0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000021de00a2660;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b13d0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000021de01b1510_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021de01b15b0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000021de00a2660;
    %join;
    %delay 2820130816, 4;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b0f70_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000021de01b09d0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_0000021de00dd6f0;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b0f70_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000021de01b09d0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_0000021de00dd6f0;
    %join;
    %delay 2755359744, 11;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021de01b0f70_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000021de01b09d0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_0000021de00dd6f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b3e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021de01b2080_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/register_map.v";
