C:/Users/avery/ece554/minilabs/minilab1/mac_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1/mac_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mac_tb

Top level modules:
	mac_tb

} {} {}} C:/Users/avery/ece554/minilabs/minilab1/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIFO

Top level modules:
	FIFO

} {} {}} C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo_ip2.v {1 {vlog -work work -stats=none C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo_ip2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fifo_ip2

Top level modules:
	fifo_ip2

} {} {}} C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/lpm_add_sub_ip.v {1 {vlog -work work -stats=none C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/lpm_add_sub_ip.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lpm_add_sub_ip

Top level modules:
	lpm_add_sub_ip

} {} {}} C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/lpm_mult_ip.v {1 {vlog -work work -stats=none C:/Users/avery/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/lpm_mult_ip.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lpm_mult_ip

Top level modules:
	lpm_mult_ip

} {} {}} C:/Users/avery/ece554/minilabs/minilab1/Minilab0.v {1 {vlog -work work -stats=none C:/Users/avery/ece554/minilabs/minilab1/Minilab0.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Minilab0

Top level modules:
	Minilab0

} {} {}} C:/Users/avery/ece554/minilabs/minilab1/mac.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1/mac.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MAC

Top level modules:
	MAC

} {} {}} C:/Users/avery/ece554/minilabs/minilab1/fifo_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1/fifo_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fifo_tb

Top level modules:
	fifo_tb

} {} {}}
