Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\timer_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\timer_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\timer_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\timer_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: timer_0: "Transforming system: timer_0"
Info: timer_0: "Naming system components in system: timer_0"
Info: timer_0: "Processing generation queue"
Info: timer_0: "Generating: timer_0"
Info: timer_0: "Generating: timer_0_altera_avalon_timer_181_nnez2yy"
Info: timer_0: Starting RTL generation for module 'timer_0_altera_avalon_timer_181_nnez2yy'
Info: timer_0:   Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_pro/18.1/quartus/bin64//perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=timer_0_altera_avalon_timer_181_nnez2yy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8105_6851266041603245523.dir/0005_timer_0_gen/ --quartus_dir=C:/intelFPGA_pro/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8105_6851266041603245523.dir/0005_timer_0_gen//timer_0_altera_avalon_timer_181_nnez2yy_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'timer_0_altera_avalon_timer_181_nnez2yy'
Info: timer_0: Done "timer_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
