{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 11:55:57 2023 " "Info: Processing started: Sun Jun 11 11:55:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Behavioral " "Info: Found design unit 1: timer-Behavioral" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Info: Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tmr_irq timer.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at timer.vhd(16): used implicit default value for signal \"tmr_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TIF timer.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at timer.vhd(26): object \"TIF\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TENA timer.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at timer.vhd(27): used implicit default value for signal \"TENA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tcn_value timer.vhd(73) " "Warning (10631): VHDL Process Statement warning at timer.vhd(73): inferring latch(es) for signal or variable \"tcn_value\", which holds its previous value in one or more paths through the process" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tpr_value timer.vhd(73) " "Warning (10631): VHDL Process Statement warning at timer.vhd(73): inferring latch(es) for signal or variable \"tpr_value\", which holds its previous value in one or more paths through the process" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[0\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[0\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[1\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[1\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[2\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[2\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[3\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[3\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[4\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[4\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[5\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[5\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[6\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[6\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tpr_value\[7\] timer.vhd(73) " "Info (10041): Inferred latch for \"tpr_value\[7\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[0\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[0\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[1\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[1\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[2\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[2\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[3\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[3\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[4\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[4\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[5\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[5\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[6\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[6\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tcn_value\[7\] timer.vhd(73) " "Info (10041): Inferred latch for \"tcn_value\[7\]\" at timer.vhd(73)" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "tmr_irq GND " "Warning (13410): Pin \"tmr_irq\" is stuck at GND" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 11:55:58 2023 " "Info: Processing ended: Sun Jun 11 11:55:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
