{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489051259785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489051259786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 17:20:59 2017 " "Processing started: Thu Mar 09 17:20:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489051259786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489051259786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489051259786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489051260203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_bb " "Found entity 1: NCO_bb" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream.v 1 1 " "Found 1 design units, including 1 entities, in source file stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 stream " "Found entity 1: stream" {  } { { "stream.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINCOS " "Found entity 1: SINCOS" {  } { { "SINCOS.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/SINCOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hnr_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hnr_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_pll " "Found entity 1: hnr_pll" {  } { { "hnr_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hnr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hnr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_fifo " "Found entity 1: hnr_fifo" {  } { { "hnr_fifo.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_pll " "Found entity 1: sig_pll" {  } { { "sig_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_doppler.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_doppler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_doppler " "Found entity 1: fifo_doppler" {  } { { "fifo_doppler.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/fifo_doppler.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ca.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ca " "Found entity 1: ram_ca" {  } { { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_bb " "Found entity 1: ram_bb" {  } { { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_msg.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_msg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_msg " "Found entity 1: ram_msg" {  } { { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pll " "Found entity 1: dac_pll" {  } { { "dac_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/dac_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fre_1023k0 FPGA.v(154) " "Verilog HDL Implicit Net warning at FPGA.v(154): created implicit net for \"fre_1023k0\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051260289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pha_1023k0 FPGA.v(155) " "Verilog HDL Implicit Net warning at FPGA.v(155): created implicit net for \"pha_1023k0\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051260289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "delay_ca0 FPGA.v(204) " "Verilog HDL Implicit Net warning at FPGA.v(204): created implicit net for \"delay_ca0\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051260289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489051260573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_set FPGA.v(62) " "Verilog HDL or VHDL warning at FPGA.v(62): object \"pll_set\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489051260574 "|FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "USB3_FLAGB FPGA.v(74) " "Verilog HDL or VHDL warning at FPGA.v(74): object \"USB3_FLAGB\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489051260574 "|FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt1 FPGA.v(146) " "Verilog HDL or VHDL warning at FPGA.v(146): object \"cnt1\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489051260575 "|FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_bb NCO_bb:nco_inst " "Elaborating entity \"NCO_bb\" for hierarchy \"NCO_bb:nco_inst\"" {  } { { "FPGA.v" "nco_inst" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260637 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_1023k NCO_bb.v(55) " "Output port \"clk_1023k\" at NCO_bb.v(55) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_carrier NCO_bb.v(56) " "Output port \"clk_carrier\" at NCO_bb.v(56) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC2 NCO_bb.v(93) " "Output port \"DAC2\" at NCO_bb.v(93) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC3 NCO_bb.v(94) " "Output port \"DAC3\" at NCO_bb.v(94) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC4 NCO_bb.v(95) " "Output port \"DAC4\" at NCO_bb.v(95) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC5 NCO_bb.v(96) " "Output port \"DAC5\" at NCO_bb.v(96) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC6 NCO_bb.v(97) " "Output port \"DAC6\" at NCO_bb.v(97) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC7 NCO_bb.v(98) " "Output port \"DAC7\" at NCO_bb.v(98) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC8 NCO_bb.v(99) " "Output port \"DAC8\" at NCO_bb.v(99) has no driver" {  } { { "NCO_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489051260641 "|FPGA|NCO_bb:nco_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO_bb:nco_inst\|NCO:nco_c1 " "Elaborating entity \"NCO\" for hierarchy \"NCO_bb:nco_inst\|NCO:nco_c1\"" {  } { { "NCO_bb.v" "nco_c1" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINCOS NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u " "Elaborating entity \"SINCOS\" for hierarchy \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\"" {  } { { "NCO.v" "u" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eps SINCOS.v(31) " "Verilog HDL or VHDL warning at SINCOS.v(31): object \"eps\" assigned a value but never read" {  } { { "SINCOS.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/SINCOS.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489051260664 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_bb ram_bb:ram_inst " "Elaborating entity \"ram_bb\" for hierarchy \"ram_bb:ram_inst\"" {  } { { "FPGA.v" "ram_inst" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ca ram_bb:ram_inst\|ram_ca:ram_ca0 " "Elaborating entity \"ram_ca\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\"" {  } { { "ram_bb.v" "ram_ca0" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\"" {  } { { "ram_ca.v" "altsyncram_component" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\"" {  } { { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Hex1.hex " "Parameter \"init_file\" = \"Hex1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260872 ""}  } { { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489051260872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfo1 " "Found entity 1: altsyncram_bfo1" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051260932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051260932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfo1 ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated " "Elaborating entity \"altsyncram_bfo1\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051260933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_msg ram_bb:ram_inst\|ram_msg:ram_msg0 " "Elaborating entity \"ram_msg\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\"" {  } { { "ram_bb.v" "ram_msg0" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\"" {  } { { "ram_msg.v" "altsyncram_component" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\"" {  } { { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051261007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Hex2.hex " "Parameter \"init_file\" = \"Hex2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 47 " "Parameter \"numwords_a\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1504 " "Parameter \"numwords_b\" = \"1504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261008 ""}  } { { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489051261008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfo1 " "Found entity 1: altsyncram_nfo1" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfo1 ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated " "Elaborating entity \"altsyncram_nfo1\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_pll sig_pll:pll " "Elaborating entity \"sig_pll\" for hierarchy \"sig_pll:pll\"" {  } { { "FPGA.v" "pll" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sig_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sig_pll:pll\|altpll:altpll_component\"" {  } { { "sig_pll.v" "altpll_component" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sig_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sig_pll:pll\|altpll:altpll_component\"" {  } { { "sig_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sig_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"sig_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 1250 " "Parameter \"clk0_phase_shift\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sig_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sig_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261154 ""}  } { { "sig_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489051261154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sig_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sig_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_pll_altpll " "Found entity 1: sig_pll_altpll" {  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_pll_altpll sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated " "Elaborating entity \"sig_pll_altpll\" for hierarchy \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_pll hnr_pll:pll_inst " "Elaborating entity \"hnr_pll\" for hierarchy \"hnr_pll:pll_inst\"" {  } { { "FPGA.v" "pll_inst" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll hnr_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"hnr_pll:pll_inst\|altpll:altpll_component\"" {  } { { "hnr_pll.v" "altpll_component" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hnr_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"hnr_pll:pll_inst\|altpll:altpll_component\"" {  } { { "hnr_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051261239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hnr_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"hnr_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=hnr_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=hnr_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261240 ""}  } { { "hnr_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489051261240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/hnr_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/hnr_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_pll_altpll " "Found entity 1: hnr_pll_altpll" {  } { { "db/hnr_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/hnr_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_pll_altpll hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated " "Elaborating entity \"hnr_pll_altpll\" for hierarchy \"hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_fifo hnr_fifo:fifo_inst " "Elaborating entity \"hnr_fifo\" for hierarchy \"hnr_fifo:fifo_inst\"" {  } { { "FPGA.v" "fifo_inst" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "hnr_fifo.v" "dcfifo_component" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "hnr_fifo.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261371 ""}  } { { "hnr_fifo.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489051261371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mmf1 " "Found entity 1: dcfifo_mmf1" {  } { { "db/dcfifo_mmf1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mmf1 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated " "Elaborating entity \"dcfifo_mmf1\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/a_graycounter_rn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_mmf1.tdf" "rdptr_g1p" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/a_graycounter_n5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_mmf1.tdf" "wrptr_g1p" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d111 " "Found entity 1: altsyncram_d111" {  } { { "db/altsyncram_d111.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_d111.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d111 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram " "Elaborating entity \"altsyncram_d111\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\"" {  } { { "db/dcfifo_mmf1.tdf" "fifo_ram" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_mmf1.tdf" "rs_dgwp" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe12" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_mmf1.tdf" "ws_dgrp" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe15" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051261714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051261714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_mmf1.tdf" "rdempty_eq_comp" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream stream:stream_inst " "Elaborating entity \"stream\" for hierarchy \"stream:stream_inst\"" {  } { { "FPGA.v" "stream_inst" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489051261719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_0mq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_0mq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_0mq " "Found entity 1: sld_ela_trigger_0mq" {  } { { "db/sld_ela_trigger_0mq.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_ela_trigger_0mq.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051263448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051263448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fpga_fpga_1_8163.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_1_8163.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FPGA_FPGA_1_8163 " "Found entity 1: sld_reserved_FPGA_FPGA_1_8163" {  } { { "db/sld_reserved_fpga_fpga_1_8163.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_1_8163.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051263979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051263979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1lk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1lk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1lk " "Found entity 1: cmpr_1lk" {  } { { "db/cmpr_1lk.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_1lk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051264223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051264223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2lk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2lk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2lk " "Found entity 1: cmpr_2lk" {  } { { "db/cmpr_2lk.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_2lk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051264304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051264304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fjk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fjk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fjk " "Found entity 1: cmpr_fjk" {  } { { "db/cmpr_fjk.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_fjk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051264367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051264367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fpga_fpga_3_ec3b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_3_ec3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FPGA_FPGA_3_ec3b " "Found entity 1: sld_reserved_FPGA_FPGA_3_ec3b" {  } { { "db/sld_reserved_fpga_fpga_3_ec3b.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051265888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051265888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8324.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8324.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8324 " "Found entity 1: altsyncram_8324" {  } { { "db/altsyncram_8324.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_8324.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/mux_krc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2hi " "Found entity 1: cntr_2hi" {  } { { "db/cntr_2hi.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_2hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d8j " "Found entity 1: cntr_d8j" {  } { { "db/cntr_d8j.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_d8j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489051266929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489051266929 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "FPGA " "Analysis and Synthesis generated SignalTap II or debug node instance \"FPGA\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051267216 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1489051267956 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:FPGA " "Partition \"sld_signaltap:FPGA\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1489051267956 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1489051267956 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1489051267956 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1489051267957 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg7\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg7\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 196 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg6\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg6\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 187 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg5\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg5\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 178 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg4\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg4\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 169 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg3\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg3\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 160 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg2\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg2\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 151 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg1\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg1\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 142 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_nfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 133 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca7\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca7\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 122 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca6\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca6\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 113 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca5\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca5\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 104 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca4\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca4\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 95 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca3\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca3\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 86 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca2\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca2\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 77 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca1\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca1\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 68 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v" 59 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489051268717 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1489051268717 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1489051268717 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1489051269597 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 3 " "Using 4 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1489051269678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1489051270678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1489051270679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 17:21:10 2017 " "Processing started: Thu Mar 09 17:21:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1489051270679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1489051270679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top FPGA -c FPGA " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1489051270679 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|quadrant_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|quadrant_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051273411 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1489051273411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0 " "Elaborated megafunction instantiation \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051273464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0 " "Instantiated megafunction \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1489051273465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_55m " "Found entity 1: shift_taps_55m" {  } { { "db/shift_taps_55m.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/shift_taps_55m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc81 " "Found entity 1: altsyncram_vc81" {  } { { "db/altsyncram_vc81.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_vc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lpf " "Found entity 1: cntr_lpf" {  } { { "db/cntr_lpf.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_lpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273731 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1489051274180 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[0\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[0\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[1\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[1\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[2\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[2\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[3\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[3\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[4\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[4\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[5\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[5\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[6\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[6\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[7\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[7\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[8\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[8\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[9\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[9\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[10\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[10\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[11\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[11\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[12\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[12\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[13\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[13\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[14\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[14\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[15\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[15\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[16\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[16\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[17\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[17\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[18\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[18\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[19\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[19\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[20\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[20\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[21\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[21\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[22\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[22\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[23\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[23\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[24\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[24\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[25\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[25\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[26\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[26\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[27\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[27\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[28\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[28\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[29\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[29\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[30\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[30\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[31\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[31\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 0 1489051274243 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[0\]~synth " "Node \"USB3_DQ\[0\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[1\]~synth " "Node \"USB3_DQ\[1\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[2\]~synth " "Node \"USB3_DQ\[2\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[3\]~synth " "Node \"USB3_DQ\[3\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[4\]~synth " "Node \"USB3_DQ\[4\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[5\]~synth " "Node \"USB3_DQ\[5\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[6\]~synth " "Node \"USB3_DQ\[6\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[7\]~synth " "Node \"USB3_DQ\[7\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[8\]~synth " "Node \"USB3_DQ\[8\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[9\]~synth " "Node \"USB3_DQ\[9\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[10\]~synth " "Node \"USB3_DQ\[10\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[11\]~synth " "Node \"USB3_DQ\[11\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[12\]~synth " "Node \"USB3_DQ\[12\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[13\]~synth " "Node \"USB3_DQ\[13\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[14\]~synth " "Node \"USB3_DQ\[14\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[15\]~synth " "Node \"USB3_DQ\[15\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[16\]~synth " "Node \"USB3_DQ\[16\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[17\]~synth " "Node \"USB3_DQ\[17\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[18\]~synth " "Node \"USB3_DQ\[18\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[19\]~synth " "Node \"USB3_DQ\[19\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[20\]~synth " "Node \"USB3_DQ\[20\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[21\]~synth " "Node \"USB3_DQ\[21\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[22\]~synth " "Node \"USB3_DQ\[22\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[23\]~synth " "Node \"USB3_DQ\[23\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[24\]~synth " "Node \"USB3_DQ\[24\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[25\]~synth " "Node \"USB3_DQ\[25\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[26\]~synth " "Node \"USB3_DQ\[26\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[27\]~synth " "Node \"USB3_DQ\[27\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[28\]~synth " "Node \"USB3_DQ\[28\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[29\]~synth " "Node \"USB3_DQ\[29\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[30\]~synth " "Node \"USB3_DQ\[30\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[31\]~synth " "Node \"USB3_DQ\[31\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 0 1489051274434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL1 VCC " "Pin \"USB3_CTL1\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL11 VCC " "Pin \"USB3_CTL11\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL11"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL12 VCC " "Pin \"USB3_CTL12\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL12"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[0\] GND " "Pin \"DAC2\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[1\] GND " "Pin \"DAC2\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[2\] GND " "Pin \"DAC2\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[3\] GND " "Pin \"DAC2\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[4\] GND " "Pin \"DAC2\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[5\] GND " "Pin \"DAC2\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[6\] GND " "Pin \"DAC2\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[7\] GND " "Pin \"DAC2\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[8\] GND " "Pin \"DAC2\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[9\] GND " "Pin \"DAC2\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[10\] GND " "Pin \"DAC2\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[11\] GND " "Pin \"DAC2\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[12\] GND " "Pin \"DAC2\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[13\] GND " "Pin \"DAC2\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[0\] GND " "Pin \"DAC3\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[1\] GND " "Pin \"DAC3\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[2\] GND " "Pin \"DAC3\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[3\] GND " "Pin \"DAC3\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[4\] GND " "Pin \"DAC3\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[5\] GND " "Pin \"DAC3\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[6\] GND " "Pin \"DAC3\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[7\] GND " "Pin \"DAC3\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[8\] GND " "Pin \"DAC3\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[9\] GND " "Pin \"DAC3\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[10\] GND " "Pin \"DAC3\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[11\] GND " "Pin \"DAC3\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[12\] GND " "Pin \"DAC3\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[13\] GND " "Pin \"DAC3\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[0\] GND " "Pin \"DAC4\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[1\] GND " "Pin \"DAC4\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[2\] GND " "Pin \"DAC4\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[3\] GND " "Pin \"DAC4\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[4\] GND " "Pin \"DAC4\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[5\] GND " "Pin \"DAC4\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[6\] GND " "Pin \"DAC4\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[7\] GND " "Pin \"DAC4\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[8\] GND " "Pin \"DAC4\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[9\] GND " "Pin \"DAC4\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[10\] GND " "Pin \"DAC4\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[11\] GND " "Pin \"DAC4\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[12\] GND " "Pin \"DAC4\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[13\] GND " "Pin \"DAC4\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[0\] GND " "Pin \"DAC5\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[1\] GND " "Pin \"DAC5\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[2\] GND " "Pin \"DAC5\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[3\] GND " "Pin \"DAC5\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[4\] GND " "Pin \"DAC5\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[5\] GND " "Pin \"DAC5\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[6\] GND " "Pin \"DAC5\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[7\] GND " "Pin \"DAC5\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[8\] GND " "Pin \"DAC5\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[9\] GND " "Pin \"DAC5\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[10\] GND " "Pin \"DAC5\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[11\] GND " "Pin \"DAC5\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[12\] GND " "Pin \"DAC5\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[13\] GND " "Pin \"DAC5\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[0\] GND " "Pin \"DAC6\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[1\] GND " "Pin \"DAC6\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[2\] GND " "Pin \"DAC6\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[3\] GND " "Pin \"DAC6\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[4\] GND " "Pin \"DAC6\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[5\] GND " "Pin \"DAC6\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[6\] GND " "Pin \"DAC6\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[7\] GND " "Pin \"DAC6\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[8\] GND " "Pin \"DAC6\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[9\] GND " "Pin \"DAC6\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[10\] GND " "Pin \"DAC6\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[11\] GND " "Pin \"DAC6\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[12\] GND " "Pin \"DAC6\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[13\] GND " "Pin \"DAC6\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[0\] GND " "Pin \"DAC7\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[1\] GND " "Pin \"DAC7\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[2\] GND " "Pin \"DAC7\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[3\] GND " "Pin \"DAC7\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[4\] GND " "Pin \"DAC7\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[5\] GND " "Pin \"DAC7\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[6\] GND " "Pin \"DAC7\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[7\] GND " "Pin \"DAC7\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[8\] GND " "Pin \"DAC7\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[9\] GND " "Pin \"DAC7\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[10\] GND " "Pin \"DAC7\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[11\] GND " "Pin \"DAC7\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[12\] GND " "Pin \"DAC7\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[13\] GND " "Pin \"DAC7\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[0\] GND " "Pin \"DAC8\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[1\] GND " "Pin \"DAC8\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[2\] GND " "Pin \"DAC8\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[3\] GND " "Pin \"DAC8\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[4\] GND " "Pin \"DAC8\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[5\] GND " "Pin \"DAC8\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[6\] GND " "Pin \"DAC8\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[7\] GND " "Pin \"DAC8\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[8\] GND " "Pin \"DAC8\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[9\] GND " "Pin \"DAC8\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[10\] GND " "Pin \"DAC8\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[11\] GND " "Pin \"DAC8\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[12\] GND " "Pin \"DAC8\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[13\] GND " "Pin \"DAC8\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1489051274436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274784 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1489051275825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3537 " "Implemented 3537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_OPINS" "242 " "Implemented 242 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3223 " "Implemented 3223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1489051275858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1489051275858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:21:16 2017 " "Processing ended: Thu Mar 09 17:21:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1489051276085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1489051270671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1489051270671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 17:21:10 2017 " "Processing started: Thu Mar 09 17:21:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1489051270671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1489051270671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:FPGA FPGA -c FPGA " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:FPGA FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1489051270671 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:FPGA " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:FPGA" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1489051274382 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 1 1489051274520 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 1 1489051274521 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 1 1489051285656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:FPGA " "Timing-Driven Synthesis is running on partition \"sld_signaltap:FPGA\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1489051286000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4510 " "Implemented 4510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "349 " "Implemented 349 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1489051290872 ""} { "Info" "ICUT_CUT_TM_OPINS" "302 " "Implemented 302 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1489051290872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3714 " "Implemented 3714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1489051290872 ""} { "Info" "ICUT_CUT_TM_RAMS" "145 " "Implemented 145 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 1 1489051290872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1489051290872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1489051291199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:21:31 2017 " "Processing ended: Thu Mar 09 17:21:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1489051291199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1489051291199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1489051291199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1489051291199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1489051270654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1489051270655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 17:21:10 2017 " "Processing started: Thu Mar 09 17:21:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1489051270655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1489051270655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub FPGA -c FPGA " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1489051270655 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1489051271892 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1489051271902 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1489051271902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1489051271965 "|FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1489051271965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1489051272150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1489051272521 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1489051272521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1489051272521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1489051272521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1489051272599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:21:12 2017 " "Processing ended: Thu Mar 09 17:21:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1489051272599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1489051272599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1489051272599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1489051272599 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1489051291815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 206 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489051292789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:21:32 2017 " "Processing ended: Thu Mar 09 17:21:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489051292789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489051292789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489051292789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489051292789 ""}
