<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegisterScavenging.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegisterScavenging.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegisterScavenging_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RegisterScavenging.cpp - Machine register scavenging ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the machine register scavenger. It can provide</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// information, such as unused registers, at any point in a machine basic</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// block. It also provides a mechanism to make registers available by evicting</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// them to spill slots.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegUnits_8h.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="RegisterScavenging_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   49</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;reg-scavenging&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumScavengedRegs, <span class="stringliteral">&quot;Number of frame index regs scavenged&quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">RegScavenger::setRegUsed</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">addRegMasked</a>(Reg, LaneMask);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordtype">void</span> RegScavenger::init(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">init</a>(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((NumRegUnits == 0 || NumRegUnits == <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegUnits()) &amp;&amp;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;         <span class="stringliteral">&quot;Target changed?&quot;</span>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Self-initialize.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">if</span> (!this-&gt;MBB) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    NumRegUnits = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegUnits();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    KillRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(NumRegUnits);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    DefRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(NumRegUnits);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    TmpRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(NumRegUnits);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  this-&gt;MBB = &amp;MBB;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">for</span> (ScavengedInfo &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : Scavenged) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.Reg = 0;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.Restore = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  Tracking = <span class="keyword">false</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">   84</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">RegScavenger::enterBasicBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(MBB);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#ae06ac34235924f41c0072e7f895b3605">addLiveIns</a>(MBB);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">   89</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">RegScavenger::enterBasicBlockEnd</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(MBB);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">addLiveOuts</a>(MBB);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Move internal iterator at the last instruction of the block.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    MBBI = std::prev(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    Tracking = <span class="keyword">true</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span> RegScavenger::addRegUnits(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;BV, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUI(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); RUI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++RUI)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    BV.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*RUI);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span> RegScavenger::removeRegUnits(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;BV, <a class="code" href="classllvm_1_1Register.html">Register</a> Reg) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUI(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); RUI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++RUI)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    BV.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*RUI);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span> RegScavenger::determineKillsAndDefs() {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Tracking &amp;&amp; <span class="stringliteral">&quot;Must be tracking to determine kills and defs&quot;</span>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>() &amp;&amp; <span class="stringliteral">&quot;Debug values have no kills or defs&quot;</span>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// Find out which registers are early clobbered, killed, defined, and marked</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// def-dead in this instruction.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  KillRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  DefRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">if</span> (MO.isRegMask()) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      TmpRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">clear</a>();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> RU = 0, RUEnd = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegUnits(); RU != RUEnd; ++RU) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> RURI(RU, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); RURI.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++RURI) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;          <span class="keywordflow">if</span> (MO.clobbersPhysReg(*RURI)) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            TmpRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(RU);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;          }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="comment">// Apply the mask.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      KillRegUnits |= TmpRegUnits;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg) || isReserved(Reg))</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (MO.isUse()) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="comment">// Ignore undef uses.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">if</span> (MO.isUndef())</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keywordflow">if</span> (MO.isKill())</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="GCNHazardRecognizer_8cpp.html#afcf67a2016bdf2546972186f33abb0f0">addRegUnits</a>(KillRegUnits, Reg);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.isDef());</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">if</span> (MO.isDead())</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="GCNHazardRecognizer_8cpp.html#afcf67a2016bdf2546972186f33abb0f0">addRegUnits</a>(KillRegUnits, Reg);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="GCNHazardRecognizer_8cpp.html#afcf67a2016bdf2546972186f33abb0f0">addRegUnits</a>(DefRegUnits, Reg);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4">  157</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4">RegScavenger::unprocess</a>() {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Tracking &amp;&amp; <span class="stringliteral">&quot;Cannot unprocess because we&#39;re not tracking&quot;</span>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>()) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    determineKillsAndDefs();</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// Commit the changes.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    setUnused(DefRegUnits);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    setUsed(KillRegUnits);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> (MBBI == MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    MBBI = <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    Tracking = <span class="keyword">false</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    --MBBI;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">  176</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">RegScavenger::forward</a>() {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// Move ptr forward.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">if</span> (!Tracking) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    MBBI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    Tracking = <span class="keyword">true</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; <span class="stringliteral">&quot;Already past the end of the basic block!&quot;</span>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    MBBI = std::next(MBBI);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; <span class="stringliteral">&quot;Already at the end of the basic block!&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ScavengedInfo&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Scavenged.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(),</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;         <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> = Scavenged.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;Restore != &amp;MI)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;Reg = 0;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;Restore = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">if</span> (MI.isDebugInstr())</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  determineKillsAndDefs();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Verify uses and defs.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.operands()) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg) || isReserved(Reg))</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">if</span> (MO.isUse()) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">if</span> (MO.isUndef())</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(Reg)) {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="comment">// Check if it&#39;s partial live: e.g.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="comment">// D0 = insert_subreg undef D0, S0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// ... D0</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="comment">// The problem is the insert_subreg could be eliminated. The use of</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="comment">// D0 is using a partially undef value. This is not *incorrect* since</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="comment">// S1 is can be freely clobbered.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="comment">// Ideally we would like a way to model this, but leaving the</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// insert_subreg around causes both correctness and performance issues.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordtype">bool</span> SubUsed = <span class="keyword">false</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;subregs(Reg))</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            SubUsed = <span class="keyword">true</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;          }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordtype">bool</span> SuperUsed = <span class="keyword">false</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SR(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); SR.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SR) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(*SR)) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            SuperUsed = <span class="keyword">true</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;          }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">if</span> (!SubUsed &amp;&amp; !SuperUsed) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;          MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">verify</a>(<span class="keyword">nullptr</span>, <span class="stringliteral">&quot;In Register Scavenger&quot;</span>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Using an undefined register!&quot;</span>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        (void)SubUsed;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        (void)SuperUsed;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.isDef());</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="comment">// FIXME: Enable this once we&#39;ve figured out how to correctly transfer</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="comment">// implicit kills during codegen passes like the coalescer.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((KillRegs.test(Reg) || isUnused(Reg) ||</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;              isLiveInButUnusedBefore(Reg, MI, MBB, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) &amp;&amp;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;             <span class="stringliteral">&quot;Re-defining a live register!&quot;</span>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// Commit the changes.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  setUnused(KillRegUnits);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  setUsed(DefRegUnits);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">  261</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">RegScavenger::backward</a>() {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Tracking &amp;&amp; <span class="stringliteral">&quot;Must be tracking to determine kills and defs&quot;</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#aa5fb273566c37fdc7da88a0fec5a554c">stepBackward</a>(MI);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// Expire scavenge spill frameindex uses.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">for</span> (ScavengedInfo &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : Scavenged) {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Restore == &amp;MI) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Reg = 0;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Restore = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (MBBI == MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    MBBI = <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    Tracking = <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    --MBBI;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">  282</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">RegScavenger::isRegUsed</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keywordtype">bool</span> includeReserved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (isReserved(Reg))</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span> includeReserved;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">return</span> !LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Reg);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">  288</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">RegScavenger::FindUnusedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> Reg : *RC) {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(Reg)) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scavenger found unused reg: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">  299</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">RegScavenger::getRegsAvailable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs());</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> Reg : *RC)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(Reg))</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>.set(Reg);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> RegScavenger::findSurvivorReg(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> StartMI,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                       <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Candidates,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a>,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordtype">int</span> Survivor = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Survivor &gt; 0 &amp;&amp; <span class="stringliteral">&quot;No candidates for scavenging&quot;</span>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> ME = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(StartMI != ME &amp;&amp; <span class="stringliteral">&quot;MI already at terminator&quot;</span>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RestorePointMI = StartMI;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = StartMI;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">bool</span> inVirtLiveRange = <span class="keyword">false</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">for</span> (++MI; InstrLimit &gt; 0 &amp;&amp; MI != ME; ++<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, --<a class="code" href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a>) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;isDebugInstr()) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      ++<a class="code" href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a>; <span class="comment">// Don&#39;t count debug instructions</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">bool</span> isVirtKillInsn = <span class="keyword">false</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordtype">bool</span> isVirtDefInsn = <span class="keyword">false</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// Remove any candidates touched by instruction.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI-&gt;operands()) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="keywordflow">if</span> (MO.isRegMask())</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        Candidates.<a class="code" href="classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">clearBitsNotInMask</a>(MO.getRegMask());</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">if</span> (!MO.isReg() || MO.isUndef() || !MO.getReg())</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.getReg())) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">if</span> (MO.isDef())</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;          isVirtDefInsn = <span class="keyword">true</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.isKill())</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;          isVirtKillInsn = <span class="keyword">true</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(MO.getReg(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*AI);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// If we&#39;re not in a virtual reg&#39;s live range, this is a valid</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// restore point.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">if</span> (!inVirtLiveRange) RestorePointMI = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="comment">// Update whether we&#39;re in the live range of a virtual register</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">if</span> (isVirtKillInsn) inVirtLiveRange = <span class="keyword">false</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span> (isVirtDefInsn) inVirtLiveRange = <span class="keyword">true</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// Was our survivor untouched by this instruction?</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">if</span> (Candidates.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Survivor))</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">// All candidates gone?</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">if</span> (Candidates.<a class="code" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>())</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    Survivor = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// If we ran off the end, that&#39;s where we want to restore.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">if</span> (MI == ME) RestorePointMI = ME;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RestorePointMI != StartMI &amp;&amp;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;         <span class="stringliteral">&quot;No available scavenger restore location!&quot;</span>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// We ran out of candidates, so stop the search.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  UseMI = RestorePointMI;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">return</span> Survivor;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/// Given the bitvector \p Available of free register units at position</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// \p From. Search backwards to find a register that is part of \p</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/// Candidates and not used/clobbered until the point \p To. If there is</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/// multiple candidates continue searching and pick the one that is not used/</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/// clobbered for the longest time.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// Returns the register and the earliest position we know it to be free or</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/// the position MBB.end() if no register is available.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;MCPhysReg, MachineBasicBlock::iterator&gt;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="RegisterScavenging_8cpp.html#a8f1e993df7edda075df7606b6d410e77">  379</a></span>&#160;<a class="code" href="RegisterScavenging_8cpp.html#a8f1e993df7edda075df7606b6d410e77">findSurvivorBackwards</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> To,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;LiveOut, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordtype">bool</span> RestoreAfter) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> FoundTo = <span class="keyword">false</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Survivor = 0;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Pos;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *From-&gt;getParent();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">unsigned</span> InstrLimit = 25;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">unsigned</span> InstrCountDown = <a class="code" href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> Used(TRI);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = From;; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    Used.<a class="code" href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">accumulate</a>(MI);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == To) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="comment">// See if one of the registers in RC wasn&#39;t used so far.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg : AllocationOrder) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Reg) &amp;&amp; Used.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            LiveOut.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Reg))</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;          <span class="keywordflow">return</span> std::make_pair(Reg, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="comment">// Otherwise we will continue up to InstrLimit instructions to find</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="comment">// the register which is not defined/used for the longest time.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      FoundTo = <span class="keyword">true</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      Pos = To;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="comment">// Note: It was fine so far to start our search at From, however now that</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="comment">// we have to spill, and can only place the restore after From then</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="comment">// add the regs used/defed by std::next(From) to the set.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">if</span> (RestoreAfter)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        Used.<a class="code" href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">accumulate</a>(*std::next(From));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">if</span> (FoundTo) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">if</span> (Survivor == 0 || !Used.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Survivor)) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> AvilableReg = 0;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg : AllocationOrder) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;          <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Reg) &amp;&amp; Used.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Reg)) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            AvilableReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;          }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="keywordflow">if</span> (AvilableReg == 0)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        Survivor = AvilableReg;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="keywordflow">if</span> (--InstrCountDown == 0)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// Keep searching when we find a vreg since the spilled register will</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="comment">// be usefull for this other vreg as well later.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordtype">bool</span> FoundVReg = <span class="keyword">false</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.getReg())) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;          FoundVReg = <span class="keyword">true</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">if</span> (FoundVReg) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        InstrCountDown = <a class="code" href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        Pos = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Survivor, Pos);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="RegisterScavenging_8cpp.html#a48885a9191e6cca8b61015882db0fe9d">  451</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="RegisterScavenging_8cpp.html#a48885a9191e6cca8b61015882db0fe9d">getFrameIndexOperandNum</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">while</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    ++i;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">return</span> i;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;}</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;RegScavenger::ScavengedInfo &amp;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;RegScavenger::spill(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <span class="keywordtype">int</span> SPAdj,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Before,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;UseMI) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// Find an available scavenging slot with size and alignment matching</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// the requirements of the class RC.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Before-&gt;getMF();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">unsigned</span> NeedSize = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillSize(RC);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">unsigned</span> NeedAlign = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillAlignment(RC);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = Scavenged.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(), Diff = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">int</span> FIB = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(), FIE = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>();</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; Scavenged.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span> (Scavenged[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Reg != 0)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">// Verify that this slot is valid for this register.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">int</span> FI = Scavenged[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].FrameIndex;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">if</span> (FI &lt; FIB || FI &gt;= FIE)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">unsigned</span> S = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">unsigned</span> A = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">if</span> (NeedSize &gt; S || NeedAlign &gt; A)</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// Avoid wasting slots with large size and/or large alignment. Pick one</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">// that is the best fit for this register class (in street metric).</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// Picking a larger slot than necessary could happen if a slot for a</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// larger register is reserved before a slot for a smaller one. When</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="comment">// trying to spill a smaller register, the large slot would be found</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">// first, thus making it impossible to spill the larger register later.</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = (S-NeedSize) + (A-NeedAlign);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span> (D &lt; Diff) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      SI = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      Diff = <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">if</span> (SI == Scavenged.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>()) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="comment">// We need to scavenge a register but have no spill slot, the target</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">// must know how to do it (if not, we&#39;ll assert below).</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    Scavenged.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ScavengedInfo(FIE));</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">// Avoid infinite regress</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  Scavenged[<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>].Reg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="comment">// If the target knows how to save/restore the register, let it do so;</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="comment">// otherwise, use the emergency stack spill slot.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;saveScavengerRegister(*MBB, Before, UseMI, &amp;RC, Reg)) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// Spill the scavenged register before \p Before.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordtype">int</span> FI = Scavenged[<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>].FrameIndex;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">if</span> (FI &lt; FIB || FI &gt;= FIE) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      std::string Msg = std::string(<span class="stringliteral">&quot;Error while trying to spill &quot;</span>) +</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;          <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getName(Reg) + <span class="stringliteral">&quot; from class &quot;</span> + <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClassName(&amp;RC) +</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;          <span class="stringliteral">&quot;: Cannot scavenge register without an emergency spill slot!&quot;</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(Msg.c_str());</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#aab25b0cefc0537efaec962f8f3c52762">storeRegToStackSlot</a>(*MBB, Before, Reg, <span class="keyword">true</span>, Scavenged[SI].<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                             &amp;RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II = std::prev(Before);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordtype">unsigned</span> FIOperandNum = <a class="code" href="RegisterScavenging_8cpp.html#a48885a9191e6cca8b61015882db0fe9d">getFrameIndexOperandNum</a>(*II);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;eliminateFrameIndex(II, SPAdj, FIOperandNum, <span class="keyword">this</span>);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">// Restore the scavenged register before its use (or first terminator).</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a50a084066d8c8f3f492a864caacbbffe">loadRegFromStackSlot</a>(*MBB, UseMI, Reg, Scavenged[SI].FrameIndex,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                              &amp;RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    II = std::prev(UseMI);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    FIOperandNum = <a class="code" href="RegisterScavenging_8cpp.html#a48885a9191e6cca8b61015882db0fe9d">getFrameIndexOperandNum</a>(*II);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;eliminateFrameIndex(II, SPAdj, FIOperandNum, <span class="keyword">this</span>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">return</span> Scavenged[<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>];</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">  535</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">RegScavenger::scavengeRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                        <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">bool</span> AllowSpill) {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// Consider all allocatable registers in the register class initially</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Candidates = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getAllocatableSet(MF, RC);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">// Exclude all the registers being used by the instruction.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.getReg() != 0 &amp;&amp; !(MO.isUse() &amp;&amp; MO.isUndef()) &amp;&amp;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.getReg()))</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(MO.getReg(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*AI);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// Try to find a register that&#39;s unused if there is one, as then we won&#39;t</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">// have to spill.</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Available = <a class="code" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">getRegsAvailable</a>(RC);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  Available &amp;= Candidates;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">if</span> (Available.<a class="code" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>())</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    Candidates = Available;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">// Find the register whose use is furthest away.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = findSurvivorReg(I, Candidates, 25, UseMI);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="comment">// If we found an unused register there is no reason to spill it.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(SReg)) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scavenged register: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(SReg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">return</span> SReg;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">if</span> (!AllowSpill)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  ScavengedInfo &amp;Scavenged = spill(SReg, *RC, SPAdj, I, UseMI);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  Scavenged.Restore = &amp;*std::prev(UseMI);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scavenged register (with spill): &quot;</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                    &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(SReg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">return</span> SReg;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">  580</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">RegScavenger::scavengeRegisterBackwards</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> To,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                                 <span class="keywordtype">bool</span> RestoreAfter, <span class="keywordtype">int</span> SPAdj,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                                 <span class="keywordtype">bool</span> AllowSpill) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *To-&gt;getParent();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// Find the register whose use is furthest away.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> = RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">getRawAllocationOrder</a>(MF);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  std::pair&lt;MCPhysReg, MachineBasicBlock::iterator&gt; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> =</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <a class="code" href="RegisterScavenging_8cpp.html#a8f1e993df7edda075df7606b6d410e77">findSurvivorBackwards</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MBBI, To, LiveUnits, AllocationOrder,</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                            RestoreAfter);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> Reg = P.first;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> SpillBefore = P.second;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;No register left to scavenge!&quot;</span>);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// Found an available register?</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">if</span> (SpillBefore == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scavenged free register: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;               &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (!AllowSpill)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> ReloadAfter =</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    RestoreAfter ? std::next(MBBI) : MBBI;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> ReloadBefore = std::next(ReloadAfter);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">if</span> (ReloadBefore != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reload before: &quot;</span> &lt;&lt; *ReloadBefore &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  ScavengedInfo &amp;Scavenged = spill(Reg, RC, SPAdj, SpillBefore, ReloadBefore);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  Scavenged.Restore = &amp;*std::prev(SpillBefore);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  LiveUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">removeReg</a>(Reg);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scavenged register with spill: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; until &quot;</span> &lt;&lt; *SpillBefore);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;}</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/// Allocate a register for the virtual register \p VReg. The last use of</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/// \p VReg is around the current position of the register scavenger \p RS.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/// \p ReserveAfter controls whether the scavenged register needs to be reserved</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/// after the current instruction, otherwise it will only be reserved before the</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/// current instruction.</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="RegisterScavenging_8cpp.html#a176bfede6f24b05b428c0f42f9d95390">  624</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="RegisterScavenging_8cpp.html#a176bfede6f24b05b428c0f42f9d95390">scavengeVReg</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS,</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                             <a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keywordtype">bool</span> ReserveAfter) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">// Verify that all definitions and uses are in the same basic block.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *CommonMBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">// Real definition for the reg, re-definitions are not considered.</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RealDef = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">reg_nodbg_operands</a>(VReg)) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MO.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;getParent();</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">if</span> (CommonMBB == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      CommonMBB = MBB;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB == CommonMBB &amp;&amp; <span class="stringliteral">&quot;All defs+uses must be in the same basic block&quot;</span>);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">if</span> (MO.isDef()) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MO.getParent();</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(VReg, &amp;TRI)) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!RealDef || RealDef == &amp;MI) &amp;&amp;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;               <span class="stringliteral">&quot;Can have at most one definition which is not a redefinition&quot;</span>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        RealDef = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RealDef != <span class="keyword">nullptr</span> &amp;&amp; <span class="stringliteral">&quot;Must have at least 1 Def&quot;</span>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// We should only have one definition of the register. However to accommodate</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// the requirements of two address code we also allow definitions in</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// subsequent instructions provided they also read the register. That way</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="comment">// we get a single contiguous lifetime.</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="comment">// Definitions in MRI.def_begin() are unordered, search for the first.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">MachineRegisterInfo::def_iterator</a> FirstDef =</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(VReg), MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>(),</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                 [VReg, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> !MO.getParent()-&gt;readsRegister(VReg, &amp;TRI);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    });</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FirstDef != MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>() &amp;&amp;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;         <span class="stringliteral">&quot;Must have one definition that does not redefine vreg&quot;</span>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = *FirstDef-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// The register scavenger will report a free register inserting an emergency</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// spill/reload if necessary.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordtype">int</span> SPAdj = 0;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VReg);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = RS.<a class="code" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(RC, DefMI.getIterator(),</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                               ReserveAfter, SPAdj);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(VReg, SReg);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  ++NumScavengedRegs;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> SReg;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/// Allocate (scavenge) vregs inside a single basic block.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/// Returns true if the target spill callback created new vregs and a 2nd pass</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/// is necessary.</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="RegisterScavenging_8cpp.html#a9029683bf2a81e8247c168501e85a8b4">  678</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="RegisterScavenging_8cpp.html#a9029683bf2a81e8247c168501e85a8b4">scavengeFrameVirtualRegsInBlock</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                            <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  RS.<a class="code" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a>(MBB);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordtype">unsigned</span> InitialNumVirtRegs = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>();</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordtype">bool</span> NextInstructionReadsVReg = <span class="keyword">false</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); ) {</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// Move RegScavenger to the position between *I and *std::next(I).</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    RS.<a class="code" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">backward</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="comment">// Look for unassigned vregs in the uses of *std::next(I).</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">if</span> (NextInstructionReadsVReg) {</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NMI = *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : NMI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <span class="comment">// We only care about virtual registers and ignore virtual registers</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="comment">// created by the target callbacks in the process (those will be handled</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="comment">// in a scavenging round).</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) ||</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(Reg) &gt;= InitialNumVirtRegs)</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordflow">if</span> (!MO.readsReg())</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code" href="RegisterScavenging_8cpp.html#a176bfede6f24b05b428c0f42f9d95390">scavengeVReg</a>(MRI, RS, Reg, <span class="keyword">true</span>);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        N-&gt;addRegisterKilled(SReg, &amp;TRI, <span class="keyword">false</span>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        RS.<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(SReg);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">// Look for unassigned vregs in the defs of *I.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    NextInstructionReadsVReg = <span class="keyword">false</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="comment">// Only vregs, no newly created vregs (see above).</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) ||</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;          <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(Reg) &gt;= InitialNumVirtRegs)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="comment">// We have to look at all operands anyway so we can precalculate here</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      <span class="comment">// whether there is a reading operand. This allows use to skip the use</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="comment">// step in the next iteration if there was none.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.isInternalRead() &amp;&amp; <span class="stringliteral">&quot;Cannot assign inside bundles&quot;</span>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!MO.isUndef() || MO.isDef()) &amp;&amp; <span class="stringliteral">&quot;Cannot handle undef uses&quot;</span>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="keywordflow">if</span> (MO.readsReg()) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        NextInstructionReadsVReg = <span class="keyword">true</span>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="keywordflow">if</span> (MO.isDef()) {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code" href="RegisterScavenging_8cpp.html#a176bfede6f24b05b428c0f42f9d95390">scavengeVReg</a>(MRI, RS, Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;addRegisterDead(SReg, &amp;TRI, <span class="keyword">false</span>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      }</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acb4d7c02992f3821f3e3432b6c65de49">front</a>().<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.getReg()))</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.isInternalRead() &amp;&amp; <span class="stringliteral">&quot;Cannot assign inside bundles&quot;</span>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!MO.isUndef() || MO.isDef()) &amp;&amp; <span class="stringliteral">&quot;Cannot handle undef uses&quot;</span>);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.readsReg() &amp;&amp; <span class="stringliteral">&quot;Vreg use in first instruction not allowed&quot;</span>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  }</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>() != InitialNumVirtRegs;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3003dfad609a8e6f0a38214ef5623841">  752</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a3003dfad609a8e6f0a38214ef5623841">llvm::scavengeFrameVirtualRegs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS) {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// FIXME: Iterating over the instruction stream is unnecessary. We can simply</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">// iterate over the vreg use list, which at this point only contains machine</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// operands for which eliminateFrameIndex need a new scratch reg.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// Shortcut.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>() == 0) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">set</a>(<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// Run through the instructions and find any virtual registers.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>())</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordtype">bool</span> Again = <a class="code" href="RegisterScavenging_8cpp.html#a9029683bf2a81e8247c168501e85a8b4">scavengeFrameVirtualRegsInBlock</a>(MRI, RS, MBB);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">if</span> (Again) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Warning: Required two scavenging passes for block &quot;</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                        &lt;&lt; MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      Again = <a class="code" href="RegisterScavenging_8cpp.html#a9029683bf2a81e8247c168501e85a8b4">scavengeFrameVirtualRegsInBlock</a>(MRI, RS, MBB);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      <span class="comment">// The target required a 2nd run (because it created new vregs while</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <span class="comment">// spilling). Refuse to do another pass to keep compiletime in check.</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="keywordflow">if</span> (Again)</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Incomplete scavenging after 2nd pass&quot;</span>);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a>();</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  MF.getProperties().set(<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/// This class runs register scavenging independ of the PrologEpilogInserter.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/// This is used in for testing.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"></span><span class="keyword">class </span>ScavengerTest : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  ScavengerTest() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> &amp;TFL = *STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> RS;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="comment">// Let&#39;s hope that calling those outside of PrologEpilogueInserter works</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// well enough to initialize the scavenger with some emergency spillslots</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">// for the target.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> SavedRegs;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    TFL.<a class="code" href="classllvm_1_1TargetFrameLowering.html#a2f26766f4dcfa6457ba405584a34d5c3">determineCalleeSaves</a>(MF, SavedRegs, &amp;RS);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    TFL.<a class="code" href="classllvm_1_1TargetFrameLowering.html#a32bb6ffb3d46c78fdb7e48cf2f226e4c">processFunctionBeforeFrameFinalized</a>(MF, &amp;RS);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">// Let&#39;s scavenge the current function</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="namespacellvm.html#a3003dfad609a8e6f0a38214ef5623841">scavengeFrameVirtualRegs</a>(MF, RS);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;};</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ScavengerTest::ID</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<a class="code" href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a>(ScavengerTest, <span class="stringliteral">&quot;scavenger-test&quot;</span>,</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                <span class="stringliteral">&quot;Scavenge virtual registers inside basic blocks&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00371">BitVector.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4c3e1acc360431fd8f8ae3a14777eef8"><div class="ttname"><a href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00076">Register.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_aab25b0cefc0537efaec962f8f3c52762"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aab25b0cefc0537efaec962f8f3c52762">llvm::HexagonInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00884">HexagonInstrInfo.cpp:884</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_aa7fb88445e6e87a1ea5f88bed35d1073"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns the preferred order for allocating registers from this register class in MF. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00196">TargetRegisterInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe9c9aa968d736395f54528df95357bc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">llvm::MachineRegisterInfo::reg_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_nodbg_iterator &gt; reg_nodbg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00337">MachineRegisterInfo.h:337</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="GCNHazardRecognizer_8cpp_html_afcf67a2016bdf2546972186f33abb0f0"><div class="ttname"><a href="GCNHazardRecognizer_8cpp.html#afcf67a2016bdf2546972186f33abb0f0">addRegUnits</a></div><div class="ttdeci">static void addRegUnits(const SIRegisterInfo &amp;TRI, BitVector &amp;BV, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="GCNHazardRecognizer_8cpp_source.html#l00468">GCNHazardRecognizer.cpp:468</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">llvm::ARM_PROC::IE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00027">ARMBaseInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e2e403e3e1f758b87c25302090c96c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">llvm::MachineRegisterInfo::clearVirtRegs</a></div><div class="ttdeci">void clearVirtRegs()</div><div class="ttdoc">clearVirtRegs - Remove all virtual registers (after physreg assignment). </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00202">MachineRegisterInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a2f26766f4dcfa6457ba405584a34d5c3"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a2f26766f4dcfa6457ba405584a34d5c3">llvm::TargetFrameLowering::determineCalleeSaves</a></div><div class="ttdeci">virtual void determineCalleeSaves(MachineFunction &amp;MF, BitVector &amp;SavedRegs, RegScavenger *RS=nullptr) const</div><div class="ttdoc">This method determines which of the registers reported by TargetRegisterInfo::getCalleeSavedRegs() sh...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLoweringImpl_8cpp_source.html#l00076">TargetFrameLoweringImpl.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a32bb6ffb3d46c78fdb7e48cf2f226e4c"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a32bb6ffb3d46c78fdb7e48cf2f226e4c">llvm::TargetFrameLowering::processFunctionBeforeFrameFinalized</a></div><div class="ttdeci">virtual void processFunctionBeforeFrameFinalized(MachineFunction &amp;MF, RegScavenger *RS=nullptr) const</div><div class="ttdoc">processFunctionBeforeFrameFinalized - This method is called immediately before the specified function...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00308">TargetFrameLowering.h:308</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a50a084066d8c8f3f492a864caacbbffe"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a50a084066d8c8f3f492a864caacbbffe">llvm::HexagonInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00930">HexagonInstrInfo.cpp:930</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a35bbc237e4a675c5332103ac6e7dcce1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">llvm::BitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Removes all bits from the bitvector. Does not change capacity. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00366">BitVector.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ab4fff7ad3de452b1b1d20de5afd986a3"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">llvm::LiveRegUnits::addLiveOuts</a></div><div class="ttdeci">void addLiveOuts(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds registers living out of block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00119">LiveRegUnits.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2da3bac3ad70ccb97150626385ebd6a7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const</div><div class="ttdoc">find_first - Returns the index of the first set bit, -1 if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00331">BitVector.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1AllocationOrder_html"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html">llvm::AllocationOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00029">AllocationOrder.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a4a44764b1c5681c8fb057f13b3f30047"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">llvm::RegScavenger::backward</a></div><div class="ttdeci">void backward()</div><div class="ttdoc">Update internal register state and move MBB iterator backwards. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00261">RegisterScavenging.cpp:261</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada584bbca3ecf7eda9a0777665ad1401"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00384">MachineRegisterInfo.h:384</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a3003dfad609a8e6f0a38214ef5623841"><div class="ttname"><a href="namespacellvm.html#a3003dfad609a8e6f0a38214ef5623841">llvm::scavengeFrameVirtualRegs</a></div><div class="ttdeci">void scavengeFrameVirtualRegs(MachineFunction &amp;MF, RegScavenger &amp;RS)</div><div class="ttdoc">Replaces all frame index virtual registers with physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00752">RegisterScavenging.cpp:752</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a34542ec002baa6b027a6d05644c6bb2e"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">llvm::RegScavenger::setRegUsed</a></div><div class="ttdeci">void setRegUsed(Register Reg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Tell the scavenger a register is used. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00053">RegisterScavenging.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afe23dbb6421b62ff369b85cd8436d483"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">llvm::RegScavenger::forward</a></div><div class="ttdeci">void forward()</div><div class="ttdoc">Move the internal MBB iterator and update register states. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00176">RegisterScavenging.cpp:176</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ae06ac34235924f41c0072e7f895b3605"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ae06ac34235924f41c0072e7f895b3605">llvm::LiveRegUnits::addLiveIns</a></div><div class="ttdeci">void addLiveIns(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds registers living into block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00136">LiveRegUnits.cpp:136</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acb4d7c02992f3821f3e3432b6c65de49"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acb4d7c02992f3821f3e3432b6c65de49">llvm::MachineBasicBlock::front</a></div><div class="ttdeci">MachineInstr &amp; front()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00195">MachineBasicBlock.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a3996f7c3774880bfe32422602fe34f9c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">llvm::LiveRegUnits::available</a></div><div class="ttdeci">bool available(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if no part of physical register Reg is live. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00117">LiveRegUnits.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00738">MCRegisterInfo.h:738</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afaf92711851d9d2abd2ef7f6c1b68bf8"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">llvm::RegScavenger::getRegsAvailable</a></div><div class="ttdeci">BitVector getRegsAvailable(const TargetRegisterClass *RC)</div><div class="ttdoc">Return all available registers in the register class in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00299">RegisterScavenging.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae70474766f2a88bab5b2b77bcb22212b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const</div><div class="ttdoc">Return the minimum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00387">MachineFrameInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ac51e2d34abb79b72afef355fac525c76"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">llvm::MachineFrameInfo::getObjectIndexEnd</a></div><div class="ttdeci">int getObjectIndexEnd() const</div><div class="ttdoc">Return one past the maximum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00390">MachineFrameInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a380627231bd554718dbc1e28f8875c49"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">llvm::LiveRegUnits::addRegMasked</a></div><div class="ttdeci">void addRegMasked(MCPhysReg Reg, LaneBitmask Mask)</div><div class="ttdoc">Adds register units covered by physical register Reg that are part of the lanemask Mask...</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00094">LiveRegUnits.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_af27497ce6068478bb97765620191e351"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">llvm::LiveRegUnits::removeReg</a></div><div class="ttdeci">void removeReg(MCPhysReg Reg)</div><div class="ttdoc">Removes all register units covered by physical register Reg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00103">LiveRegUnits.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="RegisterScavenging_8cpp_html_a176bfede6f24b05b428c0f42f9d95390"><div class="ttname"><a href="RegisterScavenging_8cpp.html#a176bfede6f24b05b428c0f42f9d95390">scavengeVReg</a></div><div class="ttdeci">static Register scavengeVReg(MachineRegisterInfo &amp;MRI, RegScavenger &amp;RS, Register VReg, bool ReserveAfter)</div><div class="ttdoc">Allocate a register for the virtual register VReg. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00624">RegisterScavenging.cpp:624</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a51711ad960e294ac064a578ebfae0de7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">llvm::BitVector::clearBitsNotInMask</a></div><div class="ttdeci">void clearBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">clearBitsNotInMask - Clear a bit in this vector for every &amp;#39;0&amp;#39; bit in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00793">BitVector.h:793</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a5e7fb90824f599580585b3b5c5116614"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">llvm::LiveRegUnits::init</a></div><div class="ttdeci">void init(const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">Initialize and clear the set. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00074">LiveRegUnits.h:74</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aedf6cb1135961f41f39dc58ca8576123"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">llvm::MachineBasicBlock::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return the name of the corresponding LLVM basic block, or an empty string. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00256">MachineBasicBlock.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a27037167fddcdde3b6207d025267bbfc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(Register Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00282">RegisterScavenging.cpp:282</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a72d0f5c7e6117335f31a0cd1753a594b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">llvm::BitVector::any</a></div><div class="ttdeci">bool any() const</div><div class="ttdoc">any - Returns true if any bit is set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00180">BitVector.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a3b6446f0c0d972c19ec550752e7b8cf4"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a3b6446f0c0d972c19ec550752e7b8cf4">llvm::RegScavenger::unprocess</a></div><div class="ttdeci">void unprocess()</div><div class="ttdoc">Invert the behavior of forward() on the current instruction (undo the changes to the available regist...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00157">RegisterScavenging.cpp:157</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_aa5fb273566c37fdc7da88a0fec5a554c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#aa5fb273566c37fdc7da88a0fec5a554c">llvm::LiveRegUnits::stepBackward</a></div><div class="ttdeci">void stepBackward(const MachineInstr &amp;MI)</div><div class="ttdoc">Updates liveness when stepping backwards over the instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00044">LiveRegUnits.cpp:44</a></div></div>
<div class="ttc" id="LiveRegUnits_8h_html"><div class="ttname"><a href="LiveRegUnits_8h.html">LiveRegUnits.h</a></div><div class="ttdoc">A set of register units. </div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="PassSupport_8h_html_af807c9595d50b45c0008924c4679c85c"><div class="ttname"><a href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a></div><div class="ttdeci">#define INITIALIZE_PASS(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00033">PassSupport.h:33</a></div></div>
<div class="ttc" id="RegisterScavenging_8cpp_html_a9029683bf2a81e8247c168501e85a8b4"><div class="ttname"><a href="RegisterScavenging_8cpp.html#a9029683bf2a81e8247c168501e85a8b4">scavengeFrameVirtualRegsInBlock</a></div><div class="ttdeci">static bool scavengeFrameVirtualRegsInBlock(MachineRegisterInfo &amp;MRI, RegScavenger &amp;RS, MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Allocate (scavenge) vregs inside a single basic block. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00678">RegisterScavenging.cpp:678</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="BlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a14812153b6cf8c1cb26c3de8b96ba91c"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">llvm::RegScavenger::enterBasicBlockEnd</a></div><div class="ttdeci">void enterBasicBlockEnd(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the end of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00089">RegisterScavenging.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_af7ea64c95b144306f76693d958be9741"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">llvm::LiveRegUnits::accumulate</a></div><div class="ttdeci">void accumulate(const MachineInstr &amp;MI)</div><div class="ttdoc">Adds all register units used, defined or clobbered in MI. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00064">LiveRegUnits.cpp:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a62d08c8303092539ecb1fde389108e7a"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">llvm::RegScavenger::scavengeRegisterBackwards</a></div><div class="ttdeci">Register scavengeRegisterBackwards(const TargetRegisterClass &amp;RC, MachineBasicBlock::iterator To, bool RestoreAfter, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available from the current position backwards to the p...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00580">RegisterScavenging.cpp:580</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aa0f2b6097642894ce79ff3e15c896206"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00201">BitVector.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="RegisterScavenging_8cpp_html_a48885a9191e6cca8b61015882db0fe9d"><div class="ttname"><a href="RegisterScavenging_8cpp.html#a48885a9191e6cca8b61015882db0fe9d">getFrameIndexOperandNum</a></div><div class="ttdeci">static unsigned getFrameIndexOperandNum(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00451">RegisterScavenging.cpp:451</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a4f1af6e587ae8846628561570b54e2ee"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">llvm::RegScavenger::enterBasicBlock</a></div><div class="ttdeci">void enterBasicBlock(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the begin of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00084">RegisterScavenging.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a291cc21c757ff76108ff9f36c57723e9"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">Register scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00535">RegisterScavenging.cpp:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acbbbca8e55fe4daa61ede8c0f7b4dd5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">llvm::MachineFunction::verify</a></div><div class="ttdeci">bool verify(Pass *p=nullptr, const char *Banner=nullptr, bool AbortOnError=true) const</div><div class="ttdoc">Run the current MachineFunction through the machine code verifier, useful for debugger use...</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00329">MachineVerifier.cpp:329</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a28849ec4920f5ee3f97d344633e695f4"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">llvm::RegScavenger::FindUnusedReg</a></div><div class="ttdeci">Register FindUnusedReg(const TargetRegisterClass *RC) const</div><div class="ttdoc">Find an unused register of the specified register class. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00288">RegisterScavenging.cpp:288</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
<div class="ttc" id="DFAPacketizer_8cpp_html_a76750f6a1d08f09fbf45674c2f0cfc84"><div class="ttname"><a href="DFAPacketizer_8cpp.html#a76750f6a1d08f09fbf45674c2f0cfc84">InstrLimit</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; InstrLimit(&quot;dfa-instr-limit&quot;, cl::Hidden, cl::init(0), cl::desc(&quot;If present, stops packetizing after N instructions&quot;))</div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00387">MachineRegisterInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00757">MCRegisterInfo.h:757</a></div></div>
<div class="ttc" id="RegisterScavenging_8cpp_html_a8f1e993df7edda075df7606b6d410e77"><div class="ttname"><a href="RegisterScavenging_8cpp.html#a8f1e993df7edda075df7606b6d410e77">findSurvivorBackwards</a></div><div class="ttdeci">static std::pair&lt; MCPhysReg, MachineBasicBlock::iterator &gt; findSurvivorBackwards(const MachineRegisterInfo &amp;MRI, MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const LiveRegUnits &amp;LiveOut, ArrayRef&lt; MCPhysReg &gt; AllocationOrder, bool RestoreAfter)</div><div class="ttdoc">Given the bitvector Available of free register units at position From. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00379">RegisterScavenging.cpp:379</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdoc">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00266">MachineRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:55 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
