#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 21 21:53:56 2023
# Process ID: 25096
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1
# Command line: vivado.exe -log gtwizard_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0.tcl
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/gtwizard_0.vds
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1\vivado.jou
# Running On: DESKTOP-FG0QD84, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17109 MB
#-----------------------------------------------------------
source gtwizard_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: gtwizard_0
Command: synth_design -top gtwizard_0 -part xc7k160tffv676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffv676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7196
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.879 ; gain = 406.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_init' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_multi_gt' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_cpll_railing' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_cpll_railing' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_multi_gt' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_sync_block' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
INFO: [Synth 8-6157] synthesizing module 'FD' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_sync_block' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_RX_STARTUP_FSM' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_RX_STARTUP_FSM' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_TX_MANUAL_PHASE_ALIGN' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_manual_phase_align.v:73]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_sync_pulse' [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_pulse.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_sync_pulse' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_pulse.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_TX_MANUAL_PHASE_ALIGN' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_manual_phase_align.v:73]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_init' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.v:70]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (0#1) [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0.v:70]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:352]
WARNING: [Synth 8-7129] Port CPLLREFCLKLOST in module gtwizard_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.238 ; gain = 505.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.238 ; gain = 505.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.238 ; gain = 505.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1358.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  FD => FDRE: 102 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1403.781 ; gain = 7.473
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffv676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_0_RX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'gtwizard_0_TX_MANUAL_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                             0000
         WAIT_PHRST_DONE |                           000010 |                             0001
                M_PHINIT |                           000100 |                             0010
               M_PHALIGN |                           001000 |                             0011
                 M_DLYEN |                           010000 |                             0100
            PHALIGN_DONE |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'gtwizard_0_TX_MANUAL_PHASE_ALIGN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	  10 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 22    
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_cplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFH          |     1|
|2     |CARRY4        |    43|
|3     |GTXE2_CHANNEL |     1|
|4     |LUT1          |    46|
|5     |LUT2          |    29|
|6     |LUT3          |    18|
|7     |LUT4          |    36|
|8     |LUT5          |    65|
|9     |LUT6          |    84|
|10    |SRLC32E       |     7|
|11    |FD            |    90|
|12    |FDCE          |    21|
|13    |FDRE          |   232|
|14    |FDSE          |    17|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1403.781 ; gain = 505.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1403.781 ; gain = 550.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1403.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  FD => FDRE: 90 instances

Synth Design complete, checksum: b15ddcb
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gtwizard_0, cache-ID = 85bec3f644d05b5f
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week6/week6/week6.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_0_utilization_synth.rpt -pb gtwizard_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 21:54:44 2023...
