/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 1/7/16 17:24:50
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -R -ST fxr_tx_ci -unit=fxr_tx_ci_cid_csrs -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/320_Memory_Map_TX_CI.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_CI_CID_CSRS_SW_DEF
#define DEF_FXR_TX_CI_CID_CSRS_SW_DEF

#ifndef FXR_TX_CI_CID_CSRS
#define FXR_TX_CI_CID_CSRS					0x000000000000
#endif
#define FXR_NUM_CONTEXTS					192
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						191
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define TXCID_RT_ENTRIES					65536
#define TXCID_RT_MAX						65535
#define TXCID_AUTH_ENTRIES					8
#define TXCID_CSR_OFFSET					0
#define TXCID_CQ_AUTH_OFFSET					0
#define TXCID_CQ_CONFIG_OFFSET					12288
#define TXCID_SL0_TO_TC_OFFSET					13824
#define TXCID_SL1_TO_TC_OFFSET					13832
#define TXCID_SL2_TO_TC_OFFSET					13840
#define TXCID_SL3_TO_TC_OFFSET					13848
#define TXCID_MAD_TO_TC_OFFSET					13856
#define TXCID_TO_LIMIT_OFFSET					13864
#define TXCID_DLID_GRAN_OFFSET					17960
#define TXCID_ERROR_BASE					24576
#define TXCID_ERROR_GENERAL_OFFSET				17996
#define TXCID_ERR_CQ_GENERAL_OFFSET				18010
#define TXCID_ERR_MBE_OFFSET					18024
#define TXCID_ERR_CQ_MBE_OFFSET					18032
#define TXCID_ERR_ST_MBE_OFFSET					18046
#define TXCID_CQ_ERR_DLID_MBE_OFFSET				18060
#define TXCID_CQ_OFFSET						1048576
#define TXCID_RT_OFFSET						3145728
#define TXCIC_CSR_OFFSET					0
#define TXCIC_DRAIN_RESET_OFFSET				0
#define TXCIC_UPDATE_CNTRL_OFFSET				8
#define TXCIC_CQ_TAIL_OFFSET					2048
#define TXCIC_ARBITRATION_DISABLE_OFFSET			3584
#define TXCIC_CFG_TO_LIMIT_OFFSET				3592
#define TXCIC_ERROR_BASE					24576
#define TXCIC_ERR_PER_CQ_GENERAL_OFFSET				24832
#define TXCIC_DBG_ERR_INJECT_OFFSET				28672
/*
* Table #4 of fxr_tx_ci_cid_csrs - TXCID_CFG_AUTHENTICATION_CSR
* This structure contains 8 entries per CQ, addressed by the command 
* authorization index together with the CQ number. Each entry contains an SRANK 
* and USER_ID.
*/
#define FXR_TXCID_CFG_AUTHENTICATION_CSR			(FXR_TX_CI_CID_CSRS + 0x000000000000)
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_RESETCSR		0x0000000000000000ull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_SHIFT		32
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_MASK		0xFFFFFFFFull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_SMASK		0xFFFFFFFF00000000ull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_SHIFT		0
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_MASK		0xFFFFFFFFull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_SMASK		0xFFFFFFFFull
/*
* Table #5 of fxr_tx_ci_cid_csrs - TXCID_CFG_CSR
* This is a per command queue CSR that controls how the CQ operates. Note that 
* some of the values applied to this CSR must match the corresponding values 
* used in the RxCI (see RxCID's chapter 'Receive CQ configuration CSRs'). The 
* symmetric pairing of enables, privilege levels, and PIDs for a given CQ's 
* Rx/Tx pair is an architecture requirement and violating this by setting them 
* to different values will result in unexpected behavior and errors.
*/
#define FXR_TXCID_CFG_CSR					(FXR_TX_CI_CID_CSRS + 0x000000003000)
#define FXR_TXCID_CFG_CSR_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_CFG_CSR_SL_ENABLE_SHIFT			32
#define FXR_TXCID_CFG_CSR_SL_ENABLE_MASK			0xFFFFFFFFull
#define FXR_TXCID_CFG_CSR_SL_ENABLE_SMASK			0xFFFFFFFF00000000ull
#define FXR_TXCID_CFG_CSR_DLID_BASE_SHIFT			16
#define FXR_TXCID_CFG_CSR_DLID_BASE_MASK			0xFFFFull
#define FXR_TXCID_CFG_CSR_DLID_BASE_SMASK			0xFFFF0000ull
#define FXR_TXCID_CFG_CSR_PHYS_DLID_SHIFT			15
#define FXR_TXCID_CFG_CSR_PHYS_DLID_MASK			0x1ull
#define FXR_TXCID_CFG_CSR_PHYS_DLID_SMASK			0x8000ull
#define FXR_TXCID_CFG_CSR_ENABLE_SHIFT				13
#define FXR_TXCID_CFG_CSR_ENABLE_MASK				0x1ull
#define FXR_TXCID_CFG_CSR_ENABLE_SMASK				0x2000ull
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_SHIFT			12
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_MASK			0x1ull
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_SMASK			0x1000ull
#define FXR_TXCID_CFG_CSR_PID_SHIFT				0
#define FXR_TXCID_CFG_CSR_PID_MASK				0xFFFull
#define FXR_TXCID_CFG_CSR_PID_SMASK				0xFFFull
/*
* Table #6 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL0_TO_TC
* For port 0, this CSR maps service levels 0-15 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL0_TO_TC					(FXR_TX_CI_CID_CSRS + 0x000000003600)
#define FXR_TXCID_CFG_SL0_TO_TC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_63_SHIFT			63
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_63_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_63_SMASK			0x8000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_SHIFT		62
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_SMASK		0x4000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_SHIFT		60
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_SMASK		0x3000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_59_SHIFT			59
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_59_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_59_SMASK			0x800000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_SHIFT		58
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_SMASK		0x400000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_SHIFT		56
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_SMASK		0x300000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_55_SHIFT			55
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_55_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_55_SMASK			0x80000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_SHIFT		54
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_SMASK		0x40000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_SHIFT		52
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_SMASK		0x30000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_51_SHIFT			51
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_51_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_51_SMASK			0x8000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_SHIFT		50
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_SMASK		0x4000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_SHIFT		48
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_SMASK		0x3000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_47_SHIFT			47
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_47_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_47_SMASK			0x800000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_SHIFT		46
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_SMASK		0x400000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_SHIFT		44
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_SMASK		0x300000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_43_SHIFT			43
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_43_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_43_SMASK			0x80000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_SHIFT		42
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_SMASK		0x40000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_SHIFT		40
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_SMASK		0x30000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_39_SHIFT			39
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_39_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_39_SMASK			0x8000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_SHIFT			38
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_SMASK			0x4000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_SHIFT			36
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_SMASK			0x3000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_35_SHIFT			35
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_35_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_35_SMASK			0x800000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_SHIFT			34
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_SMASK			0x400000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_SHIFT			32
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_SMASK			0x300000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_31_SHIFT			31
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_31_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_31_SMASK			0x80000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_SHIFT			30
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_SMASK			0x40000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_SHIFT			28
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_SMASK			0x30000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_27_SHIFT			27
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_27_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_27_SMASK			0x8000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_SHIFT			26
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_SMASK			0x4000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_SHIFT			24
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_SMASK			0x3000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_23_SHIFT			23
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_23_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_23_SMASK			0x800000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_SHIFT			22
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_SMASK			0x400000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_SHIFT			20
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_SMASK			0x300000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_19_SHIFT			19
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_19_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_19_SMASK			0x80000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_SHIFT			18
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_SMASK			0x40000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_SHIFT			16
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_SMASK			0x30000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_15_SHIFT			15
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_15_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_15_SMASK			0x8000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_SHIFT			14
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_SMASK			0x4000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_SHIFT			12
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_SMASK			0x3000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_11_SHIFT			11
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_11_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_11_SMASK			0x800ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_SHIFT			10
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_SMASK			0x400ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_SHIFT			8
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_SMASK			0x300ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_7_SHIFT			7
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_7_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_7_SMASK			0x80ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_SHIFT			6
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_SMASK			0x40ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_SHIFT			4
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_SMASK			0x30ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_SHIFT			3
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RSV_SMASK			0x8ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_SHIFT			2
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_SMASK			0x4ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_SHIFT			0
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_SMASK			0x3ull
/*
* Table #7 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL1_TO_TC
* For port 0, this CSR maps service levels 16-31 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL1_TO_TC					(FXR_TX_CI_CID_CSRS + 0x000000003608)
#define FXR_TXCID_CFG_SL1_TO_TC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_63_SHIFT			63
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_63_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_63_SMASK			0x8000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_SHIFT		62
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_SMASK		0x4000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_SHIFT		60
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_SMASK		0x3000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_59_SHIFT			59
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_59_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_59_SMASK			0x800000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_SHIFT		58
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_SMASK		0x400000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_SHIFT		56
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_SMASK		0x300000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_55_SHIFT			55
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_55_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_55_SMASK			0x80000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_SHIFT		54
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_SMASK		0x40000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_SHIFT		52
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_SMASK		0x30000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_51_SHIFT			51
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_51_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_51_SMASK			0x8000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_SHIFT		50
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_SMASK		0x4000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_SHIFT		48
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_SMASK		0x3000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_47_SHIFT			47
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_47_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_47_SMASK			0x800000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_SHIFT		46
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_SMASK		0x400000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_SHIFT		44
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_SMASK		0x300000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_43_SHIFT			43
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_43_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_43_SMASK			0x80000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_SHIFT		42
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_SMASK		0x40000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_SHIFT		40
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_SMASK		0x30000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_39_SHIFT			39
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_39_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_39_SMASK			0x8000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_SHIFT		38
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_SMASK		0x4000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_SHIFT		36
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_SMASK		0x3000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_35_SHIFT			35
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_35_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_35_SMASK			0x800000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_SHIFT		34
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_SMASK		0x400000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_SHIFT		32
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_SMASK		0x300000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_31_SHIFT			31
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_31_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_31_SMASK			0x80000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_SHIFT		30
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_SMASK		0x40000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_SHIFT		28
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_SMASK		0x30000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_27_SHIFT			27
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_27_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_27_SMASK			0x8000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_SHIFT		26
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_SMASK		0x4000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_SHIFT		24
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_SMASK		0x3000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_23_SHIFT			23
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_23_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_23_SMASK			0x800000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_SHIFT		22
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_SMASK		0x400000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_SHIFT		20
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_SMASK		0x300000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_19_SHIFT			19
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_19_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_19_SMASK			0x80000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_SHIFT		18
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_SMASK		0x40000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_SHIFT		16
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_SMASK		0x30000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_15_SHIFT			15
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_15_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_15_SMASK			0x8000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_SHIFT		14
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_SMASK		0x4000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_SHIFT		12
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_SMASK		0x3000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_11_SHIFT			11
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_11_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_11_SMASK			0x800ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_SHIFT		10
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_SMASK		0x400ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_SHIFT		8
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_SMASK		0x300ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_7_SHIFT			7
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_7_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_7_SMASK			0x80ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_SHIFT		6
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_SMASK		0x40ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_SHIFT		4
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_SMASK		0x30ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_SHIFT			3
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RSV_SMASK			0x8ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_SHIFT		2
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_SMASK		0x4ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_SHIFT		0
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_SMASK		0x3ull
/*
* Table #8 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL2_TO_TC
* For port 1, this CSR maps service levels 0-15 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL2_TO_TC					(FXR_TX_CI_CID_CSRS + 0x000000003610)
#define FXR_TXCID_CFG_SL2_TO_TC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_63_SHIFT			63
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_63_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_63_SMASK			0x8000000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_MC_SHIFT		62
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_MC_SMASK		0x4000000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_TC_SHIFT		60
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL15_P1_TC_SMASK		0x3000000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_59_SHIFT			59
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_59_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_59_SMASK			0x800000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_MC_SHIFT		58
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_MC_SMASK		0x400000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_TC_SHIFT		56
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL14_P1_TC_SMASK		0x300000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_55_SHIFT			55
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_55_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_55_SMASK			0x80000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_MC_SHIFT		54
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_MC_SMASK		0x40000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_TC_SHIFT		52
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL13_P1_TC_SMASK		0x30000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_51_SHIFT			51
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_51_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_51_SMASK			0x8000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_MC_SHIFT		50
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_MC_SMASK		0x4000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_TC_SHIFT		48
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL12_P1_TC_SMASK		0x3000000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_47_SHIFT			47
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_47_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_47_SMASK			0x800000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_MC_SHIFT		46
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_MC_SMASK		0x400000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_TC_SHIFT		44
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL11_P1_TC_SMASK		0x300000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_43_SHIFT			43
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_43_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_43_SMASK			0x80000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_MC_SHIFT		42
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_MC_SMASK		0x40000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_TC_SHIFT		40
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL10_P1_TC_SMASK		0x30000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_39_SHIFT			39
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_39_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_39_SMASK			0x8000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_MC_SHIFT			38
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_MC_SMASK			0x4000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_TC_SHIFT			36
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL9_P1_TC_SMASK			0x3000000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_35_SHIFT			35
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_35_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_35_SMASK			0x800000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_MC_SHIFT			34
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_MC_SMASK			0x400000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_TC_SHIFT			32
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL8_P1_TC_SMASK			0x300000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_31_SHIFT			31
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_31_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_31_SMASK			0x80000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_MC_SHIFT			30
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_MC_SMASK			0x40000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_TC_SHIFT			28
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL7_P1_TC_SMASK			0x30000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_27_SHIFT			27
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_27_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_27_SMASK			0x8000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_MC_SHIFT			26
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_MC_SMASK			0x4000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_TC_SHIFT			24
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL6_P1_TC_SMASK			0x3000000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_23_SHIFT			23
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_23_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_23_SMASK			0x800000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_MC_SHIFT			22
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_MC_SMASK			0x400000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_TC_SHIFT			20
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL5_P1_TC_SMASK			0x300000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_19_SHIFT			19
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_19_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_19_SMASK			0x80000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_MC_SHIFT			18
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_MC_SMASK			0x40000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_TC_SHIFT			16
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL4_P1_TC_SMASK			0x30000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_15_SHIFT			15
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_15_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_15_SMASK			0x8000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_MC_SHIFT			14
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_MC_SMASK			0x4000ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_TC_SHIFT			12
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL3_P1_TC_SMASK			0x3000ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_11_SHIFT			11
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_11_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_11_SMASK			0x800ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_MC_SHIFT			10
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_MC_SMASK			0x400ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_TC_SHIFT			8
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL2_P1_TC_SMASK			0x300ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_7_SHIFT			7
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_7_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_7_SMASK			0x80ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_MC_SHIFT			6
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_MC_SMASK			0x40ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_TC_SHIFT			4
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL1_P1_TC_SMASK			0x30ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_SHIFT			3
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_RSV_SMASK			0x8ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_MC_SHIFT			2
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_MC_SMASK			0x4ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_TC_SHIFT			0
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL2_TO_TC_SL0_P1_TC_SMASK			0x3ull
/*
* Table #9 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL3_TO_TC
* For port 1, this CSR maps service levels 16-31 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL3_TO_TC					(FXR_TX_CI_CID_CSRS + 0x000000003618)
#define FXR_TXCID_CFG_SL3_TO_TC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_63_SHIFT			63
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_63_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_63_SMASK			0x8000000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_MC_SHIFT		62
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_MC_SMASK		0x4000000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_TC_SHIFT		60
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL31_P1_TC_SMASK		0x3000000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_59_SHIFT			59
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_59_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_59_SMASK			0x800000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_MC_SHIFT		58
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_MC_SMASK		0x400000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_TC_SHIFT		56
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL30_P1_TC_SMASK		0x300000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_55_SHIFT			55
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_55_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_55_SMASK			0x80000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_MC_SHIFT		54
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_MC_SMASK		0x40000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_TC_SHIFT		52
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL29_P1_TC_SMASK		0x30000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_51_SHIFT			51
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_51_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_51_SMASK			0x8000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_MC_SHIFT		50
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_MC_SMASK		0x4000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_TC_SHIFT		48
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL28_P1_TC_SMASK		0x3000000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_47_SHIFT			47
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_47_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_47_SMASK			0x800000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_MC_SHIFT		46
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_MC_SMASK		0x400000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_TC_SHIFT		44
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL27_P1_TC_SMASK		0x300000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_43_SHIFT			43
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_43_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_43_SMASK			0x80000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_MC_SHIFT		42
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_MC_SMASK		0x40000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_TC_SHIFT		40
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL26_P1_TC_SMASK		0x30000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_39_SHIFT			39
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_39_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_39_SMASK			0x8000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_MC_SHIFT		38
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_MC_SMASK		0x4000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_TC_SHIFT		36
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL25_P1_TC_SMASK		0x3000000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_35_SHIFT			35
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_35_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_35_SMASK			0x800000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_MC_SHIFT		34
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_MC_SMASK		0x400000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_TC_SHIFT		32
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL24_P1_TC_SMASK		0x300000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_31_SHIFT			31
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_31_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_31_SMASK			0x80000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_MC_SHIFT		30
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_MC_SMASK		0x40000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_TC_SHIFT		28
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL23_P1_TC_SMASK		0x30000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_27_SHIFT			27
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_27_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_27_SMASK			0x8000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_MC_SHIFT		26
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_MC_SMASK		0x4000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_TC_SHIFT		24
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL22_P1_TC_SMASK		0x3000000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_23_SHIFT			23
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_23_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_23_SMASK			0x800000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_MC_SHIFT		22
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_MC_SMASK		0x400000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_TC_SHIFT		20
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL21_P1_TC_SMASK		0x300000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_19_SHIFT			19
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_19_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_19_SMASK			0x80000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_MC_SHIFT		18
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_MC_SMASK		0x40000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_TC_SHIFT		16
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL20_P1_TC_SMASK		0x30000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_15_SHIFT			15
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_15_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_15_SMASK			0x8000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_MC_SHIFT		14
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_MC_SMASK		0x4000ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_TC_SHIFT		12
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL19_P1_TC_SMASK		0x3000ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_11_SHIFT			11
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_11_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_11_SMASK			0x800ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_MC_SHIFT		10
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_MC_SMASK		0x400ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_TC_SHIFT		8
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL18_P1_TC_SMASK		0x300ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_7_SHIFT			7
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_7_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_7_SMASK			0x80ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_MC_SHIFT		6
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_MC_SMASK		0x40ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_TC_SHIFT		4
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL17_P1_TC_SMASK		0x30ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_SHIFT			3
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_RSV_SMASK			0x8ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_MC_SHIFT		2
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_MC_MASK			0x1ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_MC_SMASK		0x4ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_TC_SHIFT		0
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_TC_MASK			0x3ull
#define FXR_TXCID_CFG_SL3_TO_TC_SL16_P1_TC_SMASK		0x3ull
/*
* Table #10 of fxr_tx_ci_cid_csrs - TXCID_CFG_MAD_TO_TC
* For commands that generate management packets, this CSR specifies a message 
* and traffic class.
*/
#define FXR_TXCID_CFG_MAD_TO_TC					(FXR_TX_CI_CID_CSRS + 0x000000003620)
#define FXR_TXCID_CFG_MAD_TO_TC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_MAD_TO_TC_MC_SHIFT			2
#define FXR_TXCID_CFG_MAD_TO_TC_MC_MASK				0x1ull
#define FXR_TXCID_CFG_MAD_TO_TC_MC_SMASK			0x4ull
#define FXR_TXCID_CFG_MAD_TO_TC_TC_SHIFT			0
#define FXR_TXCID_CFG_MAD_TO_TC_TC_MASK				0x3ull
#define FXR_TXCID_CFG_MAD_TO_TC_TC_SMASK			0x3ull
/*
* Table #11 of fxr_tx_ci_cid_csrs - TXCID_CREDITS_TO_RX
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the RX Input Queues.
*/
#define FXR_TXCID_CREDITS_TO_RX					(FXR_TX_CI_CID_CSRS + 0x000000003630)
#define FXR_TXCID_CREDITS_TO_RX_RESETCSR			0x0000CCCCCCCCCCCCull
#define FXR_TXCID_CREDITS_TO_RX_UNUSED_63_48_SHIFT		48
#define FXR_TXCID_CREDITS_TO_RX_UNUSED_63_48_MASK		0xFFFFull
#define FXR_TXCID_CREDITS_TO_RX_UNUSED_63_48_SMASK		0xFFFF000000000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC3_SHIFT			44
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC3_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC3_SMASK			0xF00000000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC2_SHIFT			40
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC2_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC2_SMASK			0xF0000000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC1_SHIFT			36
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC1_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC1_SMASK			0xF000000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC0_SHIFT			32
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC0_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1PTC0_SMASK			0xF00000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC3_SHIFT			28
#define FXR_TXCID_CREDITS_TO_RX_MC1TC3_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC3_SMASK			0xF0000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC2_SHIFT			24
#define FXR_TXCID_CREDITS_TO_RX_MC1TC2_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC2_SMASK			0xF000000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC1_SHIFT			20
#define FXR_TXCID_CREDITS_TO_RX_MC1TC1_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC1_SMASK			0xF00000ull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC0_SHIFT			16
#define FXR_TXCID_CREDITS_TO_RX_MC1TC0_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC1TC0_SMASK			0xF0000ull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC3_SHIFT			12
#define FXR_TXCID_CREDITS_TO_RX_MC0TC3_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC3_SMASK			0xF000ull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC2_SHIFT			8
#define FXR_TXCID_CREDITS_TO_RX_MC0TC2_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC2_SMASK			0xF00ull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC1_SHIFT			4
#define FXR_TXCID_CREDITS_TO_RX_MC0TC1_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC1_SMASK			0xF0ull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC0_SHIFT			0
#define FXR_TXCID_CREDITS_TO_RX_MC0TC0_MASK			0xFull
#define FXR_TXCID_CREDITS_TO_RX_MC0TC0_SMASK			0xFull
/*
* Table #12 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC0_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RX for MC0 after reset.
*/
#define FXR_TXCID_CFG_RX_MC0_CRDTS				(FXR_TX_CI_CID_CSRS + 0x000000003640)
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_63_29_SHIFT		29
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_63_29_MASK		0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_63_29_SMASK		0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_SHIFT			24
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_SMASK			0x1F000000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_23_21_SHIFT		21
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_23_21_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_23_21_SMASK		0xE00000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_SHIFT			16
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_SMASK			0x1F0000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_15_13_SHIFT		13
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_15_13_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_15_13_SMASK		0xE000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_SHIFT			8
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_SMASK			0x1F00ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_7_5_SHIFT		5
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_7_5_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_UNUSED_7_5_SMASK		0xE0ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_SHIFT			0
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_SMASK			0x1Full
/*
* Table #13 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC1_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RXfor MC1 after reset.
*/
#define FXR_TXCID_CFG_RX_MC1_CRDTS				(FXR_TX_CI_CID_CSRS + 0x000000003648)
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_63_29_SHIFT		29
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_63_29_MASK		0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_63_29_SMASK		0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_SHIFT			24
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_SMASK			0x1F000000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_23_21_SHIFT		21
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_23_21_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_23_21_SMASK		0xE00000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_SHIFT			16
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_SMASK			0x1F0000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_15_13_SHIFT		13
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_15_13_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_15_13_SMASK		0xE000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_SHIFT			8
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_SMASK			0x1F00ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_7_5_SHIFT		5
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_7_5_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_UNUSED_7_5_SMASK		0xE0ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_SHIFT			0
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_SMASK			0x1Full
/*
* Table #14 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC1P_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RXfor MC1' after reset.
*/
#define FXR_TXCID_CFG_RX_MC1P_CRDTS				(FXR_TX_CI_CID_CSRS + 0x000000003650)
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_63_29_SHIFT		29
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_63_29_MASK		0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_63_29_SMASK		0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_SHIFT			24
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_SMASK			0x1F000000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_23_21_SHIFT		21
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_23_21_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_23_21_SMASK		0xE00000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_SHIFT			16
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_SMASK			0x1F0000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_15_13_SHIFT		13
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_15_13_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_15_13_SMASK		0xE000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_SHIFT			8
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_SMASK			0x1F00ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_7_5_SHIFT		5
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_7_5_MASK		0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_UNUSED_7_5_SMASK		0xE0ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_SHIFT			0
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_MASK			0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_SMASK			0x1Full
/*
* Table #15 of fxr_tx_ci_cid_csrs - TXCID_CFG_CQ_COUNT
* This read only CSR contains the number of command queues available to 
* software.
*/
#define FXR_TXCID_CFG_CQ_COUNT					(FXR_TX_CI_CID_CSRS + 0x000000003658)
#define FXR_TXCID_CFG_CQ_COUNT_RESETCSR				0x00000000000000C0ull
#define FXR_TXCID_CFG_CQ_COUNT_UNUSED_63_8_SHIFT		8
#define FXR_TXCID_CFG_CQ_COUNT_UNUSED_63_8_MASK			0xFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_CQ_COUNT_UNUSED_63_8_SMASK		0xFFFFFFFFFFFFFF00ull
#define FXR_TXCID_CFG_CQ_COUNT_COUNT_SHIFT			0
#define FXR_TXCID_CFG_CQ_COUNT_COUNT_MASK			0xFFull
#define FXR_TXCID_CFG_CQ_COUNT_COUNT_SMASK			0xFFull
/*
* Table #16 of fxr_tx_ci_cid_csrs - TXCID_CFG_SENDBTHQP
* KDEITH check on incoming messages. On error, message will be thrown away and 
* an error flag will be set along with the cq number that contained the 
* message.
*/
#define FXR_TXCID_CFG_SENDBTHQP					(FXR_TX_CI_CID_CSRS + 0x000000003660)
#define FXR_TXCID_CFG_SENDBTHQP_RESETCSR			0x00000000000000C0ull
#define FXR_TXCID_CFG_SENDBTHQP_UNUSED_63_9_SHIFT		9
#define FXR_TXCID_CFG_SENDBTHQP_UNUSED_63_9_MASK		0x7FFFFFFFFFFFFFull
#define FXR_TXCID_CFG_SENDBTHQP_UNUSED_63_9_SMASK		0xFFFFFFFFFFFFFE00ull
#define FXR_TXCID_CFG_SENDBTHQP_ENABLE_SHIFT			8
#define FXR_TXCID_CFG_SENDBTHQP_ENABLE_MASK			0x1ull
#define FXR_TXCID_CFG_SENDBTHQP_ENABLE_SMASK			0x100ull
#define FXR_TXCID_CFG_SENDBTHQP_SEND_BTH_QP_SHIFT		0
#define FXR_TXCID_CFG_SENDBTHQP_SEND_BTH_QP_MASK		0xFFull
#define FXR_TXCID_CFG_SENDBTHQP_SEND_BTH_QP_SMASK		0xFFull
/*
* Table #17 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_GRANULARITY
* Specifies the DLID relocation table per entry block size. For systems that use 
* 16 or fewer bits for LID addresses, the granularity should be set to 0. For 
* greater than 16 bit LID addressing, the granularity should be set to the 
* number of LID addresses - 16.
*/
#define FXR_TXCID_CFG_DLID_GRANULARITY				(FXR_TX_CI_CID_CSRS + 0x000000004628)
#define FXR_TXCID_CFG_DLID_GRANULARITY_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_DLID_GRANULARITY_RSV_SHIFT		4
#define FXR_TXCID_CFG_DLID_GRANULARITY_RSV_MASK			0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_DLID_GRANULARITY_RSV_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_SHIFT	0
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_MASK		0xFull
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_SMASK	0xFull
/*
* Table #18 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_RT_ADDR
* This CSR allows indirect access to the Transmit DLID Relocation Table. These 
* arrays can not be written to during normal operation. This register is for 
* debug use only. TLB Tag entries are 61 bits, with 65,535 entries. The data for 
* the read or write to this register is contained in the next CSR
*/
#define FXR_TXCID_CFG_DLID_RT_ADDR				(FXR_TX_CI_CID_CSRS + 0x000000300000)
#define FXR_TXCID_CFG_DLID_RT_ADDR_RESETCSR			0x0020000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_SHIFT			63
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_MASK			0x1ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_SMASK			0x8000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_SHIFT			62
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_MASK			0x1ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_SMASK			0x4000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_SHIFT		52
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_MASK		0xFFull
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_SMASK		0xFF0000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_SHIFT		0
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_MASK			0xFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_SMASK		0xFFFFFFFFFFFFFull
/*
* Table #19 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_RT_DATA
* This is the data for bits of the Transmit DLID Table being accessed with the 
* #%%#TXCID_CFG_DLID_RT_ADDR#%%# register. The data from this CSR is written to 
* the Transmit DLID Table if the write bit is active in that CSR, or this data 
* will contain the read data if the write bit is not active..
*/
#define FXR_TXCID_CFG_DLID_RT_DATA				(FXR_TX_CI_CID_CSRS + 0x000000300008)
#define FXR_TXCID_CFG_DLID_RT_DATA_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RSV_SHIFT			61
#define FXR_TXCID_CFG_DLID_RT_DATA_RSV_MASK			0x7ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RSV_SMASK			0xE000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_SINGLE_PORT_SHIFT		60
#define FXR_TXCID_CFG_DLID_RT_DATA_SINGLE_PORT_MASK		0x1ull
#define FXR_TXCID_CFG_DLID_RT_DATA_SINGLE_PORT_SMASK		0x1000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_PORT_ONE_SHIFT		59
#define FXR_TXCID_CFG_DLID_RT_DATA_PORT_ONE_MASK		0x1ull
#define FXR_TXCID_CFG_DLID_RT_DATA_PORT_ONE_SMASK		0x800000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_SHIFT		56
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_MASK		0x7ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_SMASK		0x700000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_SHIFT		48
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_MASK		0xFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_SMASK		0xFF000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_SHIFT		24
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_MASK		0xFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_SMASK		0xFFFFFF000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_SHIFT		0
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_MASK		0xFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_SMASK		0xFFFFFFull
/*
* Table #20 of fxr_tx_ci_cid_csrs - TXCID_STS_CQ_RW_CSR
* This CSR is used to describe the address region that is mapped to the transmit 
* command queues and uses the CSR access path.
*/
#define FXR_TXCID_STS_CQ_RW_CSR					(FXR_TX_CI_CID_CSRS + 0x000000100000)
#define FXR_TXCID_STS_CQ_RW_CSR_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_SHIFT		0
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #21 of fxr_tx_ci_cid_csrs - TXCID_ERR_STS
* This is the Error Status CSR. Bits are set by hardware or by writing to the 
* TXCI_ERR_FRC CSR. Bits are cleared by writing to the TXCI_ERR_CLR 
* CSR.
*/
#define FXR_TXCID_ERR_STS					(FXR_TX_CI_CID_CSRS + 0x000000006000)
#define FXR_TXCID_ERR_STS_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_STS_MBE_SHIFT				3
#define FXR_TXCID_ERR_STS_MBE_MASK				0x1ull
#define FXR_TXCID_ERR_STS_MBE_SMASK				0x8ull
#define FXR_TXCID_ERR_STS_SBE_SHIFT				2
#define FXR_TXCID_ERR_STS_SBE_MASK				0x1ull
#define FXR_TXCID_ERR_STS_SBE_SMASK				0x4ull
#define FXR_TXCID_ERR_STS_TIMEOUT_SHIFT				1
#define FXR_TXCID_ERR_STS_TIMEOUT_MASK				0x1ull
#define FXR_TXCID_ERR_STS_TIMEOUT_SMASK				0x2ull
#define FXR_TXCID_ERR_STS_DIAGNOSTIC_SHIFT			0
#define FXR_TXCID_ERR_STS_DIAGNOSTIC_MASK			0x1ull
#define FXR_TXCID_ERR_STS_DIAGNOSTIC_SMASK			0x1ull
/*
* Table #22 of fxr_tx_ci_cid_csrs - TXCID_ERR_CLR
* This is the Error Clear CSR. Writing a 1 to a valid bit will clear the 
* corresponding bit in the TXCI_ERR_STS CSR.
*/
#define FXR_TXCID_ERR_CLR					(FXR_TX_CI_CID_CSRS + 0x000000006008)
#define FXR_TXCID_ERR_CLR_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_CLR_EVENTS_SHIFT				0
#define FXR_TXCID_ERR_CLR_EVENTS_MASK				0xFull
#define FXR_TXCID_ERR_CLR_EVENTS_SMASK				0xFull
/*
* Table #23 of fxr_tx_ci_cid_csrs - TXCID_ERR_FRC
* This is the Error Force CSR. Writing a 1 to a valid bit will set the 
* corresponding bit in the TXCI_ERR_STS CSR.
*/
#define FXR_TXCID_ERR_FRC					(FXR_TX_CI_CID_CSRS + 0x000000006010)
#define FXR_TXCID_ERR_FRC_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_FRC_EVENTS_SHIFT				0
#define FXR_TXCID_ERR_FRC_EVENTS_MASK				0xFull
#define FXR_TXCID_ERR_FRC_EVENTS_SMASK				0xFull
/*
* Table #24 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_HOST
* This is the Error Enable for the Host Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the HOST 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_HOST					(FXR_TX_CI_CID_CSRS + 0x000000006018)
#define FXR_TXCID_ERR_EN_HOST_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_EN_HOST_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_EN_HOST_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_EN_HOST_EVENTS_SMASK			0xFull
/*
* Table #25 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_HOST
* This is the First Error CSR for the Host Interrupt. When this CSR is clear, it 
* will capture the next TXCI_ERR_STS value when a new HOST Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_HOST				(FXR_TX_CI_CID_CSRS + 0x000000006020)
#define FXR_TXCID_ERR_FIRST_HOST_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_HOST_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_FIRST_HOST_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_FIRST_HOST_EVENTS_SMASK			0xFull
/*
* Table #26 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_BMC
* This is the Error Enable for the BMC Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the BMC 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_BMC					(FXR_TX_CI_CID_CSRS + 0x000000006028)
#define FXR_TXCID_ERR_EN_BMC_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_EN_BMC_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_EN_BMC_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_EN_BMC_EVENTS_SMASK			0xFull
/*
* Table #27 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_BMC
* This is the First Error CSR for the BMC Interrupt. When this CSR is clear, it 
* will capture the next TXCI_ERR_STS value when a new BMC Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_BMC					(FXR_TX_CI_CID_CSRS + 0x000000006030)
#define FXR_TXCID_ERR_FIRST_BMC_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_BMC_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_FIRST_BMC_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_FIRST_BMC_EVENTS_SMASK			0xFull
/*
* Table #28 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_QUAR
* This is the Error Enable for the Quarantine Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the QUAR 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_QUAR					(FXR_TX_CI_CID_CSRS + 0x000000006038)
#define FXR_TXCID_ERR_EN_QUAR_RESETCSR				0x0000000000000000ull
#define FXR_TXCID_ERR_EN_QUAR_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_EN_QUAR_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_EN_QUAR_EVENTS_SMASK			0xFull
/*
* Table #29 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_QUAR
* This is the First Error CSR for the Quarantine Interrupt. When this CSR is 
* clear, it will capture the next TXCI_ERR_STS value when a new QUAR Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_QUAR				(FXR_TX_CI_CID_CSRS + 0x000000006040)
#define FXR_TXCID_ERR_FIRST_QUAR_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_QUAR_EVENTS_SHIFT			0
#define FXR_TXCID_ERR_FIRST_QUAR_EVENTS_MASK			0xFull
#define FXR_TXCID_ERR_FIRST_QUAR_EVENTS_SMASK			0xFull
/*
* Table #30 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_SBE_MBE
* Error Info for the #%%#mbe#%%# and #%%#sbe#%%# events. (There may be many 
* Error Info Registers.)
*/
#define FXR_TXCID_ERR_INFO_SBE_MBE				(FXR_TX_CI_CID_CSRS + 0x000000006048)
#define FXR_TXCID_ERR_INFO_SBE_MBE_RESETCSR			0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_MBE_SHIFT		8
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_MBE_MASK		0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_MBE_SMASK		0xFF00ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_SBE_SHIFT		0
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_SBE_MASK		0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_SBE_SMASK		0xFFull

#endif 		/* DEF_FXR_TX_CI_CID_CSRS_SW_DEF */
