// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/27/2017 02:31:51"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \PC[2]~0_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \Add0~5_sumout ;
wire \PC[5]~DUPLICATE_q ;
wire \PC[8]~_wirecell_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ;
wire \Decoder1~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \Selector25~0_combout ;
wire \Equal3~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \Equal3~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \Selector22~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \Selector23~0_combout ;
wire \destreg_A[2]~DUPLICATE_q ;
wire \LEDRout~24_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \LEDRout~23_combout ;
wire \rt_dependency~0_combout ;
wire \isnop_D~combout ;
wire \isnop_A~q ;
wire \isnop_M~DUPLICATE_q ;
wire \rt_dependency~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \Equal0~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \Equal0~0_combout ;
wire \rs_dependency~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \rs_dependency~1_combout ;
wire \rs_dependency~combout ;
wire \stall~combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC[8]~1_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~1_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \Selector24~0_combout ;
wire \destreg_A[1]~DUPLICATE_q ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \ss2|OUT~7_combout ;
wire \ss2|OUT~8_combout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \ss3|OUT~7_combout ;
wire \ss3|OUT~8_combout ;
wire \LEDRout[0]~1_combout ;
wire \Decoder1~3_combout ;
wire \ldmem_A~q ;
wire \ldmem_M~q ;
wire \imem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \Decoder1~1_combout ;
wire \Selector17~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \Selector18~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \Selector19~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Selector16~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \Selector20~0_combout ;
wire \Selector27~1_combout ;
wire \WideOr2~0_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0_bypass[73]~feeder_combout ;
wire \Selector58~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \Selector21~0_combout ;
wire \Decoder1~2_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \always6~1_combout ;
wire \MemWE~0_combout ;
wire \regs[1][15]~feeder_combout ;
wire \WideOr0~0_combout ;
wire \Selector26~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \Selector26~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \ss0|Equal0~2_combout ;
wire \ss0|Equal0~3_combout ;
wire \regs[1][15]~q ;
wire \ss0|Equal0~13_combout ;
wire \regs[3][15]~q ;
wire \regs[9][15]~feeder_combout ;
wire \ss0|Equal0~8_combout ;
wire \ss0|Equal0~9_combout ;
wire \regs[9][15]~q ;
wire \ss0|Equal0~17_combout ;
wire \regs[11][15]~q ;
wire \Mux16~2_combout ;
wire \ss0|Equal0~5_combout ;
wire \regs[5][15]~q ;
wire \ss0|Equal0~19_combout ;
wire \regs[15][15]~q ;
wire \ss0|Equal0~15_combout ;
wire \regs[7][15]~q ;
wire \ss0|Equal0~11_combout ;
wire \regs[13][15]~q ;
wire \Mux16~3_combout ;
wire \regs[4][15]~feeder_combout ;
wire \ss0|Equal0~0_combout ;
wire \ss0|Equal0~4_combout ;
wire \regs[4][15]~q ;
wire \ss0|Equal0~6_combout ;
wire \ss0|Equal0~18_combout ;
wire \regs[14][15]~q ;
wire \ss0|Equal0~14_combout ;
wire \regs[6][15]~q ;
wire \Mux16~1_combout ;
wire \regs[8][15]~feeder_combout ;
wire \ss0|Equal0~7_combout ;
wire \regs[8][15]~q ;
wire \regs[0][15]~feeder_combout ;
wire \ss0|Equal0~1_combout ;
wire \regs[0][15]~q ;
wire \ss0|Equal0~16_combout ;
wire \regs[10][15]~q ;
wire \ss0|Equal0~12_combout ;
wire \regs[2][15]~q ;
wire \Mux16~0_combout ;
wire \Mux16~4_combout ;
wire \Selector43~2_combout ;
wire \Selector56~0_combout ;
wire \Selector43~3_combout ;
wire \Selector27~0_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \wregval_M[5]~83_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \regs[4][5]~q ;
wire \regs[12][5]~feeder_combout ;
wire \ss0|Equal0~10_combout ;
wire \regs[12][5]~q ;
wire \regs[6][5]~q ;
wire \regs[14][5]~q ;
wire \Mux58~1_combout ;
wire \regs[15][5]~q ;
wire \regs[7][5]~q ;
wire \regs[5][5]~q ;
wire \Mux58~3_combout ;
wire \regs[0][5]~feeder_combout ;
wire \regs[0][5]~q ;
wire \regs[10][5]~q ;
wire \regs[8][5]~feeder_combout ;
wire \regs[8][5]~q ;
wire \regs[2][5]~q ;
wire \Mux58~0_combout ;
wire \regs[1][5]~feeder_combout ;
wire \regs[1][5]~q ;
wire \regs[9][5]~q ;
wire \regs[3][5]~q ;
wire \regs[11][5]~q ;
wire \Mux58~2_combout ;
wire \Mux58~4_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \Selector27~9_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \wregval_M[0]~60_combout ;
wire \SW[6]~input_o ;
wire \wregval_M[6]~80_combout ;
wire \wregval_M[6]~81_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \regs[14][6]~q ;
wire \regs[10][6]~feeder_combout ;
wire \regs[10][6]~q ;
wire \regs[15][6]~feeder_combout ;
wire \regs[15][6]~q ;
wire \Mux57~3_combout ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \regs[9][6]~feeder_combout ;
wire \regs[9][6]~q ;
wire \regs[12][6]~q ;
wire \regs[13][6]~q ;
wire \Mux57~1_combout ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \regs[7][6]~q ;
wire \regs[6][6]~q ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \Mux57~2_combout ;
wire \regs[5][6]~q ;
wire \regs[1][6]~feeder_combout ;
wire \regs[1][6]~q ;
wire \regs[0][6]~feeder_combout ;
wire \regs[0][6]~q ;
wire \regs[4][6]~q ;
wire \Mux57~0_combout ;
wire \Mux57~4_combout ;
wire \aluin2_A~28_combout ;
wire \SW[7]~input_o ;
wire \wregval_M[7]~77_combout ;
wire \Equal6~8_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \regs[14][7]~q ;
wire \regs[4][7]~q ;
wire \regs[12][7]~q ;
wire \regs[6][7]~q ;
wire \Mux56~1_combout ;
wire \regs[7][7]~q ;
wire \regs[5][7]~q ;
wire \regs[15][7]~q ;
wire \Mux56~3_combout ;
wire \regs[9][7]~feeder_combout ;
wire \regs[9][7]~q ;
wire \regs[11][7]~q ;
wire \regs[1][7]~q ;
wire \regs[3][7]~q ;
wire \Mux56~2_combout ;
wire \regs[0][7]~q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regs[10][7]~q ;
wire \regs[2][7]~q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \SW[8]~input_o ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \SW[9]~input_o ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \RTval_A[9]~feeder_combout ;
wire \wmemval_M[9]~feeder_combout ;
wire \dmem_rtl_0_bypass[49]~6_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \regs[6][14]~q ;
wire \regs[3][14]~q ;
wire \regs[2][14]~q ;
wire \regs[7][14]~q ;
wire \Mux17~2_combout ;
wire \regs[0][14]~q ;
wire \regs[1][14]~q ;
wire \regs[5][14]~q ;
wire \regs[4][14]~q ;
wire \Mux17~0_combout ;
wire \regs[8][14]~q ;
wire \regs[12][14]~q ;
wire \regs[9][14]~q ;
wire \Mux17~1_combout ;
wire \regs[11][14]~q ;
wire \regs[15][14]~q ;
wire \regs[14][14]~q ;
wire \regs[10][14]~q ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~DUPLICATE_q ;
wire \regs[2][13]~q ;
wire \regs[10][13]~q ;
wire \Mux50~0_combout ;
wire \regs[7][13]~q ;
wire \regs[5][13]~q ;
wire \regs[13][13]~q ;
wire \regs[15][13]~q ;
wire \Mux50~3_combout ;
wire \regs[11][13]~q ;
wire \regs[3][13]~q ;
wire \regs[9][13]~q ;
wire \Mux50~2_combout ;
wire \regs[14][13]~q ;
wire \regs[12][13]~q ;
wire \regs[4][13]~q ;
wire \regs[6][13]~q ;
wire \Mux50~1_combout ;
wire \Mux50~4_combout ;
wire \aluin2_A~17_combout ;
wire \Selector45~0_combout ;
wire \Selector45~1_combout ;
wire \Selector43~0_combout ;
wire \regs[12][0]~q ;
wire \regs[9][0]~q ;
wire \regs[13][0]~q ;
wire \Mux31~1_combout ;
wire \regs[10][0]~q ;
wire \regs[11][0]~q ;
wire \regs[14][0]~q ;
wire \regs[15][0]~q ;
wire \Mux31~3_combout ;
wire \regs[0][0]~feeder_combout ;
wire \regs[0][0]~q ;
wire \regs[4][0]~q ;
wire \regs[5][0]~q ;
wire \regs[1][0]~q ;
wire \Mux31~0_combout ;
wire \regs[6][0]~q ;
wire \regs[2][0]~q ;
wire \regs[7][0]~q ;
wire \regs[3][0]~q ;
wire \Mux31~2_combout ;
wire \Mux31~4_combout ;
wire \regs[2][1]~q ;
wire \regs[0][1]~q ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \Mux30~0_combout ;
wire \regs[5][1]~q ;
wire \regs[13][1]~q ;
wire \regs[7][1]~q ;
wire \regs[15][1]~q ;
wire \Mux30~3_combout ;
wire \regs[1][1]~feeder_combout ;
wire \regs[1][1]~q ;
wire \regs[9][1]~q ;
wire \regs[11][1]~q ;
wire \regs[3][1]~q ;
wire \Mux30~2_combout ;
wire \regs[12][1]~q ;
wire \regs[6][1]~q ;
wire \regs[14][1]~q ;
wire \regs[4][1]~q ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \ShiftLeft0~3_combout ;
wire \regs[12][4]~q ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \regs[8][4]~feeder_combout ;
wire \regs[8][4]~q ;
wire \regs[13][4]~q ;
wire \Mux27~1_combout ;
wire \regs[6][4]~q ;
wire \regs[7][4]~q ;
wire \regs[3][4]~q ;
wire \Mux27~2_combout ;
wire \regs[15][4]~q ;
wire \regs[10][4]~feeder_combout ;
wire \regs[10][4]~q ;
wire \regs[11][4]~q ;
wire \regs[14][4]~q ;
wire \Mux27~3_combout ;
wire \regs[4][4]~q ;
wire \regs[1][4]~feeder_combout ;
wire \regs[1][4]~q ;
wire \regs[5][4]~q ;
wire \regs[0][4]~feeder_combout ;
wire \regs[0][4]~q ;
wire \Mux27~0_combout ;
wire \Mux27~4_combout ;
wire \regs[4][2]~q ;
wire \regs[0][2]~q ;
wire \regs[5][2]~q ;
wire \regs[1][2]~feeder_combout ;
wire \regs[1][2]~q ;
wire \Mux29~0_combout ;
wire \regs[15][2]~q ;
wire \regs[10][2]~q ;
wire \regs[11][2]~q ;
wire \regs[14][2]~q ;
wire \Mux29~3_combout ;
wire \regs[2][2]~q ;
wire \regs[6][2]~q ;
wire \regs[7][2]~q ;
wire \Mux29~2_combout ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regs[12][2]~q ;
wire \regs[9][2]~q ;
wire \regs[13][2]~q ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \regs[12][3]~q ;
wire \regs[4][3]~q ;
wire \regs[14][3]~q ;
wire \regs[6][3]~q ;
wire \Mux28~1_combout ;
wire \regs[2][3]~q ;
wire \regs[0][3]~feeder_combout ;
wire \regs[0][3]~q ;
wire \regs[10][3]~q ;
wire \regs[8][3]~feeder_combout ;
wire \regs[8][3]~q ;
wire \Mux28~0_combout ;
wire \regs[9][3]~q ;
wire \regs[1][3]~feeder_combout ;
wire \regs[1][3]~q ;
wire \regs[3][3]~q ;
wire \Mux28~2_combout ;
wire \regs[15][3]~feeder_combout ;
wire \regs[15][3]~q ;
wire \regs[13][3]~q ;
wire \regs[7][3]~q ;
wire \regs[5][3]~feeder_combout ;
wire \regs[5][3]~q ;
wire \Mux28~3_combout ;
wire \Mux28~4_combout ;
wire \ShiftLeft0~4_combout ;
wire \regs[0][8]~q ;
wire \regs[4][8]~q ;
wire \regs[1][8]~q ;
wire \regs[5][8]~q ;
wire \Mux23~0_combout ;
wire \regs[10][8]~q ;
wire \regs[14][8]~q ;
wire \regs[11][8]~q ;
wire \Mux23~3_combout ;
wire \regs[2][8]~q ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \regs[6][8]~q ;
wire \regs[7][8]~q ;
wire \Mux23~2_combout ;
wire \regs[8][8]~q ;
wire \regs[12][8]~q ;
wire \regs[13][8]~q ;
wire \regs[9][8]~q ;
wire \Mux23~1_combout ;
wire \Mux23~4_combout ;
wire \regs[15][9]~q ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \Mux22~3_combout ;
wire \regs[3][9]~q ;
wire \regs[1][9]~feeder_combout ;
wire \regs[1][9]~q ;
wire \regs[11][9]~q ;
wire \regs[9][9]~feeder_combout ;
wire \regs[9][9]~q ;
wire \Mux22~2_combout ;
wire \regs[12][9]~q ;
wire \regs[4][9]~q ;
wire \regs[6][9]~q ;
wire \regs[14][9]~q ;
wire \Mux22~1_combout ;
wire \regs[8][9]~q ;
wire \regs[2][9]~q ;
wire \regs[10][9]~q ;
wire \regs[0][9]~feeder_combout ;
wire \regs[0][9]~q ;
wire \Mux22~0_combout ;
wire \Mux22~4_combout ;
wire \ShiftLeft0~10_combout ;
wire \regs[3][12]~q ;
wire \regs[2][12]~q ;
wire \regs[6][12]~q ;
wire \regs[7][12]~q ;
wire \Mux51~2_combout ;
wire \regs[1][12]~q ;
wire \regs[0][12]~q ;
wire \regs[4][12]~q ;
wire \regs[5][12]~q ;
wire \Mux51~0_combout ;
wire \regs[14][12]~q ;
wire \regs[11][12]~q ;
wire \regs[10][12]~q ;
wire \Mux51~3_combout ;
wire \regs[9][12]~q ;
wire \regs[13][12]~q ;
wire \regs[8][12]~q ;
wire \regs[12][12]~q ;
wire \Mux51~1_combout ;
wire \Mux51~4_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~0_combout ;
wire \regs[4][10]~q ;
wire \regs[0][10]~feeder_combout ;
wire \regs[0][10]~q ;
wire \regs[5][10]~q ;
wire \Mux21~0_combout ;
wire \regs[2][10]~q ;
wire \regs[3][10]~q ;
wire \regs[7][10]~q ;
wire \regs[6][10]~q ;
wire \Mux21~2_combout ;
wire \regs[12][10]~q ;
wire \regs[9][10]~q ;
wire \regs[8][10]~feeder_combout ;
wire \regs[8][10]~q ;
wire \regs[13][10]~q ;
wire \Mux21~1_combout ;
wire \regs[10][10]~q ;
wire \regs[11][10]~q ;
wire \regs[15][10]~feeder_combout ;
wire \regs[15][10]~q ;
wire \regs[14][10]~q ;
wire \Mux21~3_combout ;
wire \Mux21~4_combout ;
wire \regs[4][11]~q ;
wire \regs[14][11]~q ;
wire \regs[12][11]~q ;
wire \Mux52~1_combout ;
wire \regs[5][11]~q ;
wire \regs[15][11]~q ;
wire \regs[13][11]~q ;
wire \regs[7][11]~q ;
wire \Mux52~3_combout ;
wire \regs[10][11]~q ;
wire \regs[8][11]~feeder_combout ;
wire \regs[8][11]~q ;
wire \regs[2][11]~q ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \Mux52~0_combout ;
wire \regs[11][11]~q ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \regs[3][11]~q ;
wire \regs[1][11]~feeder_combout ;
wire \regs[1][11]~q ;
wire \Mux52~2_combout ;
wire \Mux52~4_combout ;
wire \dmem_rtl_0_bypass[51]~5_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \wregval_M[11]~72_combout ;
wire \aluin2_A~18_combout ;
wire \aluin2_A~23_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \aluin2_A~25_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \aluin2_A~26_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \aluin2_A~27_combout ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~82 ;
wire \Add1~86 ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~90 ;
wire \Add1~10 ;
wire \Add1~114 ;
wire \Add1~94 ;
wire \Add1~118 ;
wire \Add1~122 ;
wire \Add1~126 ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~86 ;
wire \Add2~87 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~90 ;
wire \Add2~91 ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~17_sumout ;
wire \Selector44~8_combout ;
wire \regs[0][30]~feeder_combout ;
wire \regs[0][30]~q ;
wire \regs[2][30]~q ;
wire \regs[1][30]~q ;
wire \regs[3][30]~q ;
wire \Mux1~0_combout ;
wire \regs[9][30]~q ;
wire \regs[11][30]~q ;
wire \regs[10][30]~feeder_combout ;
wire \regs[10][30]~q ;
wire \Mux1~1_combout ;
wire \regs[5][30]~q ;
wire \regs[4][30]~q ;
wire \regs[7][30]~q ;
wire \regs[6][30]~q ;
wire \Mux1~2_combout ;
wire \regs[12][30]~q ;
wire \regs[15][30]~q ;
wire \regs[13][30]~q ;
wire \regs[14][30]~q ;
wire \Mux1~3_combout ;
wire \Mux1~4_combout ;
wire \aluin1_A[30]~DUPLICATE_q ;
wire \ShiftLeft0~12_combout ;
wire \Selector44~0_combout ;
wire \regs[12][21]~q ;
wire \regs[4][21]~q ;
wire \regs[14][21]~q ;
wire \regs[6][21]~q ;
wire \Mux42~1_combout ;
wire \regs[11][21]~q ;
wire \regs[1][21]~feeder_combout ;
wire \regs[1][21]~q ;
wire \regs[3][21]~q ;
wire \Mux42~2_combout ;
wire \regs[0][21]~feeder_combout ;
wire \regs[0][21]~q ;
wire \regs[8][21]~q ;
wire \regs[10][21]~q ;
wire \regs[2][21]~q ;
wire \Mux42~0_combout ;
wire \regs[5][21]~q ;
wire \regs[15][21]~q ;
wire \regs[7][21]~q ;
wire \regs[13][21]~q ;
wire \Mux42~3_combout ;
wire \Mux42~4_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~49_combout ;
wire \regs[10][16]~q ;
wire \regs[14][16]~q ;
wire \regs[11][16]~q ;
wire \Mux47~3_combout ;
wire \regs[1][16]~feeder_combout ;
wire \regs[1][16]~q ;
wire \regs[5][16]~q ;
wire \regs[4][16]~q ;
wire \regs[0][16]~q ;
wire \Mux47~0_combout ;
wire \regs[9][16]~q ;
wire \regs[8][16]~q ;
wire \regs[12][16]~q ;
wire \regs[13][16]~q ;
wire \Mux47~1_combout ;
wire \regs[7][16]~q ;
wire \regs[3][16]~q ;
wire \regs[2][16]~q ;
wire \regs[6][16]~q ;
wire \Mux47~2_combout ;
wire \Mux47~4_combout ;
wire \Add1~85_sumout ;
wire \Add2~85_sumout ;
wire \Selector55~7_combout ;
wire \Selector55~2_combout ;
wire \Selector55~3_combout ;
wire \Selector15~0_combout ;
wire \Selector14~0_combout ;
wire \Selector56~7_combout ;
wire \regs[10][22]~q ;
wire \regs[15][22]~q ;
wire \regs[11][22]~q ;
wire \regs[14][22]~q ;
wire \Mux9~3_combout ;
wire \regs[9][22]~q ;
wire \regs[8][22]~q ;
wire \regs[13][22]~q ;
wire \regs[12][22]~q ;
wire \Mux9~1_combout ;
wire \regs[2][22]~q ;
wire \regs[3][22]~q ;
wire \regs[7][22]~q ;
wire \regs[6][22]~q ;
wire \Mux9~2_combout ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regs[4][22]~q ;
wire \regs[1][22]~feeder_combout ;
wire \regs[1][22]~q ;
wire \Mux9~0_combout ;
wire \Mux9~4_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \regs[0][20]~q ;
wire \regs[5][20]~q ;
wire \regs[4][20]~q ;
wire \Mux43~0_combout ;
wire \regs[3][20]~feeder_combout ;
wire \regs[3][20]~q ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \regs[6][20]~q ;
wire \regs[7][20]~q ;
wire \Mux43~2_combout ;
wire \regs[15][20]~q ;
wire \regs[14][20]~q ;
wire \regs[11][20]~q ;
wire \regs[10][20]~q ;
wire \Mux43~3_combout ;
wire \regs[8][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \regs[12][20]~q ;
wire \regs[13][20]~q ;
wire \Mux43~1_combout ;
wire \Mux43~4_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \Selector27~7_combout ;
wire \aluin2_A~12_combout ;
wire \Selector38~1_combout ;
wire \Selector38~2_combout ;
wire \regs[12][19]~feeder_combout ;
wire \regs[12][19]~q ;
wire \regs[6][19]~q ;
wire \regs[14][19]~q ;
wire \regs[4][19]~q ;
wire \Mux12~1_combout ;
wire \regs[1][19]~feeder_combout ;
wire \regs[1][19]~q ;
wire \regs[3][19]~q ;
wire \regs[9][19]~feeder_combout ;
wire \regs[9][19]~q ;
wire \regs[11][19]~q ;
wire \Mux12~2_combout ;
wire \regs[0][19]~feeder_combout ;
wire \regs[0][19]~q ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \regs[2][19]~q ;
wire \regs[10][19]~q ;
wire \Mux12~0_combout ;
wire \regs[13][19]~q ;
wire \regs[7][19]~q ;
wire \regs[5][19]~feeder_combout ;
wire \regs[5][19]~q ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \Selector39~1_combout ;
wire \Selector39~2_combout ;
wire \ShiftLeft0~18_combout ;
wire \wregval_M[18]~46_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \regs[1][18]~q ;
wire \regs[5][18]~q ;
wire \regs[4][18]~q ;
wire \Mux45~0_combout ;
wire \regs[13][18]~q ;
wire \regs[8][18]~q ;
wire \regs[12][18]~q ;
wire \regs[9][18]~q ;
wire \Mux45~1_combout ;
wire \regs[10][18]~feeder_combout ;
wire \regs[10][18]~q ;
wire \regs[15][18]~q ;
wire \regs[11][18]~q ;
wire \regs[14][18]~q ;
wire \Mux45~3_combout ;
wire \regs[2][18]~q ;
wire \regs[7][18]~q ;
wire \regs[6][18]~q ;
wire \regs[3][18]~q ;
wire \Mux45~2_combout ;
wire \Mux45~4_combout ;
wire \ShiftLeft0~2_combout ;
wire \Selector54~4_combout ;
wire \Selector54~2_combout ;
wire \Selector54~3_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~15_combout ;
wire \regs[9][29]~q ;
wire \regs[15][29]~q ;
wire \regs[11][29]~q ;
wire \regs[13][29]~q ;
wire \Mux34~3_combout ;
wire \regs[6][29]~q ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \regs[4][29]~q ;
wire \regs[2][29]~feeder_combout ;
wire \regs[2][29]~q ;
wire \Mux34~0_combout ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \regs[14][29]~q ;
wire \regs[10][29]~q ;
wire \Mux34~1_combout ;
wire \regs[7][29]~q ;
wire \regs[3][29]~q ;
wire \regs[5][29]~q ;
wire \regs[1][29]~feeder_combout ;
wire \regs[1][29]~q ;
wire \Mux34~2_combout ;
wire \Mux34~4_combout ;
wire \aluin2_A~3_combout ;
wire \Selector29~2_combout ;
wire \Selector45~2_combout ;
wire \ShiftRight0~32_combout ;
wire \Selector29~0_combout ;
wire \ShiftLeft0~33_combout ;
wire \regs[15][23]~q ;
wire \regs[7][23]~q ;
wire \regs[13][23]~q ;
wire \Mux40~3_combout ;
wire \regs[8][23]~feeder_combout ;
wire \regs[8][23]~q ;
wire \regs[0][23]~feeder_combout ;
wire \regs[0][23]~q ;
wire \regs[2][23]~q ;
wire \regs[10][23]~q ;
wire \Mux40~0_combout ;
wire \regs[11][23]~q ;
wire \regs[1][23]~feeder_combout ;
wire \regs[1][23]~q ;
wire \regs[3][23]~q ;
wire \regs[9][23]~feeder_combout ;
wire \regs[9][23]~q ;
wire \Mux40~2_combout ;
wire \regs[14][23]~q ;
wire \regs[4][23]~q ;
wire \regs[6][23]~q ;
wire \regs[12][23]~q ;
wire \Mux40~1_combout ;
wire \Mux40~4_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \aluin2_A~9_combout ;
wire \Selector35~2_combout ;
wire \Selector35~3_combout ;
wire \regs[7][24]~q ;
wire \regs[2][24]~q ;
wire \regs[3][24]~q ;
wire \regs[6][24]~q ;
wire \Mux39~2_combout ;
wire \regs[14][24]~q ;
wire \regs[15][24]~q ;
wire \regs[10][24]~q ;
wire \Mux39~3_combout ;
wire \regs[9][24]~q ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \regs[13][24]~q ;
wire \regs[12][24]~q ;
wire \Mux39~1_combout ;
wire \regs[1][24]~q ;
wire \regs[0][24]~feeder_combout ;
wire \regs[0][24]~q ;
wire \regs[4][24]~q ;
wire \regs[5][24]~q ;
wire \Mux39~0_combout ;
wire \Mux39~4_combout ;
wire \Selector53~2_combout ;
wire \Selector53~3_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~24_combout ;
wire \regs[11][25]~q ;
wire \regs[9][25]~q ;
wire \regs[3][25]~q ;
wire \regs[1][25]~feeder_combout ;
wire \regs[1][25]~q ;
wire \Mux38~2_combout ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \regs[10][25]~q ;
wire \regs[2][25]~q ;
wire \regs[8][25]~feeder_combout ;
wire \regs[8][25]~q ;
wire \Mux38~0_combout ;
wire \regs[14][25]~q ;
wire \regs[4][25]~feeder_combout ;
wire \regs[4][25]~q ;
wire \regs[6][25]~q ;
wire \regs[12][25]~feeder_combout ;
wire \regs[12][25]~q ;
wire \Mux38~1_combout ;
wire \regs[15][25]~feeder_combout ;
wire \regs[15][25]~q ;
wire \regs[5][25]~feeder_combout ;
wire \regs[5][25]~q ;
wire \regs[7][25]~q ;
wire \Mux38~3_combout ;
wire \Mux38~4_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~47_combout ;
wire \Selector52~0_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~54_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector52~1_combout ;
wire \Selector52~8_combout ;
wire \Selector52~4_combout ;
wire \Selector52~5_combout ;
wire \Add1~89_sumout ;
wire \Add2~89_sumout ;
wire \Selector52~6_combout ;
wire \Selector52~9_combout ;
wire \Add1~9_sumout ;
wire \Add2~9_sumout ;
wire \Selector51~4_combout ;
wire \Selector51~0_combout ;
wire \Selector51~1_combout ;
wire \Selector51~2_combout ;
wire \Selector51~3_combout ;
wire \ShiftRight0~30_combout ;
wire \Selector51~5_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~29_combout ;
wire \Selector51~6_combout ;
wire \Selector51~9_combout ;
wire \Selector51~10_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~58_combout ;
wire \regs[3][26]~q ;
wire \regs[7][26]~q ;
wire \regs[2][26]~q ;
wire \regs[6][26]~q ;
wire \Mux37~2_combout ;
wire \regs[8][26]~q ;
wire \regs[12][26]~q ;
wire \regs[13][26]~q ;
wire \Mux37~1_combout ;
wire \regs[10][26]~q ;
wire \regs[14][26]~q ;
wire \regs[15][26]~q ;
wire \regs[11][26]~q ;
wire \Mux37~3_combout ;
wire \regs[0][26]~q ;
wire \regs[1][26]~feeder_combout ;
wire \regs[1][26]~q ;
wire \regs[4][26]~q ;
wire \regs[5][26]~q ;
wire \Mux37~0_combout ;
wire \Mux37~4_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftRight0~18_combout ;
wire \Selector49~2_combout ;
wire \Selector49~3_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector49~1_combout ;
wire \Selector49~10_combout ;
wire \Add2~93_sumout ;
wire \Add1~93_sumout ;
wire \Selector49~6_combout ;
wire \Selector49~7_combout ;
wire \Selector49~8_combout ;
wire \Selector49~11_combout ;
wire \ShiftRight0~59_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~46_combout ;
wire \Selector48~1_combout ;
wire \Selector48~7_combout ;
wire \Selector48~4_combout ;
wire \Selector48~5_combout ;
wire \Selector48~8_combout ;
wire \Add1~121_sumout ;
wire \Add2~121_sumout ;
wire \Selector47~10_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~44_combout ;
wire \Selector47~0_combout ;
wire \Selector47~4_combout ;
wire \Selector47~1_combout ;
wire \Selector47~2_combout ;
wire \Selector47~5_combout ;
wire \Selector46~1_combout ;
wire \Selector46~2_combout ;
wire \ShiftRight0~61_combout ;
wire \Selector46~6_combout ;
wire \Selector46~4_combout ;
wire \Add1~125_sumout ;
wire \Add2~125_sumout ;
wire \Selector46~10_combout ;
wire \Selector46~5_combout ;
wire \ShiftRight0~33_combout ;
wire \Selector45~3_combout ;
wire \Selector45~4_combout ;
wire \Add1~13_sumout ;
wire \Add2~13_sumout ;
wire \Selector45~8_combout ;
wire \Selector45~7_combout ;
wire \Selector44~3_combout ;
wire \Selector44~4_combout ;
wire \Selector44~2_combout ;
wire \Selector44~6_combout ;
wire \Selector44~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \wregval_M[26]~21_combout ;
wire \Selector32~2_combout ;
wire \Selector48~0_combout ;
wire \aluin2_A~6_combout ;
wire \Selector32~3_combout ;
wire \Selector32~4_combout ;
wire \Selector32~5_combout ;
wire \aluin2_A~7_combout ;
wire \aluin2_A~8_combout ;
wire \aluin2_A~11_combout ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~70 ;
wire \Add1~66 ;
wire \Add1~62 ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \aluin2_A~14_combout ;
wire \regs[7][17]~q ;
wire \regs[5][17]~q ;
wire \regs[15][17]~q ;
wire \regs[13][17]~q ;
wire \Mux46~3_combout ;
wire \regs[11][17]~q ;
wire \regs[1][17]~feeder_combout ;
wire \regs[1][17]~q ;
wire \regs[9][17]~feeder_combout ;
wire \regs[9][17]~q ;
wire \regs[3][17]~q ;
wire \Mux46~2_combout ;
wire \regs[10][17]~q ;
wire \regs[0][17]~feeder_combout ;
wire \regs[0][17]~q ;
wire \regs[8][17]~feeder_combout ;
wire \regs[8][17]~q ;
wire \regs[2][17]~q ;
wire \Mux46~0_combout ;
wire \regs[14][17]~q ;
wire \regs[4][17]~q ;
wire \regs[12][17]~feeder_combout ;
wire \regs[12][17]~q ;
wire \Mux46~1_combout ;
wire \Mux46~4_combout ;
wire \aluin2_A~15_combout ;
wire \aluin2_A~16_combout ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~106 ;
wire \Add2~107 ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~78 ;
wire \Add2~79 ;
wire \Add2~74 ;
wire \Add2~75 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~53_sumout ;
wire \Selector27~10_combout ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~47_combout ;
wire \Selector32~6_combout ;
wire \~GND~combout ;
wire \wregval_M[26]~22_combout ;
wire \wregval_M[26]~23_combout ;
wire \regs[9][26]~q ;
wire \Mux5~1_combout ;
wire \Mux5~0_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \ShiftRight0~8_combout ;
wire \Selector50~6_combout ;
wire \Selector50~7_combout ;
wire \ShiftLeft0~51_combout ;
wire \Selector50~5_combout ;
wire \Add1~113_sumout ;
wire \Add2~113_sumout ;
wire \Selector50~1_combout ;
wire \Selector50~2_combout ;
wire \Selector50~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \wregval_M[25]~24_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector33~2_combout ;
wire \Selector49~0_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector33~5_combout ;
wire \Add2~57_sumout ;
wire \Add1~57_sumout ;
wire \Selector33~1_combout ;
wire \Selector33~0_combout ;
wire \Selector33~6_combout ;
wire \wregval_M[25]~25_combout ;
wire \wregval_M[25]~26_combout ;
wire \regs[13][25]~q ;
wire \Mux6~3_combout ;
wire \Mux6~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~19_combout ;
wire \Selector53~0_combout ;
wire \Selector53~1_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector53~4_combout ;
wire \Selector53~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \wregval_M[24]~28_combout ;
wire \wregval_M[24]~27_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \wregval_M[24]~29_combout ;
wire \regs[11][24]~feeder_combout ;
wire \regs[11][24]~q ;
wire \Mux7~3_combout ;
wire \Mux7~2_combout ;
wire \Mux7~1_combout ;
wire \Mux7~0_combout ;
wire \Mux7~4_combout ;
wire \ShiftRight0~31_combout ;
wire \Selector35~0_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector35~1_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector35~5_combout ;
wire \Selector35~4_combout ;
wire \wregval_M[23]~31_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \wregval_M[23]~30_combout ;
wire \wregval_M[23]~32_combout ;
wire \regs[5][23]~q ;
wire \Mux8~3_combout ;
wire \Mux8~0_combout ;
wire \Mux8~2_combout ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~35_combout ;
wire \Selector29~1_combout ;
wire \regs[3][28]~q ;
wire \regs[7][28]~q ;
wire \regs[2][28]~q ;
wire \regs[6][28]~q ;
wire \Mux35~2_combout ;
wire \regs[13][28]~q ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[12][28]~q ;
wire \regs[9][28]~q ;
wire \Mux35~1_combout ;
wire \regs[0][28]~feeder_combout ;
wire \regs[0][28]~q ;
wire \regs[5][28]~q ;
wire \regs[4][28]~q ;
wire \Mux35~0_combout ;
wire \regs[14][28]~q ;
wire \regs[10][28]~q ;
wire \regs[11][28]~q ;
wire \regs[15][28]~q ;
wire \Mux35~3_combout ;
wire \Mux35~4_combout ;
wire \aluin2_A~4_combout ;
wire \regs[0][27]~q ;
wire \regs[2][27]~q ;
wire \regs[10][27]~q ;
wire \Mux36~0_combout ;
wire \regs[5][27]~q ;
wire \regs[15][27]~q ;
wire \regs[13][27]~q ;
wire \regs[7][27]~q ;
wire \Mux36~3_combout ;
wire \regs[11][27]~q ;
wire \regs[1][27]~q ;
wire \regs[3][27]~q ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \Mux36~2_combout ;
wire \regs[12][27]~q ;
wire \regs[14][27]~q ;
wire \regs[6][27]~q ;
wire \regs[4][27]~q ;
wire \Mux36~1_combout ;
wire \Mux36~4_combout ;
wire \aluin2_A~5_combout ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~41_sumout ;
wire \Selector29~4_combout ;
wire \Selector29~3_combout ;
wire \wregval_M[29]~12_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \wregval_M[29]~13_combout ;
wire \wregval_M[29]~14_combout ;
wire \regs[12][29]~q ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \Mux2~0_combout ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~10_combout ;
wire \Selector54~0_combout ;
wire \Selector54~1_combout ;
wire \Selector54~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \wregval_M[18]~45_combout ;
wire \wregval_M[18]~47_combout ;
wire \regs[0][18]~q ;
wire \Mux13~0_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~1_combout ;
wire \Mux13~4_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector39~0_combout ;
wire \Selector43~5_combout ;
wire \Selector27~2_combout ;
wire \Selector39~4_combout ;
wire \Add1~22 ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add2~97_sumout ;
wire \Selector39~8_combout ;
wire \Selector39~3_combout ;
wire \wregval_M[19]~43_combout ;
wire \dmem_rtl_0_bypass[67]~feeder_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \wregval_M[19]~42_combout ;
wire \wregval_M[19]~44_combout ;
wire \regs[15][19]~q ;
wire \Mux44~3_combout ;
wire \Mux44~2_combout ;
wire \Mux44~1_combout ;
wire \Mux44~0_combout ;
wire \Mux44~4_combout ;
wire \aluin2_A~13_combout ;
wire \Add1~98 ;
wire \Add1~77_sumout ;
wire \Add2~77_sumout ;
wire \Selector38~8_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector38~0_combout ;
wire \Selector38~4_combout ;
wire \Selector38~3_combout ;
wire \wregval_M[20]~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \wregval_M[20]~40_combout ;
wire \wregval_M[20]~41_combout ;
wire \regs[1][20]~q ;
wire \Mux11~0_combout ;
wire \Mux11~2_combout ;
wire \Mux11~1_combout ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector55~1_combout ;
wire \Selector55~5_combout ;
wire \Selector55~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \wregval_M[16]~51_combout ;
wire \wregval_M[16]~52_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \wregval_M[16]~53_combout ;
wire \regs[15][16]~q ;
wire \Mux15~3_combout ;
wire \Mux15~0_combout ;
wire \Mux15~2_combout ;
wire \Mux15~1_combout ;
wire \Mux15~4_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector56~2_combout ;
wire \Selector56~1_combout ;
wire \Selector56~3_combout ;
wire \Selector56~8_combout ;
wire \Selector56~4_combout ;
wire \Selector56~5_combout ;
wire \Selector56~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \wregval_M[21]~36_combout ;
wire \Selector37~1_combout ;
wire \Selector37~2_combout ;
wire \Selector37~4_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector37~0_combout ;
wire \Add1~73_sumout ;
wire \Add2~73_sumout ;
wire \Selector37~8_combout ;
wire \Selector37~3_combout ;
wire \wregval_M[21]~37_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \wregval_M[21]~38_combout ;
wire \regs[9][21]~feeder_combout ;
wire \regs[9][21]~q ;
wire \Mux10~2_combout ;
wire \Mux10~0_combout ;
wire \Mux10~3_combout ;
wire \Mux10~1_combout ;
wire \Mux10~4_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector44~1_combout ;
wire \Selector44~5_combout ;
wire \memaddr_M[14]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \wregval_M[11]~71_combout ;
wire \wregval_M[11]~73_combout ;
wire \regs[6][11]~q ;
wire \Mux20~1_combout ;
wire \Mux20~3_combout ;
wire \Mux20~2_combout ;
wire \Mux20~0_combout ;
wire \Mux20~4_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~38_combout ;
wire \Selector46~0_combout ;
wire \Selector46~3_combout ;
wire \memaddr_M[12]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \wregval_M[12]~57_combout ;
wire \wregval_M[12]~58_combout ;
wire \dmem_rtl_0_bypass[53]~1_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \wregval_M[12]~59_combout ;
wire \regs[15][12]~q ;
wire \Mux19~3_combout ;
wire \Mux19~1_combout ;
wire \Mux19~2_combout ;
wire \Mux19~0_combout ;
wire \Mux19~4_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~11_combout ;
wire \Selector45~5_combout ;
wire \Selector45~6_combout ;
wire \memaddr_M[13]~feeder_combout ;
wire \wregval_M[13]~54_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \wregval_M[13]~55_combout ;
wire \wregval_M[13]~56_combout ;
wire \regs[1][13]~q ;
wire \Mux18~2_combout ;
wire \regs[8][13]~q ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector47~6_combout ;
wire \Selector47~3_combout ;
wire \memaddr_M[11]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \wregval_M[10]~74_combout ;
wire \wregval_M[10]~75_combout ;
wire \wregval_M[10]~76_combout ;
wire \regs[1][10]~feeder_combout ;
wire \regs[1][10]~q ;
wire \Mux53~0_combout ;
wire \Mux53~3_combout ;
wire \Mux53~2_combout ;
wire \Mux53~1_combout ;
wire \Mux53~4_combout ;
wire \aluin2_A~24_combout ;
wire \Add1~117_sumout ;
wire \Add2~117_sumout ;
wire \Selector48~9_combout ;
wire \Selector48~6_combout ;
wire \memaddr_M[10]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0_bypass[47]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \wregval_M[9]~106_combout ;
wire \wregval_M[9]~61_combout ;
wire \wregval_M[9]~62_combout ;
wire \regs[7][9]~q ;
wire \Mux54~3_combout ;
wire \Mux54~1_combout ;
wire \Mux54~0_combout ;
wire \Mux54~2_combout ;
wire \Mux54~4_combout ;
wire \aluin2_A~19_combout ;
wire \Selector49~4_combout ;
wire \Selector49~5_combout ;
wire \Selector49~9_combout ;
wire \memaddr_M[9]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \wregval_M[8]~102_combout ;
wire \wregval_M[8]~63_combout ;
wire \wregval_M[8]~64_combout ;
wire \regs[15][8]~q ;
wire \Mux55~3_combout ;
wire \Mux55~1_combout ;
wire \Mux55~2_combout ;
wire \Mux55~0_combout ;
wire \Mux55~4_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \aluin2_A~20_combout ;
wire \Selector50~3_combout ;
wire \Selector50~4_combout ;
wire \Selector50~8_combout ;
wire \memaddr_M[8]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0_bypass[43]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \wregval_M[7]~98_combout ;
wire \wregval_M[7]~78_combout ;
wire \regs[13][7]~q ;
wire \Mux24~3_combout ;
wire \Mux24~0_combout ;
wire \Mux24~2_combout ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~8_combout ;
wire \Selector51~7_combout ;
wire \Selector51~8_combout ;
wire \memaddr_M[7]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \wregval_M[6]~79_combout ;
wire \wregval_M[6]~82_combout ;
wire \regs[11][6]~q ;
wire \Mux25~3_combout ;
wire \Mux25~1_combout ;
wire \Mux25~0_combout ;
wire \Mux25~2_combout ;
wire \Mux25~4_combout ;
wire \Selector52~2_combout ;
wire \Selector52~3_combout ;
wire \Selector52~7_combout ;
wire \memaddr_M[6]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem_rtl_0_bypass[35]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \wregval_M[3]~91_combout ;
wire \SW[3]~input_o ;
wire \KEY[3]~input_o ;
wire \wregval_M[3]~92_combout ;
wire \wregval_M[3]~93_combout ;
wire \regs[11][3]~q ;
wire \Mux60~2_combout ;
wire \Mux60~3_combout ;
wire \Mux60~0_combout ;
wire \Mux60~1_combout ;
wire \Mux60~4_combout ;
wire \aluin2_A~31_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~30_combout ;
wire \Selector28~2_combout ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~37_sumout ;
wire \Selector28~0_combout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Selector28~1_combout ;
wire \Selector28~4_combout ;
wire \Selector28~5_combout ;
wire \Selector28~3_combout ;
wire \Selector28~6_combout ;
wire \wregval_M[30]~10_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \wregval_M[30]~9_combout ;
wire \wregval_M[30]~11_combout ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \Mux33~1_combout ;
wire \Mux33~3_combout ;
wire \Mux33~0_combout ;
wire \Mux33~2_combout ;
wire \Mux33~4_combout ;
wire \aluin2_A~2_combout ;
wire \regs[4][31]~feeder_combout ;
wire \regs[4][31]~q ;
wire \regs[7][31]~q ;
wire \regs[6][31]~q ;
wire \regs[5][31]~q ;
wire \Mux32~2_combout ;
wire \regs[11][31]~q ;
wire \regs[8][31]~feeder_combout ;
wire \regs[8][31]~q ;
wire \regs[9][31]~q ;
wire \regs[10][31]~feeder_combout ;
wire \regs[10][31]~q ;
wire \Mux32~1_combout ;
wire \regs[12][31]~q ;
wire \regs[15][31]~q ;
wire \regs[13][31]~q ;
wire \Mux32~3_combout ;
wire \regs[2][31]~q ;
wire \regs[3][31]~q ;
wire \regs[0][31]~feeder_combout ;
wire \regs[0][31]~q ;
wire \regs[1][31]~q ;
wire \Mux32~0_combout ;
wire \Mux32~4_combout ;
wire \aluin2_A~1_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~53_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector55~0_combout ;
wire \Selector55~4_combout ;
wire \memaddr_M[3]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \wregval_M[4]~3_combout ;
wire \SW[4]~input_o ;
wire \wregval_M[4]~5_combout ;
wire \regs[2][4]~q ;
wire \Mux59~2_combout ;
wire \Mux59~1_combout ;
wire \Mux59~3_combout ;
wire \Mux59~0_combout ;
wire \Mux59~4_combout ;
wire \aluin2_A~0_combout ;
wire \Add1~1_sumout ;
wire \Add2~1_sumout ;
wire \Selector54~8_combout ;
wire \Selector54~5_combout ;
wire \memaddr_M[4]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \wregval_M[2]~89_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0_bypass[33]~9_combout ;
wire \wregval_M[2]~88_combout ;
wire \wregval_M[2]~90_combout ;
wire \regs[3][2]~feeder_combout ;
wire \regs[3][2]~q ;
wire \Mux61~2_combout ;
wire \Mux61~0_combout ;
wire \Mux61~1_combout ;
wire \Mux61~3_combout ;
wire \Mux61~4_combout ;
wire \aluin2_A~30_combout ;
wire \Add1~81_sumout ;
wire \Add2~81_sumout ;
wire \Selector56~10_combout ;
wire \Selector56~6_combout ;
wire \memaddr_M[2]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0_bypass[39]~8_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \wregval_M[5]~94_combout ;
wire \SW[5]~input_o ;
wire \wregval_M[5]~84_combout ;
wire \regs[13][5]~q ;
wire \Mux26~3_combout ;
wire \Mux26~2_combout ;
wire \Mux26~1_combout ;
wire \Mux26~0_combout ;
wire \Mux26~4_combout ;
wire \Add1~5_sumout ;
wire \Add2~5_sumout ;
wire \Selector53~7_combout ;
wire \Selector53~5_combout ;
wire \memaddr_M[5]~feeder_combout ;
wire \Equal6~7_combout ;
wire \wregval_M[14]~69_combout ;
wire \dmem_rtl_0_bypass[57]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \wregval_M[14]~68_combout ;
wire \wregval_M[14]~70_combout ;
wire \regs[13][14]~q ;
wire \Mux49~1_combout ;
wire \Mux49~2_combout ;
wire \Mux49~0_combout ;
wire \Mux49~3_combout ;
wire \Mux49~4_combout ;
wire \aluin2_A~22_combout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add2~21_sumout ;
wire \Selector43~10_combout ;
wire \Selector43~4_combout ;
wire \memaddr_M[15]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \wregval_M[15]~65_combout ;
wire \dmem_rtl_0_bypass[59]~3_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \wregval_M[15]~66_combout ;
wire \wregval_M[15]~67_combout ;
wire \regs[12][15]~feeder_combout ;
wire \regs[12][15]~q ;
wire \Mux48~1_combout ;
wire \Mux48~2_combout ;
wire \Mux48~3_combout ;
wire \Mux48~0_combout ;
wire \Mux48~4_combout ;
wire \aluin2_A~21_combout ;
wire \Selector43~6_combout ;
wire \Selector43~7_combout ;
wire \Selector43~9_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \wregval_M[1]~85_combout ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \wregval_M[1]~86_combout ;
wire \Selector57~2_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~40_combout ;
wire \Selector57~3_combout ;
wire \Add1~25_sumout ;
wire \Add2~25_sumout ;
wire \Selector57~5_combout ;
wire \Selector57~0_combout ;
wire \Selector57~1_combout ;
wire \Selector57~4_combout ;
wire \wregval_M[1]~87_combout ;
wire \regs[10][1]~q ;
wire \Mux62~0_combout ;
wire \Mux62~1_combout ;
wire \Mux62~2_combout ;
wire \Mux62~3_combout ;
wire \Mux62~4_combout ;
wire \aluin2_A~29_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~43_combout ;
wire \Selector42~4_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \Selector42~2_combout ;
wire \Add1~109_sumout ;
wire \Add2~109_sumout ;
wire \Selector42~8_combout ;
wire \Selector42~3_combout ;
wire \Add1~105_sumout ;
wire \Add2~105_sumout ;
wire \Selector41~8_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \Selector41~2_combout ;
wire \Selector41~4_combout ;
wire \Selector41~3_combout ;
wire \Equal6~4_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~45_combout ;
wire \Selector58~2_combout ;
wire \Selector58~3_combout ;
wire \Selector58~4_combout ;
wire \Selector58~14_combout ;
wire \Selector58~1_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \Selector58~20_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~9_combout ;
wire \Equal4~6_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~10_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Equal4~2_combout ;
wire \Selector58~9_combout ;
wire \Selector58~10_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~12_combout ;
wire \LessThan0~4_combout ;
wire \LessThan1~14_combout ;
wire \Equal4~5_combout ;
wire \LessThan1~16_combout ;
wire \Equal4~4_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~17_combout ;
wire \Equal4~3_combout ;
wire \LessThan1~11_combout ;
wire \Selector58~11_combout ;
wire \Selector58~12_combout ;
wire \Selector58~5_combout ;
wire \Selector58~7_combout ;
wire \Selector58~8_combout ;
wire \Equal4~7_combout ;
wire \Equal4~8_combout ;
wire \Equal4~9_combout ;
wire \Selector58~6_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~17_combout ;
wire \Selector58~13_combout ;
wire \Selector58~16_combout ;
wire \Selector58~15_combout ;
wire \Equal6~0_combout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~33_sumout ;
wire \Selector27~11_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~25_combout ;
wire \Selector27~3_combout ;
wire \Selector27~4_combout ;
wire \Selector27~5_combout ;
wire \Selector27~6_combout ;
wire \Selector27~8_combout ;
wire \Selector30~2_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~43_combout ;
wire \Selector30~0_combout ;
wire \Selector30~4_combout ;
wire \Add1~45_sumout ;
wire \Add2~45_sumout ;
wire \Selector30~8_combout ;
wire \Selector30~3_combout ;
wire \Equal6~1_combout ;
wire \Equal6~2_combout ;
wire \Equal6~3_combout ;
wire \Equal6~5_combout ;
wire \Equal6~6_combout ;
wire \wregval_M[31]~7_combout ;
wire \wmemval_M[31]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \wregval_M[31]~6_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \wregval_M[31]~8_combout ;
wire \regs[14][31]~q ;
wire \Mux0~3_combout ;
wire \Mux0~2_combout ;
wire \Mux0~1_combout ;
wire \Mux0~0_combout ;
wire \Mux0~4_combout ;
wire \ShiftLeft0~50_combout ;
wire \Selector34~0_combout ;
wire \Selector50~0_combout ;
wire \Selector34~1_combout ;
wire \Add1~61_sumout ;
wire \Add2~61_sumout ;
wire \Selector34~4_combout ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \wregval_M[28]~16_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \wregval_M[28]~15_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \wregval_M[28]~17_combout ;
wire \regs[1][28]~q ;
wire \Mux3~0_combout ;
wire \Mux3~3_combout ;
wire \Mux3~2_combout ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector40~4_combout ;
wire \Add1~101_sumout ;
wire \Add2~101_sumout ;
wire \Selector40~8_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \Selector40~2_combout ;
wire \Selector40~3_combout ;
wire \WideNor0~2_combout ;
wire \wregval_M[29]~4_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \wmemval_M[17]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \wregval_M[17]~49_combout ;
wire \wregval_M[17]~48_combout ;
wire \wregval_M[17]~50_combout ;
wire \regs[6][17]~q ;
wire \Mux14~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~39_combout ;
wire \Selector43~1_combout ;
wire \Selector43~8_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \wregval_M[22]~34_combout ;
wire \wregval_M[22]~33_combout ;
wire \wregval_M[22]~35_combout ;
wire \regs[5][22]~q ;
wire \Mux41~0_combout ;
wire \Mux41~3_combout ;
wire \Mux41~1_combout ;
wire \Mux41~2_combout ;
wire \Mux41~4_combout ;
wire \aluin2_A~10_combout ;
wire \Add1~69_sumout ;
wire \Selector36~0_combout ;
wire \Add2~69_sumout ;
wire \Selector36~1_combout ;
wire \Selector36~3_combout ;
wire \Selector54~6_combout ;
wire \Selector36~4_combout ;
wire \ShiftLeft0~53_combout ;
wire \Selector36~2_combout ;
wire \Selector36~5_combout ;
wire \WideNor0~3_combout ;
wire \MemWE~combout ;
wire \dmem~1_combout ;
wire \dmem~2_combout ;
wire \dmem_rtl_0_bypass[27]~feeder_combout ;
wire \dmem~0_combout ;
wire \dmem~4_combout ;
wire \dmem~3_combout ;
wire \dmem~5_combout ;
wire \dmem~6_combout ;
wire \wregval_M[27]~19_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \wregval_M[27]~18_combout ;
wire \wregval_M[27]~20_combout ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \Mux4~0_combout ;
wire \Mux4~3_combout ;
wire \Mux4~2_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \Selector31~2_combout ;
wire \Selector30~1_combout ;
wire \Selector31~3_combout ;
wire \Selector31~4_combout ;
wire \Add1~49_sumout ;
wire \Selector31~0_combout ;
wire \Add2~49_sumout ;
wire \Selector31~1_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector31~5_combout ;
wire \WideNor0~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \wregval_M[0]~0_combout ;
wire \SW[0]~input_o ;
wire \wregval_M[0]~1_combout ;
wire \wregval_M[0]~2_combout ;
wire \regs[8][0]~q ;
wire \Mux63~1_combout ;
wire \Mux63~0_combout ;
wire \Mux63~2_combout ;
wire \Mux63~3_combout ;
wire \Mux63~4_combout ;
wire \always6~0_combout ;
wire \LEDRout[0]~3_combout ;
wire \LEDRout[0]~_emulated_q ;
wire \LEDRout[0]~2_combout ;
wire \LEDRout[1]~5_combout ;
wire \LEDRout[1]~7_combout ;
wire \LEDRout[1]~_emulated_q ;
wire \LEDRout[1]~6_combout ;
wire \LEDRout[2]~9_combout ;
wire \LEDRout[2]~11_combout ;
wire \LEDRout[2]~_emulated_q ;
wire \LEDRout[2]~10_combout ;
wire \always6~2_combout ;
wire \LEDRout~25_combout ;
wire \LEDRout~26_combout ;
wire \LEDRout~27_combout ;
wire \LEDRout~28_combout ;
wire \isnop_M~q ;
wire \LEDRout[7]~13_combout ;
wire \LEDRout[7]~15_combout ;
wire \LEDRout[7]~_emulated_q ;
wire \LEDRout[7]~14_combout ;
wire \LEDRout[8]~17_combout ;
wire \LEDRout[8]~19_combout ;
wire \LEDRout[8]~_emulated_q ;
wire \LEDRout[8]~18_combout ;
wire \LEDRout~29_combout ;
wire [31:0] wmemval_M;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [3:0] destreg_A;
wire [31:0] aluin2_A;
wire [31:0] aluin1_A;
wire [8:0] alufunc_A;
wire [31:0] RTval_A;
wire [31:0] PC;
wire [9:0] LEDRout;
wire [0:0] \imem_rtl_0|auto_generated|address_reg_a ;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \imem_rtl_0|auto_generated|ram_block1a33~portadataout  = \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a1~portadataout  = \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a35~portadataout  = \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a3~portadataout  = \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a32~portadataout  = \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a0~portadataout  = \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a34~portadataout  = \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a2~portadataout  = \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a37~portadataout  = \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a5~portadataout  = \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a39~portadataout  = \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a7~portadataout  = \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a36~portadataout  = \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a4~portadataout  = \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a38~portadataout  = \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a6~portadataout  = \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a61~portadataout  = \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a29~portadataout  = \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a58~portadataout  = \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a26~portadataout  = \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a60~portadataout  = \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a28~portadataout  = \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a63~portadataout  = \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a31~portadataout  = \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a59~portadataout  = \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a27~portadataout  = \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a62~portadataout  = \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a30~portadataout  = \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a40~portadataout  = \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a8~portadataout  = \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a41~portadataout  = \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a9~portadataout  = \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a42~portadataout  = \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a10~portadataout  = \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a43~portadataout  = \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a11~portadataout  = \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a55~portadataout  = \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a23~portadataout  = \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a54~portadataout  = \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a22~portadataout  = \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a51~portadataout  = \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a19~portadataout  = \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a50~portadataout  = \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a18~portadataout  = \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a52~portadataout  = \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a20~portadataout  = \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a53~portadataout  = \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a21~portadataout  = \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a44~portadataout  = \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a12~portadataout  = \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a49~portadataout  = \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a17~portadataout  = \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a48~portadataout  = \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a16~portadataout  = \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a47~portadataout  = \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a15~portadataout  = \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a46~portadataout  = \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a14~portadataout  = \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a45~portadataout  = \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a13~portadataout  = \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a56~portadataout  = \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a24~portadataout  = \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a57~portadataout  = \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a25~portadataout  = \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\ss2|OUT~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\ss3|OUT~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LEDRout[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LEDRout[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDRout[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\LEDRout[7]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDRout[8]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(!LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N57
cyclonev_lcell_comb \PC[2]~0 (
// Equation(s):
// \PC[2]~0_combout  = !PC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[2]~0 .extended_lut = "off";
defparam \PC[2]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \PC[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y20_N49
dffeas \imem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[3] ) + ( PC[2] ) + ( !VCC ))
// \Add0~6  = CARRY(( PC[3] ) + ( PC[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \PC[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N8
dffeas \PC[5]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \PC[8]~_wirecell (
// Equation(s):
// \PC[8]~_wirecell_combout  = !PC[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~_wirecell .extended_lut = "off";
defparam \PC[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PC[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y30_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a3~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a [0] ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N9
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a34~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a60~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a28~portadataout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .lut_mask = 64'h0F0F33330F0F3333;
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a26~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a58~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a [0] ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a26~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N51
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a30~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a30~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a61~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a29~portadataout  ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .lut_mask = 64'h0F0F55550F0F5555;
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a59~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a59~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a27~portadataout  ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a59~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a27~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N6
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a63~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a31~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h8000000000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a0~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\Decoder1~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\Decoder1~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) 
// # ((\imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\Decoder1~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\Decoder1~0_combout  & 
// (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\Decoder1~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N16
dffeas \destreg_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N28
dffeas \destreg_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !destreg_M[0] $ (((!\imem_rtl_0|auto_generated|ram_block1a0~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !destreg_M[0] $ (((!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h656565656A6A6A6A;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( destreg_M[1] & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (!\imem_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((!\imem_rtl_0|auto_generated|ram_block1a33~portadataout 
// ))) ) ) # ( !destreg_M[1] & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a33~portadataout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h53535353ACACACAC;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (!\Decoder1~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # (\Decoder1~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a43~portadataout )) ) 
// ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (!\Decoder1~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # (\Decoder1~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a11~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0F550F550F330F33;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \destreg_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N59
dffeas \destreg_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\Decoder1~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\Decoder1~0_combout  & (((!\imem_rtl_0|auto_generated|address_reg_a 
// [0])) # (\imem_rtl_0|auto_generated|ram_block1a42~portadataout ))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\Decoder1~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\Decoder1~0_combout  
// & (\imem_rtl_0|auto_generated|ram_block1a42~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h0F110F110FDD0FDD;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N37
dffeas \destreg_A[2]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \destreg_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_A[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \LEDRout~24 (
// Equation(s):
// \LEDRout~24_combout  = ( destreg_M[3] & ( destreg_M[2] & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\Equal3~0_combout  & !\Equal3~1_combout ))) ) ) ) # ( 
// !destreg_M[3] & ( destreg_M[2] & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\Equal3~0_combout  & !\Equal3~1_combout ))) ) ) ) # ( destreg_M[3] & ( 
// !destreg_M[2] & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\Equal3~0_combout  & !\Equal3~1_combout ))) ) ) ) # ( !destreg_M[3] & ( !destreg_M[2] & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\Equal3~0_combout  & !\Equal3~1_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(!destreg_M[3]),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~24 .extended_lut = "off";
defparam \LEDRout~24 .lut_mask = 64'h8000400020001000;
defparam \LEDRout~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N21
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a32~portadataout  $ (!destreg_A[0]) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\imem_rtl_0|auto_generated|ram_block1a0~portadataout  $ (!destreg_A[0]) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(!destreg_A[0]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0FF00FF033CC33CC;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\destreg_A[1]~DUPLICATE_q  $ (((!\imem_rtl_0|auto_generated|ram_block1a1~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\destreg_A[1]~DUPLICATE_q  $ (((!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(!\destreg_A[1]~DUPLICATE_q ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h5A0F5A0F5AF05AF0;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \LEDRout~23 (
// Equation(s):
// \LEDRout~23_combout  = ( destreg_A[3] & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\Equal2~0_combout  & (!\Equal2~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  $ (\destreg_A[2]~DUPLICATE_q )))) 
// ) ) ) # ( !destreg_A[3] & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\Equal2~0_combout  & (!\Equal2~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  $ (\destreg_A[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!\destreg_A[2]~DUPLICATE_q ),
	.datae(!destreg_A[3]),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~23 .extended_lut = "off";
defparam \LEDRout~23 .lut_mask = 64'h8020000000008020;
defparam \LEDRout~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \rt_dependency~0 (
// Equation(s):
// \rt_dependency~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~0 .extended_lut = "off";
defparam \rt_dependency~0 .lut_mask = 64'h00000800D0004000;
defparam \rt_dependency~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N3
cyclonev_lcell_comb isnop_D(
// Equation(s):
// \isnop_D~combout  = ( \stall~combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam isnop_D.extended_lut = "off";
defparam isnop_D.lut_mask = 64'h0000000055555555;
defparam isnop_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas isnop_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\isnop_D~combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N58
dffeas \isnop_M~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isnop_M~DUPLICATE .is_wysiwyg = "true";
defparam \isnop_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \rt_dependency~1 (
// Equation(s):
// \rt_dependency~1_combout  = ( \isnop_A~q  & ( \isnop_M~DUPLICATE_q  & ( (!\rt_dependency~0_combout  & ((\LEDRout~23_combout ) # (\LEDRout~24_combout ))) ) ) ) # ( !\isnop_A~q  & ( \isnop_M~DUPLICATE_q  & ( (\LEDRout~24_combout  & !\rt_dependency~0_combout 
// ) ) ) ) # ( \isnop_A~q  & ( !\isnop_M~DUPLICATE_q  & ( (\LEDRout~23_combout  & !\rt_dependency~0_combout ) ) ) )

	.dataa(!\LEDRout~24_combout ),
	.datab(!\LEDRout~23_combout ),
	.datac(!\rt_dependency~0_combout ),
	.datad(gnd),
	.datae(!\isnop_A~q ),
	.dataf(!\isnop_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~1 .extended_lut = "off";
defparam \rt_dependency~1 .lut_mask = 64'h0000303050507070;
defparam \rt_dependency~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \destreg_A[1]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a5~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\destreg_A[1]~DUPLICATE_q  
// & ( \imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a5~portadataout ) ) ) ) # ( \destreg_A[1]~DUPLICATE_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\destreg_A[1]~DUPLICATE_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a5~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\destreg_A[1]~DUPLICATE_q ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h4444BBBB77778888;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a7~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a7~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a38~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a6~portadataout  ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( destreg_A[0] & ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  ) ) ) # ( !destreg_A[0] & ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a36~portadataout  ) ) ) # ( destreg_A[0] & ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a4~portadataout  ) ) ) # ( !destreg_A[0] & ( 
// !\imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(gnd),
	.datae(!destreg_A[0]),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h5555AAAA0F0FF0F0;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \rs_dependency~0 (
// Equation(s):
// \rs_dependency~0_combout  = ( destreg_A[3] & ( !\Equal0~0_combout  & ( (!\Equal0~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\destreg_A[2]~DUPLICATE_q  $ (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( !destreg_A[3] & ( !\Equal0~0_combout  & ( (!\Equal0~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\destreg_A[2]~DUPLICATE_q  $ (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\destreg_A[2]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!destreg_A[3]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~0 .extended_lut = "off";
defparam \rs_dependency~0 .lut_mask = 64'h8020080200000000;
defparam \rs_dependency~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !destreg_M[1] $ (((!\imem_rtl_0|auto_generated|address_reg_a [0] & !\imem_rtl_0|auto_generated|ram_block1a5~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !destreg_M[1] $ (((!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) )

	.dataa(!destreg_M[1]),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h595959596A6A6A6A;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( destreg_M[0] & ( (!\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( destreg_M[0] & ( (!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// !destreg_M[0] & ( (\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !destreg_M[0] & ( 
// (\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h50505F5FAFAFA0A0;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \rs_dependency~1 (
// Equation(s):
// \rs_dependency~1_combout  = ( destreg_M[3] & ( !\Equal1~0_combout  & ( (!\Equal1~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  $ (destreg_M[2])))) ) ) ) # 
// ( !destreg_M[3] & ( !\Equal1~0_combout  & ( (!\Equal1~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  $ (destreg_M[2])))) ) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!destreg_M[2]),
	.datae(!destreg_M[3]),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~1 .extended_lut = "off";
defparam \rs_dependency~1 .lut_mask = 64'h8008200200000000;
defparam \rs_dependency~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb rs_dependency(
// Equation(s):
// \rs_dependency~combout  = ( \isnop_M~DUPLICATE_q  & ( ((\isnop_A~q  & \rs_dependency~0_combout )) # (\rs_dependency~1_combout ) ) ) # ( !\isnop_M~DUPLICATE_q  & ( (\isnop_A~q  & \rs_dependency~0_combout ) ) )

	.dataa(!\isnop_A~q ),
	.datab(gnd),
	.datac(!\rs_dependency~0_combout ),
	.datad(!\rs_dependency~1_combout ),
	.datae(gnd),
	.dataf(!\isnop_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rs_dependency.extended_lut = "off";
defparam rs_dependency.lut_mask = 64'h0505050505FF05FF;
defparam rs_dependency.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb stall(
// Equation(s):
// \stall~combout  = ( !\rs_dependency~combout  & ( !\rt_dependency~1_combout  ) )

	.dataa(!\rt_dependency~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs_dependency~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam stall.extended_lut = "off";
defparam stall.lut_mask = 64'hAAAAAAAA00000000;
defparam stall.shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N58
dffeas \PC[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N3
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N4
dffeas \PC[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \PC[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N10
dffeas \PC[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \PC[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !PC[8] ) + ( GND ) + ( \Add0~22  ))

	.dataa(!PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \PC[8]~1 (
// Equation(s):
// \PC[8]~1_combout  = ( !\Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~1 .extended_lut = "off";
defparam \PC[8]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N56
dffeas \PC[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC[8]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \PC[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N21
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N22
dffeas \PC[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \PC[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N27
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N28
dffeas \PC[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \PC[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N34
dffeas \PC[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N37
dffeas \PC[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a1~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\Decoder1~0_combout ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a41~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\Decoder1~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a 
// [0] & (\imem_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a41~portadataout ))))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h00530053FF53FF53;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \destreg_A[1]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N38
dffeas \destreg_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_A[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( destreg_M[0] & ( (!destreg_M[1] & (!destreg_M[2] $ (destreg_M[3]))) # (destreg_M[1] & (!destreg_M[2] & destreg_M[3])) ) ) # ( !destreg_M[0] & ( (!destreg_M[1] & (destreg_M[2] & !destreg_M[3])) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h2020202086868686;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( destreg_M[3] & ( (!destreg_M[0] & ((destreg_M[2]))) # (destreg_M[0] & (destreg_M[1])) ) ) # ( !destreg_M[3] & ( (destreg_M[2] & (!destreg_M[1] $ (!destreg_M[0]))) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h1212121235353535;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = (!destreg_M[3] & (destreg_M[1] & (!destreg_M[0] & !destreg_M[2]))) # (destreg_M[3] & (destreg_M[2] & ((!destreg_M[0]) # (destreg_M[1]))))

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[0]),
	.datac(!destreg_M[3]),
	.datad(!destreg_M[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h400D400D400D400D;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( destreg_M[3] & ( (destreg_M[1] & (!destreg_M[0] $ (destreg_M[2]))) ) ) # ( !destreg_M[3] & ( (!destreg_M[1] & (!destreg_M[0] $ (!destreg_M[2]))) # (destreg_M[1] & (destreg_M[0] & destreg_M[2])) ) )

	.dataa(!destreg_M[1]),
	.datab(gnd),
	.datac(!destreg_M[0]),
	.datad(!destreg_M[2]),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h0AA50AA550055005;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( destreg_M[0] & ( (!destreg_M[3]) # ((!destreg_M[2] & !destreg_M[1])) ) ) # ( !destreg_M[0] & ( (!destreg_M[3] & (destreg_M[2] & !destreg_M[1])) ) )

	.dataa(!destreg_M[3]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h20202020EAEAEAEA;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = (!destreg_M[2] & (!destreg_M[3] & ((destreg_M[1]) # (destreg_M[0])))) # (destreg_M[2] & (destreg_M[0] & (!destreg_M[3] $ (!destreg_M[1]))))

	.dataa(!destreg_M[3]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[0]),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h098A098A098A098A;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( destreg_M[0] & ( (!destreg_M[1] $ (!destreg_M[2])) # (destreg_M[3]) ) ) # ( !destreg_M[0] & ( (!destreg_M[2] $ (!destreg_M[3])) # (destreg_M[1]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'h7D7D7D7D6F6F6F6F;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N38
dffeas \destreg_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2] .is_wysiwyg = "true";
defparam \destreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N8
dffeas \destreg_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N3
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( destreg_A[0] & ( (!destreg_A[2] & (!destreg_A[1] $ (destreg_A[3]))) # (destreg_A[2] & (!destreg_A[1] & destreg_A[3])) ) ) # ( !destreg_A[0] & ( (destreg_A[2] & (!destreg_A[1] & !destreg_A[3])) ) )

	.dataa(!destreg_A[2]),
	.datab(gnd),
	.datac(!destreg_A[1]),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h50005000A05AA05A;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( destreg_A[3] & ( destreg_A[0] & ( destreg_A[1] ) ) ) # ( !destreg_A[3] & ( destreg_A[0] & ( (!destreg_A[1] & destreg_A[2]) ) ) ) # ( destreg_A[3] & ( !destreg_A[0] & ( destreg_A[2] ) ) ) # ( !destreg_A[3] & ( !destreg_A[0] & ( 
// (destreg_A[1] & destreg_A[2]) ) ) )

	.dataa(gnd),
	.datab(!destreg_A[1]),
	.datac(!destreg_A[2]),
	.datad(gnd),
	.datae(!destreg_A[3]),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h03030F0F0C0C3333;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N57
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( destreg_A[0] & ( (destreg_A[2] & (destreg_A[1] & destreg_A[3])) ) ) # ( !destreg_A[0] & ( (!destreg_A[2] & (destreg_A[1] & !destreg_A[3])) # (destreg_A[2] & ((destreg_A[3]))) ) )

	.dataa(!destreg_A[2]),
	.datab(gnd),
	.datac(!destreg_A[1]),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0A550A5500050005;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( destreg_A[0] & ( (!destreg_A[2] & (!destreg_A[1] & !destreg_A[3])) # (destreg_A[2] & (destreg_A[1])) ) ) # ( !destreg_A[0] & ( (!destreg_A[2] & (destreg_A[1] & destreg_A[3])) # (destreg_A[2] & (!destreg_A[1] & !destreg_A[3])) ) )

	.dataa(!destreg_A[2]),
	.datab(!destreg_A[1]),
	.datac(gnd),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h4422442299119911;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N45
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( destreg_A[0] & ( (!destreg_A[3]) # ((!destreg_A[2] & !destreg_A[1])) ) ) # ( !destreg_A[0] & ( (destreg_A[2] & (!destreg_A[1] & !destreg_A[3])) ) )

	.dataa(!destreg_A[2]),
	.datab(gnd),
	.datac(!destreg_A[1]),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h50005000FFA0FFA0;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( destreg_A[1] & ( (!destreg_A[3] & ((!destreg_A[2]) # (destreg_A[0]))) ) ) # ( !destreg_A[1] & ( (destreg_A[0] & (!destreg_A[2] $ (destreg_A[3]))) ) )

	.dataa(!destreg_A[2]),
	.datab(!destreg_A[0]),
	.datac(gnd),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h22112211BB00BB00;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( destreg_A[0] & ( (!destreg_A[2] $ (!destreg_A[1])) # (destreg_A[3]) ) ) # ( !destreg_A[0] & ( (!destreg_A[2] $ (!destreg_A[3])) # (destreg_A[1]) ) )

	.dataa(!destreg_A[2]),
	.datab(!destreg_A[1]),
	.datac(gnd),
	.datad(!destreg_A[3]),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'h77BB77BB66FF66FF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N48
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  $ (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  $ (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h1414535314145353;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( \imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & \imem_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (!\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & (\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// \imem_rtl_0|auto_generated|ram_block1a35~portadataout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h0004000400050005;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( \imem_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & \imem_rtl_0|auto_generated|ram_block1a3~portadataout )) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (!\imem_rtl_0|auto_generated|ram_block1a0~portadataout  & (\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \imem_rtl_0|auto_generated|ram_block1a3~portadataout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h00080008000A000A;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( \ss2|OUT~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  ) ) # ( !\ss2|OUT~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \ss2|OUT~3_combout  ) ) ) # ( 
// \ss2|OUT~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  ) ) # ( !\ss2|OUT~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\ss2|OUT~3_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\ss2|OUT~3_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\ss2|OUT~2_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0F8FFFFF0F0FFFFF;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h0505A0A0A0A05555;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'h0F0FAAAA0A0A0A0A;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \ss2|OUT~7 (
// Equation(s):
// \ss2|OUT~7_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~7 .extended_lut = "off";
defparam \ss2|OUT~7 .lut_mask = 64'h30300303F3F30000;
defparam \ss2|OUT~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \ss2|OUT~8 (
// Equation(s):
// \ss2|OUT~8_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~8 .extended_lut = "off";
defparam \ss2|OUT~8 .lut_mask = 64'hAAAA505000000A0A;
defparam \ss2|OUT~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a5~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h50505F5F50505F5F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  $ 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h4040868640408686;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  $ (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h1122112233553355;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & 
// \imem_rtl_0|auto_generated|ram_block1a39~portadataout ))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// \imem_rtl_0|auto_generated|ram_block1a39~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h0011001100010001;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( \imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a5~portadataout  & (\imem_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// !\imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// !\imem_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0000330000001100;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \ss3|OUT~2_combout  ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \ss3|OUT~2_combout  ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\ss3|OUT~2_combout  & ( \ss3|OUT~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\ss3|OUT~2_combout  & ( 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\ss3|OUT~3_combout ) ) ) )

	.dataa(!\ss3|OUT~3_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.dataf(!\ss3|OUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h55D55555FFFFFFFF;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h4242919142429191;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'h3F3F0F0F0C0C0000;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N36
cyclonev_lcell_comb \ss3|OUT~7 (
// Equation(s):
// \ss3|OUT~7_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~7 .extended_lut = "off";
defparam \ss3|OUT~7 .lut_mask = 64'h0A0AAFAF05050000;
defparam \ss3|OUT~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \ss3|OUT~8 (
// Equation(s):
// \ss3|OUT~8_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~8 .extended_lut = "off";
defparam \ss3|OUT~8 .lut_mask = 64'h8888888844442222;
defparam \ss3|OUT~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \LEDRout[0]~1 (
// Equation(s):
// \LEDRout[0]~1_combout  = ( \LEDRout[0]~1_combout  & ( (!\stall~combout ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\LEDRout[0]~1_combout  & ( (!\stall~combout  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\stall~combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LEDRout[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~1 .extended_lut = "off";
defparam \LEDRout[0]~1 .lut_mask = 64'hA0A0A0A0AFAFAFAF;
defparam \LEDRout[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h0000080000000000;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas ldmem_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Decoder1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_A.is_wysiwyg = "true";
defparam ldmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N4
dffeas ldmem_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_M.is_wysiwyg = "true";
defparam ldmem_M.power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a22~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a [0] ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'hC0C0C0C000000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \Decoder1~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0000000033333333;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \alufunc_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a53~portadataout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( !\imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a53~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h00003333FFFF3333;
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \Decoder1~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000000055555555;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N46
dffeas \alufunc_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a52~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a52~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N37
dffeas \alufunc_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a23~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a [0] ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a55~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) # (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h2A2A2A2AFAFAFAFA;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N37
dffeas \alufunc_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a51~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a [0] ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h2525252500000000;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N28
dffeas \alufunc_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N57
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( !alufunc_A[1] & ( (alufunc_A[4] & (!alufunc_A[3] & (!alufunc_A[2] & alufunc_A[5]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0040004000000000;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h00000808D0004000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N43
dffeas \dmem_rtl_0_bypass[74] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N14
dffeas \RTval_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[22] .is_wysiwyg = "true";
defparam \RTval_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \wmemval_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[73]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[73]~feeder_combout  = ( wmemval_M[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[73]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N41
dffeas \dmem_rtl_0_bypass[73] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ( !alufunc_A[3] & ( alufunc_A[4] ) )

	.dataa(!alufunc_A[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~0 .extended_lut = "off";
defparam \Selector58~0 .lut_mask = 64'h5555555500000000;
defparam \Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a50~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a50~portadataout  & \imem_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h00A000A00A0A0A0A;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N34
dffeas \alufunc_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0000000800000000;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N55
dffeas wrmem_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Decoder1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N53
dffeas wrmem_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \always6~1 (
// Equation(s):
// \always6~1_combout  = ( \isnop_M~DUPLICATE_q  & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\isnop_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~1 .extended_lut = "off";
defparam \always6~1 .lut_mask = 64'h0000000000FF00FF;
defparam \always6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N39
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \always6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \regs[1][15]~feeder (
// Equation(s):
// \regs[1][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][15]~feeder .extended_lut = "off";
defparam \regs[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) # (!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h0C0C0000B800CC88;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h00000808D0D04040;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N21
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a56~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0] & !\imem_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) 
// # ( !\imem_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (((!\imem_rtl_0|auto_generated|ram_block1a30~portadataout )))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// (!\imem_rtl_0|auto_generated|ram_block1a56~portadataout  & (!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'hEC20EC2020202020;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a57~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0] & (\Selector26~1_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (\Selector26~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ) # (!\imem_rtl_0|auto_generated|address_reg_a [0])))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\Selector26~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h0E000E0002000200;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \Selector26~2_combout  & ( (\Selector26~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( \Selector26~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & (((\WideOr0~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout 
// )) # (\Selector26~0_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\Selector26~2_combout  & ( (\Selector26~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\Selector26~2_combout  & ( (\Selector26~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\WideOr0~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h0F000F004F000F00;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas wrreg_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N35
dffeas wrreg_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \ss0|Equal0~2 (
// Equation(s):
// \ss0|Equal0~2_combout  = ( \wrreg_M~q  & ( (!destreg_M[3] & (destreg_M[0] & (\isnop_M~DUPLICATE_q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!destreg_M[3]),
	.datab(!destreg_M[0]),
	.datac(!\isnop_M~DUPLICATE_q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\wrreg_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~2 .extended_lut = "off";
defparam \ss0|Equal0~2 .lut_mask = 64'h0000000000020002;
defparam \ss0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \ss0|Equal0~3 (
// Equation(s):
// \ss0|Equal0~3_combout  = ( \ss0|Equal0~2_combout  & ( (!destreg_M[1] & !destreg_M[2]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~3 .extended_lut = "off";
defparam \ss0|Equal0~3 .lut_mask = 64'h0000000088888888;
defparam \ss0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \regs[1][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N45
cyclonev_lcell_comb \ss0|Equal0~13 (
// Equation(s):
// \ss0|Equal0~13_combout  = ( !destreg_M[2] & ( (destreg_M[1] & \ss0|Equal0~2_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~13 .extended_lut = "off";
defparam \ss0|Equal0~13 .lut_mask = 64'h1111111100000000;
defparam \ss0|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N32
dffeas \regs[3][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \regs[9][15]~feeder (
// Equation(s):
// \regs[9][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][15]~feeder .extended_lut = "off";
defparam \regs[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N33
cyclonev_lcell_comb \ss0|Equal0~8 (
// Equation(s):
// \ss0|Equal0~8_combout  = ( \isnop_M~DUPLICATE_q  & ( (destreg_M[3] & (destreg_M[0] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ))) ) )

	.dataa(!destreg_M[3]),
	.datab(!destreg_M[0]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\isnop_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~8 .extended_lut = "off";
defparam \ss0|Equal0~8 .lut_mask = 64'h0000000000010001;
defparam \ss0|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \ss0|Equal0~9 (
// Equation(s):
// \ss0|Equal0~9_combout  = ( \ss0|Equal0~8_combout  & ( (!destreg_M[1] & !destreg_M[2]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~9 .extended_lut = "off";
defparam \ss0|Equal0~9 .lut_mask = 64'h0000000088888888;
defparam \ss0|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N52
dffeas \regs[9][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \ss0|Equal0~17 (
// Equation(s):
// \ss0|Equal0~17_combout  = ( \ss0|Equal0~8_combout  & ( (destreg_M[1] & !destreg_M[2]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~17 .extended_lut = "off";
defparam \ss0|Equal0~17 .lut_mask = 64'h0000000044444444;
defparam \ss0|Equal0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N56
dffeas \regs[11][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[11][15]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[3][15]~q ) ) ) ) # ( !\regs[11][15]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[3][15]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[11][15]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][15]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) ) ) ) # ( !\regs[11][15]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][15]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) ) ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\regs[3][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][15]~q ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \ss0|Equal0~5 (
// Equation(s):
// \ss0|Equal0~5_combout  = ( destreg_M[2] & ( (!destreg_M[1] & \ss0|Equal0~2_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~5 .extended_lut = "off";
defparam \ss0|Equal0~5 .lut_mask = 64'h0000000022222222;
defparam \ss0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N43
dffeas \regs[5][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \ss0|Equal0~19 (
// Equation(s):
// \ss0|Equal0~19_combout  = ( destreg_M[2] & ( (\ss0|Equal0~8_combout  & destreg_M[1]) ) )

	.dataa(gnd),
	.datab(!\ss0|Equal0~8_combout ),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~19 .extended_lut = "off";
defparam \ss0|Equal0~19 .lut_mask = 64'h0000000003030303;
defparam \ss0|Equal0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \regs[15][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \ss0|Equal0~15 (
// Equation(s):
// \ss0|Equal0~15_combout  = ( \ss0|Equal0~2_combout  & ( (destreg_M[1] & destreg_M[2]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~15 .extended_lut = "off";
defparam \ss0|Equal0~15 .lut_mask = 64'h0000000011111111;
defparam \ss0|Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N8
dffeas \regs[7][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \ss0|Equal0~11 (
// Equation(s):
// \ss0|Equal0~11_combout  = ( \ss0|Equal0~8_combout  & ( (!destreg_M[1] & destreg_M[2]) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~11 .extended_lut = "off";
defparam \ss0|Equal0~11 .lut_mask = 64'h0000000022222222;
defparam \ss0|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N14
dffeas \regs[13][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[7][15]~q  & ( \regs[13][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[5][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][15]~q )))) ) ) ) # ( !\regs[7][15]~q  & ( \regs[13][15]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[5][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[15][15]~q )))) ) ) ) # ( \regs[7][15]~q  & ( !\regs[13][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[5][15]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][15]~q )))) ) ) ) # ( 
// !\regs[7][15]~q  & ( !\regs[13][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[5][15]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[15][15]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][15]~q ),
	.datae(!\regs[7][15]~q ),
	.dataf(!\regs[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N9
cyclonev_lcell_comb \regs[4][15]~feeder (
// Equation(s):
// \regs[4][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][15]~feeder .extended_lut = "off";
defparam \regs[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N15
cyclonev_lcell_comb \ss0|Equal0~0 (
// Equation(s):
// \ss0|Equal0~0_combout  = ( !destreg_M[3] & ( (\wrreg_M~q  & (!destreg_M[0] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \isnop_M~DUPLICATE_q ))) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!destreg_M[0]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\isnop_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~0 .extended_lut = "off";
defparam \ss0|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \ss0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \ss0|Equal0~4 (
// Equation(s):
// \ss0|Equal0~4_combout  = ( destreg_M[2] & ( (!destreg_M[1] & \ss0|Equal0~0_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~4 .extended_lut = "off";
defparam \ss0|Equal0~4 .lut_mask = 64'h0000000022222222;
defparam \ss0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N10
dffeas \regs[4][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \ss0|Equal0~6 (
// Equation(s):
// \ss0|Equal0~6_combout  = ( destreg_M[3] & ( (\wrreg_M~q  & (!destreg_M[0] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \isnop_M~DUPLICATE_q ))) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!destreg_M[0]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\isnop_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~6 .extended_lut = "off";
defparam \ss0|Equal0~6 .lut_mask = 64'h0000000000040004;
defparam \ss0|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \ss0|Equal0~18 (
// Equation(s):
// \ss0|Equal0~18_combout  = ( destreg_M[2] & ( (\ss0|Equal0~6_combout  & destreg_M[1]) ) )

	.dataa(gnd),
	.datab(!\ss0|Equal0~6_combout ),
	.datac(gnd),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~18 .extended_lut = "off";
defparam \ss0|Equal0~18 .lut_mask = 64'h0000000000330033;
defparam \ss0|Equal0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N26
dffeas \regs[14][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \ss0|Equal0~14 (
// Equation(s):
// \ss0|Equal0~14_combout  = ( destreg_M[2] & ( (destreg_M[1] & \ss0|Equal0~0_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~14 .extended_lut = "off";
defparam \ss0|Equal0~14 .lut_mask = 64'h0000000011111111;
defparam \ss0|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N20
dffeas \regs[6][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N24
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \regs[14][15]~q  & ( \regs[6][15]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][15]~q  & ( \regs[6][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[4][15]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][15]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[14][15]~q  & 
// ( !\regs[6][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[4][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[12][15]~q ))) ) ) ) # ( !\regs[14][15]~q  & ( !\regs[6][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][15]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][15]~q ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\regs[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \regs[8][15]~feeder (
// Equation(s):
// \regs[8][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][15]~feeder .extended_lut = "off";
defparam \regs[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N39
cyclonev_lcell_comb \ss0|Equal0~7 (
// Equation(s):
// \ss0|Equal0~7_combout  = (\ss0|Equal0~6_combout  & (!destreg_M[2] & !destreg_M[1]))

	.dataa(gnd),
	.datab(!\ss0|Equal0~6_combout ),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~7 .extended_lut = "off";
defparam \ss0|Equal0~7 .lut_mask = 64'h3000300030003000;
defparam \ss0|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \regs[8][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \regs[0][15]~feeder (
// Equation(s):
// \regs[0][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][15]~feeder .extended_lut = "off";
defparam \regs[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \ss0|Equal0~1 (
// Equation(s):
// \ss0|Equal0~1_combout  = ( !destreg_M[2] & ( (!destreg_M[1] & \ss0|Equal0~0_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~1 .extended_lut = "off";
defparam \ss0|Equal0~1 .lut_mask = 64'h2222222200000000;
defparam \ss0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N32
dffeas \regs[0][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N51
cyclonev_lcell_comb \ss0|Equal0~16 (
// Equation(s):
// \ss0|Equal0~16_combout  = ( !destreg_M[2] & ( (destreg_M[1] & \ss0|Equal0~6_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~16 .extended_lut = "off";
defparam \ss0|Equal0~16 .lut_mask = 64'h1111111100000000;
defparam \ss0|Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \regs[10][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \ss0|Equal0~12 (
// Equation(s):
// \ss0|Equal0~12_combout  = ( !destreg_M[2] & ( (destreg_M[1] & \ss0|Equal0~0_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~12 .extended_lut = "off";
defparam \ss0|Equal0~12 .lut_mask = 64'h1111111100000000;
defparam \ss0|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N37
dffeas \regs[2][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N9
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[10][15]~q  & ( \regs[2][15]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][15]~q  & ( \regs[2][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[10][15]~q  & ( !\regs[2][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][15]~q  
// & ( !\regs[2][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[8][15]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[0][15]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux16~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux16~3_combout )) ) ) ) # ( !\Mux16~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & ((\Mux16~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux16~3_combout )) ) ) ) # ( \Mux16~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\Mux16~2_combout ) ) ) ) # ( !\Mux16~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\Mux16~2_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux16~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\Mux16~3_combout ),
	.datad(!\Mux16~1_combout ),
	.datae(!\Mux16~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \aluin1_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( aluin2_A[15] & ( !aluin1_A[15] $ (alufunc_A[3]) ) ) # ( !aluin2_A[15] & ( !aluin1_A[15] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[15]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N39
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( alufunc_A[5] & ( !alufunc_A[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( alufunc_A[1] & ( (alufunc_A[2] & (!alufunc_A[0] & (\Selector43~2_combout  & \Selector56~0_combout ))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector43~2_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h0000000000040004;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( !alufunc_A[1] & ( (alufunc_A[5] & !alufunc_A[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0F000F0000000000;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N50
dffeas \dmem_rtl_0_bypass[58] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \wregval_M[5]~83 (
// Equation(s):
// \wregval_M[5]~83_combout  = ( !memaddr_M[5] & ( !\ldmem_M~q  ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~83 .extended_lut = "off";
defparam \wregval_M[5]~83 .lut_mask = 64'hAAAAAAAA00000000;
defparam \wregval_M[5]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N32
dffeas \dmem_rtl_0_bypass[40] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N53
dffeas \regs[4][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( \wregval_M[5]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \ss0|Equal0~10 (
// Equation(s):
// \ss0|Equal0~10_combout  = ( destreg_M[2] & ( (!destreg_M[1] & \ss0|Equal0~6_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\ss0|Equal0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|Equal0~10 .extended_lut = "off";
defparam \ss0|Equal0~10 .lut_mask = 64'h0000000022222222;
defparam \ss0|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \regs[12][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N37
dffeas \regs[6][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N20
dffeas \regs[14][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[6][5]~q  & ( \regs[14][5]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][5]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][5]~q  & ( \regs[14][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[4][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[6][5]~q  & ( !\regs[14][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][5]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[6][5]~q 
//  & ( !\regs[14][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[12][5]~q ))))) ) ) )

	.dataa(!\regs[4][5]~q ),
	.datab(!\regs[12][5]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][5]~q ),
	.dataf(!\regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \regs[15][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N58
dffeas \regs[7][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \regs[5][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[13][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][5]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][5]~q )) ) ) ) # ( !\regs[13][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[7][5]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][5]~q )) ) ) ) # ( \regs[13][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[5][5]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[5][5]~q ) ) ) )

	.dataa(!\regs[15][5]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[7][5]~q ),
	.datad(!\regs[5][5]~q ),
	.datae(!\regs[13][5]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \regs[0][5]~feeder (
// Equation(s):
// \regs[0][5]~feeder_combout  = ( \wregval_M[5]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][5]~feeder .extended_lut = "off";
defparam \regs[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N44
dffeas \regs[0][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \regs[10][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N48
cyclonev_lcell_comb \regs[8][5]~feeder (
// Equation(s):
// \regs[8][5]~feeder_combout  = ( \wregval_M[5]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][5]~feeder .extended_lut = "off";
defparam \regs[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N49
dffeas \regs[8][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N20
dffeas \regs[2][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[2][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][5]~q ) ) ) ) # ( !\regs[2][5]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[10][5]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[2][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][5]~q ))) ) ) ) # ( !\regs[2][5]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][5]~q ))) ) ) )

	.dataa(!\regs[0][5]~q ),
	.datab(!\regs[10][5]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[2][5]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \regs[1][5]~feeder (
// Equation(s):
// \regs[1][5]~feeder_combout  = ( \wregval_M[5]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][5]~feeder .extended_lut = "off";
defparam \regs[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N2
dffeas \regs[1][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \regs[9][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \regs[3][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N37
dffeas \regs[11][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[3][5]~q  & ( \regs[11][5]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][5]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][5]~q  & ( \regs[11][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[1][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[3][5]~q  & ( !\regs[11][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][5]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[3][5]~q  
// & ( !\regs[11][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[9][5]~q ))))) ) ) )

	.dataa(!\regs[1][5]~q ),
	.datab(!\regs[9][5]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][5]~q ),
	.dataf(!\regs[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux58~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux58~2_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux58~1_combout  ) ) 
// ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux58~0_combout  ) ) )

	.dataa(!\Mux58~1_combout ),
	.datab(!\Mux58~3_combout ),
	.datac(!\Mux58~0_combout ),
	.datad(!\Mux58~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N49
dffeas \RTval_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[5] .is_wysiwyg = "true";
defparam \RTval_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N53
dffeas \wmemval_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X23_Y15_N49
dffeas \RTval_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[4] .is_wysiwyg = "true";
defparam \RTval_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N53
dffeas \wmemval_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \Selector27~9 (
// Equation(s):
// \Selector27~9_combout  = ( alufunc_A[2] & ( (!alufunc_A[4] & (alufunc_A[1] & (alufunc_A[5] & !alufunc_A[0]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~9 .extended_lut = "off";
defparam \Selector27~9 .lut_mask = 64'h0000000002000200;
defparam \Selector27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N58
dffeas \dmem_rtl_0_bypass[36] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \RTval_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[3] .is_wysiwyg = "true";
defparam \RTval_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N2
dffeas \wmemval_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \wregval_M[0]~60 (
// Equation(s):
// \wregval_M[0]~60_combout  = ( \WideNor0~0_combout  & ( (\ldmem_M~q  & ((!\WideNor0~1_combout ) # ((!\WideNor0~3_combout ) # (!\WideNor0~2_combout )))) ) ) # ( !\WideNor0~0_combout  & ( \ldmem_M~q  ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\ldmem_M~q ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~60 .extended_lut = "off";
defparam \wregval_M[0]~60 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \wregval_M[0]~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \wregval_M[6]~80 (
// Equation(s):
// \wregval_M[6]~80_combout  = ( !\ldmem_M~q  & ( !memaddr_M[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[6]),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~80 .extended_lut = "off";
defparam \wregval_M[6]~80 .lut_mask = 64'hF0F00000F0F00000;
defparam \wregval_M[6]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \wregval_M[6]~81 (
// Equation(s):
// \wregval_M[6]~81_combout  = ( \Equal6~6_combout  & ( !\wregval_M[6]~80_combout  & ( (!\wregval_M[0]~60_combout ) # ((\Equal6~7_combout  & (memaddr_M[4] & \SW[6]~input_o ))) ) ) ) # ( !\Equal6~6_combout  & ( !\wregval_M[6]~80_combout  & ( 
// !\wregval_M[0]~60_combout  ) ) )

	.dataa(!\wregval_M[0]~60_combout ),
	.datab(!\Equal6~7_combout ),
	.datac(!memaddr_M[4]),
	.datad(!\SW[6]~input_o ),
	.datae(!\Equal6~6_combout ),
	.dataf(!\wregval_M[6]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~81 .extended_lut = "off";
defparam \wregval_M[6]~81 .lut_mask = 64'hAAAAAAAB00000000;
defparam \wregval_M[6]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \dmem_rtl_0_bypass[42] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \regs[14][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N18
cyclonev_lcell_comb \regs[10][6]~feeder (
// Equation(s):
// \regs[10][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][6]~feeder .extended_lut = "off";
defparam \regs[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \regs[10][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \regs[15][6]~feeder (
// Equation(s):
// \regs[15][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][6]~feeder .extended_lut = "off";
defparam \regs[15][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \regs[15][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[11][6]~q  & ( \regs[15][6]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][6]~q  & ( \regs[15][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// \regs[10][6]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[14][6]~q ))) ) ) ) # ( \regs[11][6]~q  & ( !\regs[15][6]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][6]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][6]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[11][6]~q  & ( !\regs[15][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  
// & ((\regs[10][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][6]~q )))) ) ) )

	.dataa(!\regs[14][6]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][6]~q ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\regs[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N3
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \regs[8][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \regs[9][6]~feeder (
// Equation(s):
// \regs[9][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][6]~feeder .extended_lut = "off";
defparam \regs[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N38
dffeas \regs[9][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N26
dffeas \regs[12][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N44
dffeas \regs[13][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[12][6]~q  & ( \regs[13][6]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][6]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][6]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[12][6]~q  & ( \regs[13][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][6]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[9][6]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[12][6]~q  & 
// ( !\regs[13][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[8][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[9][6]~q )))) ) ) ) # ( !\regs[12][6]~q  & ( !\regs[13][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][6]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][6]~q ))))) ) ) )

	.dataa(!\regs[8][6]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][6]~q ),
	.datae(!\regs[12][6]~q ),
	.dataf(!\regs[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N24
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \regs[2][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N8
dffeas \regs[7][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N26
dffeas \regs[6][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \regs[3][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[6][6]~q  & ( \regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[2][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[7][6]~q )))) ) ) ) # ( !\regs[6][6]~q  & ( \regs[3][6]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][6]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[7][6]~q )))) ) ) ) # ( \regs[6][6]~q  & ( !\regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[2][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[7][6]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # 
// ( !\regs[6][6]~q  & ( !\regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][6]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[7][6]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[2][6]~q ),
	.datab(!\regs[7][6]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][6]~q ),
	.dataf(!\regs[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N38
dffeas \regs[5][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \regs[1][6]~feeder (
// Equation(s):
// \regs[1][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][6]~feeder .extended_lut = "off";
defparam \regs[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas \regs[1][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N57
cyclonev_lcell_comb \regs[0][6]~feeder (
// Equation(s):
// \regs[0][6]~feeder_combout  = ( \wregval_M[6]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][6]~feeder .extended_lut = "off";
defparam \regs[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N59
dffeas \regs[0][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \regs[4][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[4][6]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[1][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][6]~q )) ) ) ) # ( !\regs[4][6]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[1][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][6]~q )) ) ) ) # ( \regs[4][6]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[0][6]~q ) ) ) ) # ( !\regs[4][6]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[0][6]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[5][6]~q ),
	.datab(!\regs[1][6]~q ),
	.datac(!\regs[0][6]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][6]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~2_combout  & ( \Mux57~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux57~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux57~3_combout ))) ) ) ) # ( !\Mux57~2_combout  & ( \Mux57~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux57~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux57~3_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) ) ) 
// ) # ( \Mux57~2_combout  & ( !\Mux57~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux57~1_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Mux57~3_combout ))) ) ) ) # ( !\Mux57~2_combout  & ( !\Mux57~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux57~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux57~3_combout )))) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\Mux57~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Mux57~1_combout ),
	.datae(!\Mux57~2_combout ),
	.dataf(!\Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \RTval_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[6] .is_wysiwyg = "true";
defparam \RTval_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N44
dffeas \wmemval_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N57
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (\WideOr2~0_combout ) # (\Mux63~4_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\WideOr2~0_combout  & ((\Mux63~4_combout ))) # (\WideOr2~0_combout  & (\imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\WideOr2~0_combout  & ((\Mux63~4_combout ))) # (\WideOr2~0_combout  & (!\imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (\Mux63~4_combout  & !\WideOr2~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\Mux63~4_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h30303A3A35353F3F;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N58
dffeas \aluin2_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \wregval_M[7]~77 (
// Equation(s):
// \wregval_M[7]~77_combout  = ( !\ldmem_M~q  & ( !memaddr_M[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~77 .extended_lut = "off";
defparam \wregval_M[7]~77 .lut_mask = 64'hFFFF000000000000;
defparam \wregval_M[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \Equal6~8 (
// Equation(s):
// \Equal6~8_combout  = ( \Equal6~7_combout  & ( \Equal6~6_combout  ) )

	.dataa(gnd),
	.datab(!\Equal6~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~8 .extended_lut = "off";
defparam \Equal6~8 .lut_mask = 64'h0000000033333333;
defparam \Equal6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N44
dffeas \dmem_rtl_0_bypass[44] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \regs[14][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \regs[4][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N44
dffeas \regs[12][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N50
dffeas \regs[6][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[6][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][7]~q ) ) ) ) # ( !\regs[6][7]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[14][7]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[6][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][7]~q ))) ) ) ) # ( !\regs[6][7]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][7]~q ))) ) ) )

	.dataa(!\regs[14][7]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][7]~q ),
	.datad(!\regs[12][7]~q ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \regs[7][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N41
dffeas \regs[5][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N59
dffeas \regs[15][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[13][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][7]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][7]~q ))) ) ) ) # ( !\regs[13][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[7][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][7]~q ))) ) ) ) # ( \regs[13][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[5][7]~q ) ) ) ) # ( !\regs[13][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[5][7]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[7][7]~q ),
	.datab(!\regs[5][7]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][7]~q ),
	.datae(!\regs[13][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( \wregval_M[7]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \regs[9][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N43
dffeas \regs[11][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N41
dffeas \regs[1][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N20
dffeas \regs[3][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[3][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[9][7]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[11][7]~q ))) ) ) ) # ( !\regs[3][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[9][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[11][7]~q ))) ) ) ) # ( \regs[3][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[1][7]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[1][7]~q ) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[11][7]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[1][7]~q ),
	.datae(!\regs[3][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \regs[0][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \wregval_M[7]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N14
dffeas \regs[8][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N50
dffeas \regs[10][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \regs[2][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[2][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][7]~q ) ) ) ) # ( !\regs[2][7]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[10][7]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[2][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][7]~q ))) ) ) ) # ( !\regs[2][7]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][7]~q ))) ) ) )

	.dataa(!\regs[0][7]~q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\regs[10][7]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[2][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \Mux56~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux56~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux56~3_combout )) ) ) ) # ( !\Mux56~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  
// & ((\Mux56~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux56~3_combout )) ) ) ) # ( \Mux56~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\Mux56~1_combout ) ) ) ) # ( !\Mux56~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\Mux56~1_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux56~1_combout ),
	.datab(!\Mux56~3_combout ),
	.datac(!\Mux56~2_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\Mux56~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N32
dffeas \RTval_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[7] .is_wysiwyg = "true";
defparam \RTval_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N35
dffeas \wmemval_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \RTval_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[8] .is_wysiwyg = "true";
defparam \RTval_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \wmemval_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \dmem_rtl_0_bypass[45] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N59
dffeas \dmem_rtl_0_bypass[46] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N38
dffeas \dmem_rtl_0_bypass[48] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \RTval_A[9]~feeder (
// Equation(s):
// \RTval_A[9]~feeder_combout  = ( \Mux54~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_A[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_A[9]~feeder .extended_lut = "off";
defparam \RTval_A[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RTval_A[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \RTval_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_A[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[9] .is_wysiwyg = "true";
defparam \RTval_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \wmemval_M[9]~feeder (
// Equation(s):
// \wmemval_M[9]~feeder_combout  = ( RTval_A[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[9]~feeder .extended_lut = "off";
defparam \wmemval_M[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N8
dffeas \wmemval_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N43
dffeas \RTval_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[10] .is_wysiwyg = "true";
defparam \RTval_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \wmemval_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~6_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N52
dffeas \dmem_rtl_0_bypass[49] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N8
dffeas \dmem_rtl_0_bypass[50] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \regs[6][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N53
dffeas \regs[3][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N58
dffeas \regs[2][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \regs[7][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[7][14]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[6][14]~q ) ) ) ) # ( !\regs[7][14]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[6][14]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][14]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][14]~q )) ) ) ) # ( !\regs[7][14]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][14]~q )) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\regs[3][14]~q ),
	.datac(!\regs[2][14]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N22
dffeas \regs[0][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N10
dffeas \regs[1][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \regs[5][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N40
dffeas \regs[4][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[5][14]~q  & ( \regs[4][14]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][14]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][14]~q  & ( \regs[4][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # 
// (\regs[0][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[1][14]~q )))) ) ) ) # ( \regs[5][14]~q  & ( !\regs[4][14]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][14]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[1][14]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[5][14]~q  & ( !\regs[4][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & (\regs[0][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][14]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][14]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[1][14]~q ),
	.datae(!\regs[5][14]~q ),
	.dataf(!\regs[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N43
dffeas \regs[8][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N49
dffeas \regs[12][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N58
dffeas \regs[9][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N18
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \regs[13][14]~q  & ( \regs[9][14]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][14]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][14]~q  & ( \regs[9][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[8][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][14]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) ) ) ) 
// # ( \regs[13][14]~q  & ( !\regs[9][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][14]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][14]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) ) ) ) # ( !\regs[13][14]~q  
// & ( !\regs[9][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[12][14]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][14]~q ),
	.datad(!\regs[12][14]~q ),
	.datae(!\regs[13][14]~q ),
	.dataf(!\regs[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N2
dffeas \regs[11][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \regs[15][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N8
dffeas \regs[14][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \regs[10][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[14][14]~q  & ( \regs[10][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][14]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][14]~q )))) ) ) ) # ( !\regs[14][14]~q  & ( \regs[10][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][14]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][14]~q ))))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[10][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][14]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][14]~q ))))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[10][14]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][14]~q ))))) ) ) )

	.dataa(!\regs[11][14]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][14]~q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[10][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~1_combout  & ( \Mux17~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux17~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux17~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux17~1_combout  & ( \Mux17~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\Mux17~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\Mux17~2_combout ))) ) ) ) # ( 
// \Mux17~1_combout  & ( !\Mux17~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux17~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux17~2_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\Mux17~1_combout  & ( !\Mux17~3_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux17~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux17~2_combout )))) ) ) 
// )

	.dataa(!\Mux17~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\Mux17~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\Mux17~1_combout ),
	.dataf(!\Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N32
dffeas \aluin1_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = ( \wregval_M[13]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N2
dffeas \regs[0][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N15
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = ( \wregval_M[13]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N16
dffeas \regs[8][13]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N55
dffeas \regs[2][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N37
dffeas \regs[10][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[2][13]~q  & ( \regs[10][13]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][13]~DUPLICATE_q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][13]~q  & ( \regs[10][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][13]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[8][13]~DUPLICATE_q )))) ) ) ) # ( 
// \regs[2][13]~q  & ( !\regs[10][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[0][13]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[8][13]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[2][13]~q  & ( !\regs[10][13]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][13]~DUPLICATE_q 
// ))))) ) ) )

	.dataa(!\regs[0][13]~q ),
	.datab(!\regs[8][13]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[2][13]~q ),
	.dataf(!\regs[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N20
dffeas \regs[7][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N58
dffeas \regs[5][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N37
dffeas \regs[13][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N46
dffeas \regs[15][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[13][13]~q  & ( \regs[15][13]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[7][13]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][13]~q  & ( \regs[15][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[5][13]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[7][13]~q ))) ) ) ) # ( \regs[13][13]~q  
// & ( !\regs[15][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[5][13]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[7][13]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[13][13]~q  & ( !\regs[15][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[7][13]~q )))) ) ) )

	.dataa(!\regs[7][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][13]~q ),
	.dataf(!\regs[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N43
dffeas \regs[11][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N49
dffeas \regs[3][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \regs[9][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N48
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[3][13]~q  & ( \regs[9][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[1][13]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[11][13]~q )))) ) ) ) # ( !\regs[3][13]~q  & ( \regs[9][13]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[1][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[11][13]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[3][13]~q  & ( !\regs[9][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[1][13]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[11][13]~q )))) ) ) ) # ( 
// !\regs[3][13]~q  & ( !\regs[9][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[1][13]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[11][13]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[1][13]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[11][13]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N2
dffeas \regs[14][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N10
dffeas \regs[12][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N4
dffeas \regs[4][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N32
dffeas \regs[6][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[6][13]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][13]~q ) ) ) ) # ( !\regs[6][13]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[14][13]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[6][13]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[4][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][13]~q )) ) ) ) # ( !\regs[6][13]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[4][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][13]~q )) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!\regs[12][13]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][13]~q ),
	.datae(!\regs[6][13]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N6
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux50~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux50~1_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux50~2_combout  ) ) 
// ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux50~0_combout  ) ) )

	.dataa(!\Mux50~0_combout ),
	.datab(!\Mux50~3_combout ),
	.datac(!\Mux50~2_combout ),
	.datad(!\Mux50~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N15
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) # ( !\WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux50~4_combout  ) ) ) # ( 
// !\WideOr2~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux50~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux50~4_combout ),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N16
dffeas \aluin2_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( aluin1_A[13] & ( alufunc_A[3] & ( aluin2_A[13] ) ) ) # ( !aluin1_A[13] & ( alufunc_A[3] & ( !aluin2_A[13] ) ) ) # ( aluin1_A[13] & ( !alufunc_A[3] & ( !aluin2_A[13] ) ) ) # ( !aluin1_A[13] & ( !alufunc_A[3] & ( aluin2_A[13] ) ) 
// )

	.dataa(gnd),
	.datab(!aluin2_A[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin1_A[13]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( alufunc_A[2] & ( !alufunc_A[0] & ( (\Selector56~0_combout  & (\Selector45~0_combout  & alufunc_A[1])) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector45~0_combout ),
	.datac(!alufunc_A[1]),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h0000010100000000;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( !\ShiftRight0~6_combout  & ( (!aluin2_A[4] & alufunc_A[0]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N2
dffeas \regs[12][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N56
dffeas \regs[9][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \regs[13][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[13][0]~q  & ( \regs[8][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # ((\regs[12][0]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[9][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[13][0]~q  & ( \regs[8][0]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # ((\regs[12][0]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[9][0]~q )))) ) ) ) # ( \regs[13][0]~q  & ( !\regs[8][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[9][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\regs[13][0]~q  & ( !\regs[8][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[9][0]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][0]~q ),
	.datad(!\regs[9][0]~q ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\regs[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \regs[10][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N50
dffeas \regs[11][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N44
dffeas \regs[14][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N49
dffeas \regs[15][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N42
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[14][0]~q  & ( \regs[15][0]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][0]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][0]~q  & ( \regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][0]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[11][0]~q )))) ) ) ) # ( \regs[14][0]~q 
//  & ( !\regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[10][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\regs[11][0]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][0]~q  & ( !\regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][0]~q ))))) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[11][0]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\regs[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h470047CC473347FF;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \regs[0][0]~feeder (
// Equation(s):
// \regs[0][0]~feeder_combout  = ( \wregval_M[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][0]~feeder .extended_lut = "off";
defparam \regs[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N37
dffeas \regs[0][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N43
dffeas \regs[4][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \regs[5][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \regs[1][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[5][0]~q  & ( \regs[1][0]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][0]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][0]~q  & ( \regs[1][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[0][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][0]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[5][0]~q  & ( !\regs[1][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][0]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][0]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[5][0]~q  
// & ( !\regs[1][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[4][0]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][0]~q ),
	.datac(!\regs[4][0]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[5][0]~q ),
	.dataf(!\regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h220A225F770A775F;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N26
dffeas \regs[6][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N41
dffeas \regs[2][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N44
dffeas \regs[7][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \regs[3][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[7][0]~q  & ( \regs[3][0]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][0]~q  & ( \regs[3][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[2][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][0]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[7][0]~q  & ( !\regs[3][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][0]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][0]~q  & 
// ( !\regs[3][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[6][0]~q )))) ) ) )

	.dataa(!\regs[6][0]~q ),
	.datab(!\regs[2][0]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\regs[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux31~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux31~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux31~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux31~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\Mux31~1_combout )) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux31~2_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \Mux31~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux31~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux31~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\Mux31~1_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux31~3_combout ),
	.datad(!\Mux31~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \aluin1_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0] .is_wysiwyg = "true";
defparam \aluin1_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N56
dffeas \regs[2][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N47
dffeas \regs[0][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N18
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( \wregval_M[1]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N20
dffeas \regs[8][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[10][1]~q  & ( \regs[8][1]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][1]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][1]~q  & ( \regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[0][1]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[2][1]~q ))) ) ) ) # ( \regs[10][1]~q  & ( 
// !\regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[0][1]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\regs[2][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[10][1]~q  & ( !\regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][1]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[0][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \regs[5][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \regs[13][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \regs[7][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \regs[15][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[7][1]~q  & ( \regs[15][1]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][1]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][1]~q  & ( \regs[15][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][1]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[13][1]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][1]~q  & 
// ( !\regs[15][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[5][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[13][1]~q )))) ) ) ) # ( !\regs[7][1]~q  & ( !\regs[15][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][1]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][1]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][1]~q ),
	.datae(!\regs[7][1]~q ),
	.dataf(!\regs[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N33
cyclonev_lcell_comb \regs[1][1]~feeder (
// Equation(s):
// \regs[1][1]~feeder_combout  = ( \wregval_M[1]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][1]~feeder .extended_lut = "off";
defparam \regs[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N35
dffeas \regs[1][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \regs[9][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N20
dffeas \regs[11][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N26
dffeas \regs[3][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[11][1]~q  & ( \regs[3][1]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][1]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][1]~q  & ( \regs[3][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[1][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][1]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[11][1]~q  & ( !\regs[3][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][1]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][1]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][1]~q  
// & ( !\regs[3][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[9][1]~q ))))) ) ) )

	.dataa(!\regs[1][1]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\regs[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h404C434F707C737F;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N59
dffeas \regs[12][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N2
dffeas \regs[6][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \regs[14][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N47
dffeas \regs[4][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[14][1]~q  & ( \regs[4][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[6][1]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[12][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( \regs[4][1]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[6][1]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][1]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[14][1]~q  & ( !\regs[4][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[6][1]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[12][1]~q ))) ) ) ) # ( !\regs[14][1]~q  
// & ( !\regs[4][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[6][1]~q  & \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[12][1]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][1]~q ),
	.datac(!\regs[6][1]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\regs[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux30~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux30~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux30~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux30~1_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) 
// # (\Mux30~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux30~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux30~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux30~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux30~1_combout  & ( (\Mux30~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux30~0_combout ),
	.datab(!\Mux30~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\Mux30~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N44
dffeas \aluin1_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1] .is_wysiwyg = "true";
defparam \aluin1_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N24
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( aluin2_A[0] & ( aluin1_A[1] & ( (aluin1_A[0] & !aluin2_A[1]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[1] & ( !aluin2_A[1] ) ) ) # ( aluin2_A[0] & ( !aluin1_A[1] & ( (aluin1_A[0] & !aluin2_A[1]) ) ) )

	.dataa(!aluin1_A[0]),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h00005050F0F05050;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N38
dffeas \regs[12][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( \wregval_M[4]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N37
dffeas \regs[9][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N24
cyclonev_lcell_comb \regs[8][4]~feeder (
// Equation(s):
// \regs[8][4]~feeder_combout  = ( \wregval_M[4]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][4]~feeder .extended_lut = "off";
defparam \regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N26
dffeas \regs[8][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N56
dffeas \regs[13][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[13][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[9][4]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][4]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[9][4]~q ) ) ) ) # ( \regs[13][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[8][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][4]~q )) ) ) ) # ( !\regs[13][4]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[8][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][4]~q )) ) ) )

	.dataa(!\regs[12][4]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][4]~q ),
	.datad(!\regs[8][4]~q ),
	.datae(!\regs[13][4]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N44
dffeas \regs[6][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N41
dffeas \regs[7][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \regs[3][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N39
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \regs[7][4]~q  & ( \regs[3][4]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][4]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][4]~q  & ( \regs[3][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[2][4]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[6][4]~q ))) ) ) ) # ( \regs[7][4]~q  & ( 
// !\regs[3][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][4]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\regs[6][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[7][4]~q  & ( !\regs[3][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][4]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[6][4]~q ),
	.datad(!\regs[2][4]~q ),
	.datae(!\regs[7][4]~q ),
	.dataf(!\regs[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \regs[15][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \regs[10][4]~feeder (
// Equation(s):
// \regs[10][4]~feeder_combout  = ( \wregval_M[4]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][4]~feeder .extended_lut = "off";
defparam \regs[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \regs[10][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N50
dffeas \regs[11][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N37
dffeas \regs[14][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N36
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[14][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][4]~q ) ) ) ) # ( !\regs[14][4]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[15][4]~q ) ) ) ) # ( \regs[14][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][4]~q ))) ) ) ) # ( !\regs[14][4]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][4]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][4]~q ),
	.datac(!\regs[10][4]~q ),
	.datad(!\regs[11][4]~q ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \regs[4][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N12
cyclonev_lcell_comb \regs[1][4]~feeder (
// Equation(s):
// \regs[1][4]~feeder_combout  = ( \wregval_M[4]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][4]~feeder .extended_lut = "off";
defparam \regs[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N14
dffeas \regs[1][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \regs[5][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N30
cyclonev_lcell_comb \regs[0][4]~feeder (
// Equation(s):
// \regs[0][4]~feeder_combout  = ( \wregval_M[4]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][4]~feeder .extended_lut = "off";
defparam \regs[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N32
dffeas \regs[0][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[5][4]~q  & ( \regs[0][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((\regs[1][4]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[4][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[5][4]~q  & ( \regs[0][4]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((\regs[1][4]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[4][4]~q ))) ) ) ) # ( \regs[5][4]~q  & ( !\regs[0][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][4]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[4][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) ) ) # 
// ( !\regs[5][4]~q  & ( !\regs[0][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][4]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[4][4]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][4]~q ),
	.datad(!\regs[1][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\regs[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N30
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux27~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux27~1_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux27~2_combout  ) ) 
// ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux27~0_combout  ) ) )

	.dataa(!\Mux27~1_combout ),
	.datab(!\Mux27~2_combout ),
	.datac(!\Mux27~3_combout ),
	.datad(!\Mux27~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \aluin1_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N49
dffeas \regs[4][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \regs[0][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N32
dffeas \regs[5][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N0
cyclonev_lcell_comb \regs[1][2]~feeder (
// Equation(s):
// \regs[1][2]~feeder_combout  = ( \wregval_M[2]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][2]~feeder .extended_lut = "off";
defparam \regs[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N2
dffeas \regs[1][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[5][2]~q  & ( \regs[1][2]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][2]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][2]~q  & ( \regs[1][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # 
// (\regs[0][2]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][2]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[5][2]~q  & ( !\regs[1][2]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[0][2]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[4][2]~q ))) ) ) ) # ( !\regs[5][2]~q  & ( !\regs[1][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][2]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[4][2]~q ),
	.datac(!\regs[0][2]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \regs[15][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \regs[10][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N38
dffeas \regs[11][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \regs[14][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[14][2]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][2]~q ) ) ) ) # ( !\regs[14][2]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[15][2]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[14][2]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][2]~q ))) ) ) ) # ( !\regs[14][2]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][2]~q ))) ) ) )

	.dataa(!\regs[15][2]~q ),
	.datab(!\regs[10][2]~q ),
	.datac(!\regs[11][2]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \regs[2][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N49
dffeas \regs[6][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \regs[7][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[7][2]~q  & ( \regs[3][2]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][2]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][2]~q  & ( \regs[3][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # 
// (\regs[2][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[6][2]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][2]~q  & ( !\regs[3][2]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][2]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[6][2]~q )))) ) ) ) # ( !\regs[7][2]~q  & ( !\regs[3][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][2]~q ))))) ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!\regs[6][2]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\regs[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( \wregval_M[2]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \regs[8][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N52
dffeas \regs[12][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N50
dffeas \regs[9][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N40
dffeas \regs[13][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[13][2]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[9][2]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][2]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[9][2]~q ) ) ) ) # ( \regs[13][2]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][2]~q ))) ) ) ) # ( !\regs[13][2]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][2]~q ))) ) ) )

	.dataa(!\regs[8][2]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][2]~q ),
	.datad(!\regs[9][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h4747474700CC33FF;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~2_combout  & ( \Mux29~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\Mux29~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux29~3_combout )))) ) ) ) # ( !\Mux29~2_combout  & ( \Mux29~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\Mux29~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \Mux29~3_combout )))) ) ) ) # ( \Mux29~2_combout  & ( !\Mux29~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux29~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux29~3_combout )))) ) ) ) # ( 
// !\Mux29~2_combout  & ( !\Mux29~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux29~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \Mux29~3_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~2_combout ),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \aluin1_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N41
dffeas \regs[12][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \regs[4][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N50
dffeas \regs[14][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N44
dffeas \regs[6][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N48
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[14][3]~q  & ( \regs[6][3]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][3]~q  & ( \regs[6][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[4][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[14][3]~q  & ( !\regs[6][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][3]~q  
// & ( !\regs[6][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[12][3]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][3]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\regs[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N14
dffeas \regs[2][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N33
cyclonev_lcell_comb \regs[0][3]~feeder (
// Equation(s):
// \regs[0][3]~feeder_combout  = ( \wregval_M[3]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][3]~feeder .extended_lut = "off";
defparam \regs[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N35
dffeas \regs[0][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N47
dffeas \regs[10][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N51
cyclonev_lcell_comb \regs[8][3]~feeder (
// Equation(s):
// \regs[8][3]~feeder_combout  = ( \wregval_M[3]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][3]~feeder .extended_lut = "off";
defparam \regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N53
dffeas \regs[8][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N45
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[10][3]~q  & ( \regs[8][3]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][3]~q  & ( \regs[8][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\regs[0][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[10][3]~q  & ( !\regs[8][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][3]~q  & 
// ( !\regs[8][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[2][3]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][3]~q ),
	.datac(!\regs[0][3]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\regs[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N56
dffeas \regs[9][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \regs[1][3]~feeder (
// Equation(s):
// \regs[1][3]~feeder_combout  = ( \wregval_M[3]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][3]~feeder .extended_lut = "off";
defparam \regs[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N38
dffeas \regs[1][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N56
dffeas \regs[3][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[11][3]~q  & ( \regs[3][3]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][3]~q  & ( \regs[3][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # 
// (\regs[1][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][3]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][3]~q  & ( !\regs[3][3]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[1][3]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[9][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( !\regs[3][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][3]~q )))) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!\regs[1][3]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\regs[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N45
cyclonev_lcell_comb \regs[15][3]~feeder (
// Equation(s):
// \regs[15][3]~feeder_combout  = ( \wregval_M[3]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][3]~feeder .extended_lut = "off";
defparam \regs[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N47
dffeas \regs[15][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \regs[13][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N32
dffeas \regs[7][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \regs[5][3]~feeder (
// Equation(s):
// \regs[5][3]~feeder_combout  = ( \wregval_M[3]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][3]~feeder .extended_lut = "off";
defparam \regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \regs[5][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[7][3]~q  & ( \regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][3]~q ))) ) ) ) # ( !\regs[7][3]~q  & ( \regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[13][3]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][3]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # 
// ( \regs[7][3]~q  & ( !\regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[13][3]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[15][3]~q ))) ) ) ) # ( !\regs[7][3]~q  & ( !\regs[5][3]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][3]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][3]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][3]~q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\regs[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N6
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~2_combout  & ( \Mux28~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux28~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux28~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux28~2_combout  & ( \Mux28~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  
// & ((\Mux28~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux28~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux28~2_combout  & ( !\Mux28~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux28~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux28~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux28~2_combout  & ( !\Mux28~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux28~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux28~1_combout )))) ) ) )

	.dataa(!\Mux28~1_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\Mux28~2_combout ),
	.dataf(!\Mux28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N7
dffeas \aluin1_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( aluin1_A[5] & ( aluin1_A[3] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[4])) # (aluin2_A[1] & ((aluin1_A[2])))) ) ) ) # ( !aluin1_A[5] & ( aluin1_A[3] & ( (!aluin2_A[1] & (aluin1_A[4] & (aluin2_A[0]))) # (aluin2_A[1] & 
// (((!aluin2_A[0]) # (aluin1_A[2])))) ) ) ) # ( aluin1_A[5] & ( !aluin1_A[3] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[4]))) # (aluin2_A[1] & (((aluin2_A[0] & aluin1_A[2])))) ) ) ) # ( !aluin1_A[5] & ( !aluin1_A[3] & ( (aluin2_A[0] & ((!aluin2_A[1] 
// & (aluin1_A[4])) # (aluin2_A[1] & ((aluin1_A[2]))))) ) ) )

	.dataa(!aluin1_A[4]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[2]),
	.datae(!aluin1_A[5]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \regs[0][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N2
dffeas \regs[4][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \regs[1][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N20
dffeas \regs[5][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[5][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][8]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][8]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[4][8]~q ) ) ) ) # ( \regs[5][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][8]~q ))) ) ) ) # ( !\regs[5][8]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][8]~q ))) ) ) )

	.dataa(!\regs[0][8]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][8]~q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N53
dffeas \regs[10][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \regs[14][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \regs[11][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[14][8]~q  & ( \regs[11][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[10][8]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[15][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( \regs[11][8]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[10][8]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][8]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[11][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & \regs[10][8]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[15][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( !\regs[11][8]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[10][8]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][8]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][8]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \regs[2][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( \wregval_M[8]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \regs[3][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \regs[6][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \regs[7][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[7][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[6][8]~q ) ) ) ) # ( !\regs[7][8]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[6][8]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][8]~q ))) ) ) ) # ( !\regs[7][8]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][8]~q ))) ) ) )

	.dataa(!\regs[2][8]~q ),
	.datab(!\regs[3][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][8]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h553355330F000FFF;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \regs[8][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N22
dffeas \regs[12][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \regs[13][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \regs[9][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[13][8]~q  & ( \regs[9][8]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][8]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][8]~q  & ( \regs[9][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[8][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][8]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[13][8]~q  & ( !\regs[9][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][8]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][8]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[13][8]~q 
//  & ( !\regs[9][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][8]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[12][8]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][8]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[12][8]~q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\regs[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h202A252F707A757F;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~2_combout  & ( \Mux23~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\Mux23~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux23~3_combout )))) ) ) ) # ( !\Mux23~2_combout  & ( \Mux23~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\Mux23~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\Mux23~3_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \Mux23~2_combout  & ( !\Mux23~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux23~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux23~3_combout )))) ) ) ) # ( 
// !\Mux23~2_combout  & ( !\Mux23~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux23~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\Mux23~3_combout  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\Mux23~0_combout ),
	.datab(!\Mux23~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\Mux23~2_combout ),
	.dataf(!\Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N52
dffeas \aluin1_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \regs[15][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \regs[5][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N49
dffeas \regs[13][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[7][9]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][9]~q ) ) ) ) # ( !\regs[7][9]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[15][9]~q  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][9]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][9]~q ))) ) ) ) # ( !\regs[7][9]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][9]~q ))) ) ) )

	.dataa(!\regs[15][9]~q ),
	.datab(!\regs[5][9]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][9]~q ),
	.datae(!\regs[7][9]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N14
dffeas \regs[3][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \regs[1][9]~feeder (
// Equation(s):
// \regs[1][9]~feeder_combout  = ( \wregval_M[9]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][9]~feeder .extended_lut = "off";
defparam \regs[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N47
dffeas \regs[1][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N2
dffeas \regs[11][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \regs[9][9]~feeder (
// Equation(s):
// \regs[9][9]~feeder_combout  = ( \wregval_M[9]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][9]~feeder .extended_lut = "off";
defparam \regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N41
dffeas \regs[9][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[11][9]~q  & ( \regs[9][9]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[1][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[3][9]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][9]~q  & ( \regs[9][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\regs[1][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[3][9]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[11][9]~q  & ( !\regs[9][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[1][9]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[3][9]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][9]~q  & 
// ( !\regs[9][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[1][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[3][9]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[3][9]~q ),
	.datac(!\regs[1][9]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\regs[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \regs[12][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \regs[4][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N14
dffeas \regs[6][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N44
dffeas \regs[14][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \regs[14][9]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[6][9]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][9]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[6][9]~q ) ) ) ) # ( \regs[14][9]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][9]~q )) ) ) ) # ( !\regs[14][9]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][9]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\regs[6][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N55
dffeas \regs[8][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \regs[2][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N37
dffeas \regs[10][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \regs[0][9]~feeder (
// Equation(s):
// \regs[0][9]~feeder_combout  = ( \wregval_M[9]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][9]~feeder .extended_lut = "off";
defparam \regs[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N20
dffeas \regs[0][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[10][9]~q  & ( \regs[0][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[8][9]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[2][9]~q )))) ) ) ) # ( !\regs[10][9]~q  & ( \regs[0][9]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[8][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[2][9]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[10][9]~q  & ( !\regs[0][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[8][9]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[2][9]~q )))) ) ) ) # ( !\regs[10][9]~q  
// & ( !\regs[0][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[8][9]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\regs[2][9]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[2][9]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\regs[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux22~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux22~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux22~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux22~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) 
// # (\Mux22~1_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux22~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux22~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux22~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux22~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  
// & \Mux22~1_combout ) ) ) )

	.dataa(!\Mux22~3_combout ),
	.datab(!\Mux22~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\Mux22~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \aluin1_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[6] ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[8] ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[7] ) ) ) # ( !aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[9] ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!aluin1_A[9]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[6]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h33330F0F555500FF;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \regs[3][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N28
dffeas \regs[2][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N2
dffeas \regs[6][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N44
dffeas \regs[7][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[6][12]~q  & ( \regs[7][12]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][12]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][12]~q  & ( \regs[7][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[2][12]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[3][12]~q ))) ) ) ) # ( \regs[6][12]~q  
// & ( !\regs[7][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[2][12]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[3][12]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[6][12]~q  & ( !\regs[7][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][12]~q )))) ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\regs[2][12]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][12]~q ),
	.dataf(!\regs[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas \regs[1][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N58
dffeas \regs[0][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \regs[4][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \regs[5][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[4][12]~q  & ( \regs[5][12]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][12]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][12]~q  & ( \regs[5][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[0][12]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[1][12]~q ))) ) ) ) # ( \regs[4][12]~q  
// & ( !\regs[5][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[0][12]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[1][12]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[4][12]~q  & ( !\regs[5][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][12]~q )))) ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[0][12]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][12]~q ),
	.dataf(!\regs[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \regs[14][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N49
dffeas \regs[11][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N34
dffeas \regs[10][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[11][12]~q  & ( \regs[10][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][12]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( \regs[10][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # ((\regs[14][12]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[15][12]~q ))) ) ) ) 
// # ( \regs[11][12]~q  & ( !\regs[10][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][12]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # ((\regs[15][12]~q )))) ) ) ) # ( !\regs[11][12]~q  & ( !\regs[10][12]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][12]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[15][12]~q ),
	.datad(!\regs[14][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\regs[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N52
dffeas \regs[9][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N55
dffeas \regs[13][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N28
dffeas \regs[8][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \regs[12][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[12][12]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[13][12]~q ) ) ) ) # ( !\regs[12][12]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\regs[13][12]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[12][12]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][12]~q )) ) ) ) # ( !\regs[12][12]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][12]~q )) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\regs[13][12]~q ),
	.datac(!\regs[8][12]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[12][12]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~3_combout  & ( \Mux51~1_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux51~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux51~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux51~3_combout  & ( \Mux51~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  
// & ((\Mux51~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux51~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux51~3_combout  & ( !\Mux51~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux51~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux51~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux51~3_combout  & ( !\Mux51~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux51~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux51~2_combout )))) ) ) )

	.dataa(!\Mux51~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\Mux51~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\Mux51~3_combout ),
	.dataf(!\Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N38
dffeas \RTval_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[12] .is_wysiwyg = "true";
defparam \RTval_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N41
dffeas \wmemval_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( aluin1_A[7] & ( aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[5]) ) ) ) # ( !aluin1_A[7] & ( aluin2_A[0] & ( (aluin2_A[1] & aluin1_A[5]) ) ) ) # ( aluin1_A[7] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & 
// ((aluin1_A[6]))) ) ) ) # ( !aluin1_A[7] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & ((aluin1_A[6]))) ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h447744770303CFCF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N30
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( aluin2_A[1] & ( aluin1_A[4] & ( (!aluin2_A[0] & ((aluin1_A[2]))) # (aluin2_A[0] & (aluin1_A[1])) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[4] & ( (!aluin2_A[0]) # (aluin1_A[3]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[4] & ( (!aluin2_A[0] 
// & ((aluin1_A[2]))) # (aluin2_A[0] & (aluin1_A[1])) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[4] & ( (aluin2_A[0] & aluin1_A[3]) ) ) )

	.dataa(!aluin1_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[2]),
	.datad(!aluin1_A[3]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( !aluin2_A[0] & ( aluin1_A[0] & ( !aluin2_A[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h00000000F0F00000;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \regs[4][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \regs[0][10]~feeder (
// Equation(s):
// \regs[0][10]~feeder_combout  = ( \wregval_M[10]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][10]~feeder .extended_lut = "off";
defparam \regs[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N55
dffeas \regs[0][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \regs[5][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N18
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[5][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[1][10]~q ) ) ) ) # ( !\regs[5][10]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[1][10]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[5][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][10]~q )) ) ) ) # ( !\regs[5][10]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][10]~q )) ) ) )

	.dataa(!\regs[1][10]~q ),
	.datab(!\regs[4][10]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[5][10]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N46
dffeas \regs[2][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N22
dffeas \regs[3][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N56
dffeas \regs[7][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \regs[6][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[7][10]~q  & ( \regs[6][10]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][10]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][10]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][10]~q  & ( \regs[6][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[2][10]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[7][10]~q  & ( !\regs[6][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][10]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][10]~q 
//  & ( !\regs[6][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][10]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((\regs[3][10]~q ))))) ) ) )

	.dataa(!\regs[2][10]~q ),
	.datab(!\regs[3][10]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\regs[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \regs[12][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N49
dffeas \regs[9][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \regs[8][10]~feeder (
// Equation(s):
// \regs[8][10]~feeder_combout  = ( \wregval_M[10]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][10]~feeder .extended_lut = "off";
defparam \regs[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \regs[8][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N43
dffeas \regs[13][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[13][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[12][10]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][10]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[12][10]~q ) ) ) ) # ( \regs[13][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][10]~q )) ) ) ) # ( !\regs[13][10]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][10]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][10]~q ),
	.datac(!\regs[9][10]~q ),
	.datad(!\regs[8][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N4
dffeas \regs[10][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N2
dffeas \regs[11][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \regs[15][10]~feeder (
// Equation(s):
// \regs[15][10]~feeder_combout  = ( \wregval_M[10]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][10]~feeder .extended_lut = "off";
defparam \regs[15][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N37
dffeas \regs[15][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \regs[14][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \regs[14][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][10]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][10]~q ))) ) ) ) # ( !\regs[14][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  
// & (\regs[11][10]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][10]~q ))) ) ) ) # ( \regs[14][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[10][10]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[10][10]~q ) ) 
// ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][10]~q ),
	.datac(!\regs[11][10]~q ),
	.datad(!\regs[15][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~3_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\Mux21~1_combout ) ) ) ) # ( !\Mux21~3_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\Mux21~1_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \Mux21~3_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux21~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux21~2_combout ))) ) ) ) # ( !\Mux21~3_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux21~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux21~2_combout ))) ) ) )

	.dataa(!\Mux21~0_combout ),
	.datab(!\Mux21~2_combout ),
	.datac(!\Mux21~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\Mux21~3_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h553355330F000FFF;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N40
dffeas \aluin1_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N37
dffeas \regs[4][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N56
dffeas \regs[14][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N28
dffeas \regs[12][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[6][11]~q  & ( \regs[12][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[4][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][11]~q )))) ) ) ) # ( !\regs[6][11]~q  & ( \regs[12][11]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[4][11]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[14][11]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[6][11]~q  & ( !\regs[12][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[4][11]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][11]~q )))) ) ) ) # ( 
// !\regs[6][11]~q  & ( !\regs[12][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[4][11]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[14][11]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[14][11]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][11]~q ),
	.dataf(!\regs[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \regs[5][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N40
dffeas \regs[15][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \regs[13][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N44
dffeas \regs[7][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[13][11]~q  & ( \regs[7][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[5][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][11]~q )))) ) ) ) # ( !\regs[13][11]~q  & ( \regs[7][11]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[5][11]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][11]~q )))) ) ) ) # ( \regs[13][11]~q  & ( !\regs[7][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[5][11]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][11]~q )))) ) ) ) # ( 
// !\regs[13][11]~q  & ( !\regs[7][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[5][11]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][11]~q )))) ) ) )

	.dataa(!\regs[5][11]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][11]~q ),
	.datae(!\regs[13][11]~q ),
	.dataf(!\regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N2
dffeas \regs[10][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N45
cyclonev_lcell_comb \regs[8][11]~feeder (
// Equation(s):
// \regs[8][11]~feeder_combout  = ( \wregval_M[11]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][11]~feeder .extended_lut = "off";
defparam \regs[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N46
dffeas \regs[8][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N14
dffeas \regs[2][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( \wregval_M[11]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N56
dffeas \regs[0][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[2][11]~q  & ( \regs[0][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][11]~q ))) ) ) ) # ( !\regs[2][11]~q  & ( \regs[0][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][11]~q )))) ) ) ) # ( \regs[2][11]~q  & ( !\regs[0][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][11]~q )))) ) ) ) # ( !\regs[2][11]~q  & ( !\regs[0][11]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][11]~q )))) ) ) )

	.dataa(!\regs[10][11]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[2][11]~q ),
	.dataf(!\regs[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N38
dffeas \regs[11][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( \wregval_M[11]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N16
dffeas \regs[9][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N50
dffeas \regs[3][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \regs[1][11]~feeder (
// Equation(s):
// \regs[1][11]~feeder_combout  = ( \wregval_M[11]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][11]~feeder .extended_lut = "off";
defparam \regs[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N35
dffeas \regs[1][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[3][11]~q  & ( \regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][11]~q ))) ) ) ) # ( !\regs[3][11]~q  & ( \regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[9][11]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][11]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) ) ) ) 
// # ( \regs[3][11]~q  & ( !\regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[9][11]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[11][11]~q ))) ) ) ) # ( !\regs[3][11]~q  & ( !\regs[1][11]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][11]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][11]~q )))) ) ) )

	.dataa(!\regs[11][11]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][11]~q ),
	.datae(!\regs[3][11]~q ),
	.dataf(!\regs[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~0_combout  & ( \Mux52~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux52~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux52~3_combout )))) ) ) ) # ( !\Mux52~0_combout  & ( \Mux52~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux52~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux52~3_combout ))))) ) ) ) # ( \Mux52~0_combout  & ( !\Mux52~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux52~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux52~3_combout ))))) ) ) ) # ( !\Mux52~0_combout  & ( !\Mux52~2_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux52~1_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux52~3_combout ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\Mux52~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\Mux52~3_combout ),
	.datae(!\Mux52~0_combout ),
	.dataf(!\Mux52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \RTval_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[11] .is_wysiwyg = "true";
defparam \RTval_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N35
dffeas \wmemval_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~5_combout  = !wmemval_M[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[51]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N14
dffeas \dmem_rtl_0_bypass[51] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N56
dffeas \dmem_rtl_0_bypass[52] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N9
cyclonev_lcell_comb \wregval_M[11]~72 (
// Equation(s):
// \wregval_M[11]~72_combout  = ( \Equal6~7_combout  & ( (!\ldmem_M~q  & (((memaddr_M[11])))) # (\ldmem_M~q  & (!\Equal6~6_combout  & (!\WideNor0~combout ))) ) ) # ( !\Equal6~7_combout  & ( (!\ldmem_M~q  & ((memaddr_M[11]))) # (\ldmem_M~q  & 
// (!\WideNor0~combout )) ) )

	.dataa(!\Equal6~6_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\WideNor0~combout ),
	.datad(!memaddr_M[11]),
	.datae(!\Equal6~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~72 .extended_lut = "off";
defparam \wregval_M[11]~72 .lut_mask = 64'h30FC20EC30FC20EC;
defparam \wregval_M[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  ) ) # ( !\WideOr2~0_combout  & ( \Mux51~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datac(!\Mux51~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h0F0F0F0F33333333;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N49
dffeas \aluin2_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (\Mux52~4_combout ) # (\WideOr2~0_combout ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (!\WideOr2~0_combout  & 
// \Mux52~4_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\Mux52~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \aluin2_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \imem_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\WideOr2~0_combout  & (\Mux56~4_combout )) # (\WideOr2~0_combout  & (((!\imem_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imem_rtl_0|auto_generated|ram_block1a47~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\WideOr2~0_combout  & (\Mux56~4_combout )) # (\WideOr2~0_combout  & (((\imem_rtl_0|auto_generated|address_reg_a [0] & 
// \imem_rtl_0|auto_generated|ram_block1a47~portadataout )))) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h4447444774777477;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \aluin2_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \imem_rtl_0|auto_generated|ram_block1a46~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (\Mux57~4_combout ) # (\WideOr2~0_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a46~portadataout  & 
// ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\WideOr2~0_combout  & ((\Mux57~4_combout ))) # (\WideOr2~0_combout  & (!\imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a46~portadataout  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\WideOr2~0_combout  & ((\Mux57~4_combout ))) # (\WideOr2~0_combout  & (\imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a46~portadataout  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\WideOr2~0_combout  & \Mux57~4_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\WideOr2~0_combout ),
	.datac(!\Mux57~4_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h0C0C1D1D2E2E3F3F;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \aluin2_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( !\WideOr2~0_combout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \Mux58~4_combout  ) ) ) # ( \WideOr2~0_combout  & ( !\imem_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a45~portadataout  & 
// \imem_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\WideOr2~0_combout  & ( !\imem_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \Mux58~4_combout  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(!\Mux58~4_combout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h333305053333F5F5;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \aluin2_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))
// \Add1~30  = CARRY(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N3
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add1~30  ))

	.dataa(!aluin1_A[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( aluin1_A[2] ) + ( aluin2_A[2] ) + ( \Add1~26  ))
// \Add1~82  = CARRY(( aluin1_A[2] ) + ( aluin2_A[2] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N9
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add1~82  ))

	.dataa(!aluin2_A[3]),
	.datab(!aluin1_A[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add1~86  ))
// \Add1~2  = CARRY(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N15
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add1~2  ))

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( aluin1_A[6] ) + ( aluin2_A[6] ) + ( \Add1~6  ))
// \Add1~90  = CARRY(( aluin1_A[6] ) + ( aluin2_A[6] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N21
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( aluin2_A[7] ) + ( aluin1_A[7] ) + ( \Add1~90  ))
// \Add1~10  = CARRY(( aluin2_A[7] ) + ( aluin1_A[7] ) + ( \Add1~90  ))

	.dataa(!aluin2_A[7]),
	.datab(gnd),
	.datac(!aluin1_A[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( aluin2_A[8] ) + ( aluin1_A[8] ) + ( \Add1~10  ))
// \Add1~114  = CARRY(( aluin2_A[8] ) + ( aluin1_A[8] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!aluin2_A[8]),
	.datac(!aluin1_A[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N27
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( aluin2_A[9] ) + ( aluin1_A[9] ) + ( \Add1~114  ))
// \Add1~94  = CARRY(( aluin2_A[9] ) + ( aluin1_A[9] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add1~94  ))
// \Add1~118  = CARRY(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[10]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N33
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add1~118  ))
// \Add1~122  = CARRY(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add1~118  ))

	.dataa(!aluin2_A[11]),
	.datab(gnd),
	.datac(!aluin1_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add1~122  ))
// \Add1~126  = CARRY(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(!aluin2_A[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( aluin2_A[13] ) + ( aluin1_A[13] ) + ( \Add1~126  ))
// \Add1~14  = CARRY(( aluin2_A[13] ) + ( aluin1_A[13] ) + ( \Add1~126  ))

	.dataa(!aluin2_A[13]),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( aluin2_A[14] ) + ( aluin1_A[14] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( aluin2_A[14] ) + ( aluin1_A[14] ) + ( \Add1~14  ))

	.dataa(!aluin2_A[14]),
	.datab(gnd),
	.datac(!aluin1_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !aluin1_A[0] $ (!aluin2_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~30  = CARRY(( !aluin1_A[0] $ (!aluin2_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~31  = SHARE((!aluin2_A[0]) # (aluin1_A[0]))

	.dataa(gnd),
	.datab(!aluin1_A[0]),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F3F300003C3C;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N3
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !aluin2_A[1] $ (aluin1_A[1]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !aluin2_A[1] $ (aluin1_A[1]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~27  = SHARE((!aluin2_A[1] & aluin1_A[1]))

	.dataa(!aluin2_A[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !aluin2_A[2] $ (aluin1_A[2]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~82  = CARRY(( !aluin2_A[2] $ (aluin1_A[2]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~83  = SHARE((!aluin2_A[2] & aluin1_A[2]))

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N9
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~87  = SHARE((!aluin2_A[3] & aluin1_A[3]))

	.dataa(!aluin2_A[3]),
	.datab(gnd),
	.datac(!aluin1_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~2  = CARRY(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~3  = SHARE((aluin1_A[4] & !aluin2_A[4]))

	.dataa(gnd),
	.datab(!aluin1_A[4]),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !aluin1_A[5] $ (aluin2_A[5]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !aluin1_A[5] $ (aluin2_A[5]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~7  = SHARE((aluin1_A[5] & !aluin2_A[5]))

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !aluin2_A[6] $ (aluin1_A[6]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~90  = CARRY(( !aluin2_A[6] $ (aluin1_A[6]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~91  = SHARE((!aluin2_A[6] & aluin1_A[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[6]),
	.datad(!aluin1_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N21
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !aluin1_A[7] $ (aluin2_A[7]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~10  = CARRY(( !aluin1_A[7] $ (aluin2_A[7]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~11  = SHARE((aluin1_A[7] & !aluin2_A[7]))

	.dataa(!aluin1_A[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000055000000AA55;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !aluin1_A[8] $ (aluin2_A[8]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~114  = CARRY(( !aluin1_A[8] $ (aluin2_A[8]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~115  = SHARE((aluin1_A[8] & !aluin2_A[8]))

	.dataa(gnd),
	.datab(!aluin1_A[8]),
	.datac(!aluin2_A[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !aluin2_A[9] $ (aluin1_A[9]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~94  = CARRY(( !aluin2_A[9] $ (aluin1_A[9]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~95  = SHARE((!aluin2_A[9] & aluin1_A[9]))

	.dataa(!aluin2_A[9]),
	.datab(gnd),
	.datac(!aluin1_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~118  = CARRY(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~119  = SHARE((!aluin2_A[10] & aluin1_A[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !aluin2_A[11] $ (aluin1_A[11]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( !aluin2_A[11] $ (aluin1_A[11]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~123  = SHARE((!aluin2_A[11] & aluin1_A[11]))

	.dataa(!aluin2_A[11]),
	.datab(gnd),
	.datac(!aluin1_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !aluin2_A[12] $ (aluin1_A[12]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~126  = CARRY(( !aluin2_A[12] $ (aluin1_A[12]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~127  = SHARE((!aluin2_A[12] & aluin1_A[12]))

	.dataa(gnd),
	.datab(!aluin2_A[12]),
	.datac(!aluin1_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !aluin2_A[13] $ (aluin1_A[13]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~14  = CARRY(( !aluin2_A[13] $ (aluin1_A[13]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~15  = SHARE((!aluin2_A[13] & aluin1_A[13]))

	.dataa(!aluin2_A[13]),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !aluin2_A[14] $ (aluin1_A[14]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( !aluin2_A[14] $ (aluin1_A[14]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~19  = SHARE((!aluin2_A[14] & aluin1_A[14]))

	.dataa(gnd),
	.datab(!aluin2_A[14]),
	.datac(!aluin1_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \Selector44~8 (
// Equation(s):
// \Selector44~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & ((\Add1~17_sumout ))) # (alufunc_A[3] & (\Add2~17_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin1_A[14]) # ((!aluin2_A[14])))) # 
// (alufunc_A[0] & (!aluin1_A[14] & (!aluin2_A[14]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin1_A[14]),
	.datac(!aluin2_A[14]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~17_sumout ),
	.datag(!\Add2~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~8 .extended_lut = "on";
defparam \Selector44~8 .lut_mask = 64'h000A17E8AA0A17E8;
defparam \Selector44~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N54
cyclonev_lcell_comb \regs[0][30]~feeder (
// Equation(s):
// \regs[0][30]~feeder_combout  = ( \wregval_M[30]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][30]~feeder .extended_lut = "off";
defparam \regs[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N55
dffeas \regs[0][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \regs[2][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \regs[1][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \regs[3][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[3][30]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[1][30]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][30]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[1][30]~q ) ) ) ) # ( \regs[3][30]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][30]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][30]~q ))) ) ) ) # ( !\regs[3][30]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][30]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][30]~q ))) ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!\regs[2][30]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[1][30]~q ),
	.datae(!\regs[3][30]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N50
dffeas \regs[9][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N32
dffeas \regs[11][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N18
cyclonev_lcell_comb \regs[10][30]~feeder (
// Equation(s):
// \regs[10][30]~feeder_combout  = ( \wregval_M[30]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][30]~feeder .extended_lut = "off";
defparam \regs[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \regs[10][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[11][30]~q  & ( \regs[10][30]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][30]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][30]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][30]~q  & ( \regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[8][30]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][30]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[11][30]~q  & ( !\regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][30]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][30]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[11][30]~q  & ( !\regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][30]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][30]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][30]~q ),
	.datac(!\regs[9][30]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\regs[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h220A225F770A775F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N26
dffeas \regs[5][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \regs[4][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N32
dffeas \regs[7][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N52
dffeas \regs[6][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[7][30]~q  & ( \regs[6][30]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][30]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][30]~q  & ( \regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((\regs[4][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][30]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[7][30]~q  & ( !\regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][30]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][30]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][30]~q  
// & ( !\regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[5][30]~q )))) ) ) )

	.dataa(!\regs[5][30]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][30]~q ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\regs[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N37
dffeas \regs[12][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \regs[15][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \regs[13][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N26
dffeas \regs[14][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[13][30]~q  & ( \regs[14][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[12][30]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][30]~q )))) ) ) ) # ( !\regs[13][30]~q  & ( \regs[14][30]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[12][30]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][30]~q )))) ) ) ) # ( \regs[13][30]~q  & ( !\regs[14][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[12][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[15][30]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( !\regs[13][30]~q  & ( !\regs[14][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[12][30]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[15][30]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][30]~q ),
	.dataf(!\regs[14][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h220522AF770577AF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~3_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\Mux1~2_combout ) ) ) ) # ( !\Mux1~3_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\Mux1~2_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \Mux1~3_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux1~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux1~1_combout ))) ) ) ) # ( !\Mux1~3_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux1~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux1~1_combout ))) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\Mux1~1_combout ),
	.datac(!\Mux1~2_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\Mux1~3_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h553355330F000FFF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \aluin1_A[30]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N27
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = (aluin2_A[3]) # (aluin2_A[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \ShiftLeft0~12_combout  & ( aluin2_A[4] & ( aluin1_A[31] ) ) ) # ( !\ShiftLeft0~12_combout  & ( aluin2_A[4] & ( (!aluin2_A[1] & ((!aluin2_A[0] & (\aluin1_A[30]~DUPLICATE_q )) # (aluin2_A[0] & ((aluin1_A[31]))))) # (aluin2_A[1] & 
// (((aluin1_A[31])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!\aluin1_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h00000000087F00FF;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \regs[12][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N4
dffeas \regs[4][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N31
dffeas \regs[14][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N50
dffeas \regs[6][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N48
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[6][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][21]~q ) ) ) ) # ( !\regs[6][21]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[14][21]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[6][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[4][21]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][21]~q )) ) ) ) # ( !\regs[6][21]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[4][21]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][21]~q )) ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\regs[4][21]~q ),
	.datac(!\regs[14][21]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N35
dffeas \regs[11][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N3
cyclonev_lcell_comb \regs[1][21]~feeder (
// Equation(s):
// \regs[1][21]~feeder_combout  = ( \wregval_M[21]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][21]~feeder .extended_lut = "off";
defparam \regs[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \regs[1][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N26
dffeas \regs[3][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[3][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[11][21]~q ) ) ) ) # ( !\regs[3][21]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[11][21]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[3][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][21]~q ))) ) ) ) # ( !\regs[3][21]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][21]~q ))) ) ) )

	.dataa(!\regs[11][21]~q ),
	.datab(!\regs[1][21]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[3][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \regs[0][21]~feeder (
// Equation(s):
// \regs[0][21]~feeder_combout  = ( \wregval_M[21]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][21]~feeder .extended_lut = "off";
defparam \regs[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N2
dffeas \regs[0][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \regs[8][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N59
dffeas \regs[10][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N2
dffeas \regs[2][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[2][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][21]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][21]~q ))) ) ) ) # ( !\regs[2][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[8][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][21]~q ))) ) ) ) # ( \regs[2][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[0][21]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[0][21]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][21]~q ),
	.datac(!\regs[8][21]~q ),
	.datad(!\regs[10][21]~q ),
	.datae(!\regs[2][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N22
dffeas \regs[5][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \regs[15][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N44
dffeas \regs[7][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N50
dffeas \regs[13][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[13][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][21]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][21]~q )) ) ) ) # ( !\regs[13][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[7][21]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][21]~q )) ) ) ) # ( \regs[13][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[5][21]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[5][21]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][21]~q ),
	.datac(!\regs[15][21]~q ),
	.datad(!\regs[7][21]~q ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~0_combout  & ( \Mux42~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\Mux42~2_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Mux42~1_combout ))) ) ) ) # ( !\Mux42~0_combout  & ( \Mux42~3_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux42~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Mux42~1_combout ))) ) ) ) # ( \Mux42~0_combout  & ( !\Mux42~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\Mux42~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux42~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) 
// ) ) # ( !\Mux42~0_combout  & ( !\Mux42~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux42~2_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux42~1_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\Mux42~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\Mux42~2_combout ),
	.datae(!\Mux42~0_combout ),
	.dataf(!\Mux42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N49
dffeas \RTval_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[21] .is_wysiwyg = "true";
defparam \RTval_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N55
dffeas \wmemval_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( aluin1_A[10] & ( aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[12])) # (aluin2_A[0] & ((aluin1_A[13]))) ) ) ) # ( !aluin1_A[10] & ( aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[12])) # (aluin2_A[0] & ((aluin1_A[13]))) ) ) ) # ( 
// aluin1_A[10] & ( !aluin2_A[1] & ( (!aluin2_A[0]) # (aluin1_A[11]) ) ) ) # ( !aluin1_A[10] & ( !aluin2_A[1] & ( (aluin2_A[0] & aluin1_A[11]) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[12]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[13]),
	.datae(!aluin1_A[10]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h0505AFAF22772277;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N0
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( aluin1_A[5] & ( aluin1_A[3] & ( ((!aluin2_A[1] & ((aluin1_A[2]))) # (aluin2_A[1] & (aluin1_A[4]))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[5] & ( aluin1_A[3] & ( (!aluin2_A[1] & (((aluin1_A[2]) # (aluin2_A[0])))) # (aluin2_A[1] & 
// (aluin1_A[4] & (!aluin2_A[0]))) ) ) ) # ( aluin1_A[5] & ( !aluin1_A[3] & ( (!aluin2_A[1] & (((!aluin2_A[0] & aluin1_A[2])))) # (aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[4]))) ) ) ) # ( !aluin1_A[5] & ( !aluin1_A[3] & ( (!aluin2_A[0] & ((!aluin2_A[1] & 
// ((aluin1_A[2]))) # (aluin2_A[1] & (aluin1_A[4])))) ) ) )

	.dataa(!aluin1_A[4]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[2]),
	.datae(!aluin1_A[5]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N10
dffeas \regs[10][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N55
dffeas \regs[14][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \regs[11][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[11][16]~q  & ( \regs[15][16]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][16]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][16]~q  & ( \regs[15][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][16]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[14][16]~q )))) ) ) ) # ( 
// \regs[11][16]~q  & ( !\regs[15][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[10][16]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[14][16]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][16]~q  & ( !\regs[15][16]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][16]~q ))))) ) ) )

	.dataa(!\regs[10][16]~q ),
	.datab(!\regs[14][16]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \regs[1][16]~feeder (
// Equation(s):
// \regs[1][16]~feeder_combout  = ( \wregval_M[16]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][16]~feeder .extended_lut = "off";
defparam \regs[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N10
dffeas \regs[1][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N56
dffeas \regs[5][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N14
dffeas \regs[4][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N47
dffeas \regs[0][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[4][16]~q  & ( \regs[0][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[1][16]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[5][16]~q )))) ) ) ) # ( !\regs[4][16]~q  & ( \regs[0][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[1][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[5][16]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[4][16]~q  & ( !\regs[0][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[1][16]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][16]~q )))) ) ) ) # ( !\regs[4][16]~q  & ( !\regs[0][16]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[1][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[5][16]~q ))))) ) ) )

	.dataa(!\regs[1][16]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[5][16]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\regs[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \regs[9][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N22
dffeas \regs[8][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \regs[12][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N40
dffeas \regs[13][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N24
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[12][16]~q  & ( \regs[13][16]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][16]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[12][16]~q  & ( \regs[13][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[8][16]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[9][16]~q ))) ) ) ) # ( \regs[12][16]~q  
// & ( !\regs[13][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[8][16]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[9][16]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[12][16]~q  & ( !\regs[13][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][16]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][16]~q ),
	.datac(!\regs[8][16]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[12][16]~q ),
	.dataf(!\regs[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \regs[7][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N46
dffeas \regs[3][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N16
dffeas \regs[2][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \regs[6][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[6][16]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][16]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][16]~q )) ) ) ) # ( !\regs[6][16]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[3][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][16]~q )) ) ) ) # ( \regs[6][16]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[2][16]~q ) ) ) ) # ( !\regs[6][16]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][16]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[7][16]~q ),
	.datab(!\regs[3][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][16]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux47~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux47~3_combout )) ) ) ) # ( !\Mux47~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  
// & ((\Mux47~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux47~3_combout )) ) ) ) # ( \Mux47~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\Mux47~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux47~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \Mux47~0_combout ) 
// ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\Mux47~3_combout ),
	.datac(!\Mux47~0_combout ),
	.datad(!\Mux47~1_combout ),
	.datae(!\Mux47~2_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N43
dffeas \RTval_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux47~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[16] .is_wysiwyg = "true";
defparam \RTval_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N47
dffeas \wmemval_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N16
dffeas \dmem_rtl_0_bypass[61] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \Selector55~7 (
// Equation(s):
// \Selector55~7_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add1~85_sumout ))) # (alufunc_A[3] & (\Add2~85_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin1_A[3] & ((!alufunc_A[0]) # ((!aluin2_A[3])))) # (aluin1_A[3] 
// & (!alufunc_A[0] & (!aluin2_A[3]))))) ) )

	.dataa(!aluin1_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[3]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~85_sumout ),
	.datag(!\Add2~85_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~7 .extended_lut = "on";
defparam \Selector55~7 .lut_mask = 64'h000C17E8CC0C17E8;
defparam \Selector55~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( aluin2_A[3] & ( !aluin1_A[3] $ (alufunc_A[3]) ) ) # ( !aluin2_A[3] & ( !aluin1_A[3] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[3]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( alufunc_A[2] & ( (alufunc_A[1] & (\Selector55~2_combout  & (!alufunc_A[0] & \Selector56~0_combout ))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector55~2_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'h0000000000100010;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\Decoder1~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a56~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\Decoder1~0_combout  & \imem_rtl_0|auto_generated|ram_block1a56~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\Decoder1~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0101010123232323;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N14
dffeas \alufunc_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[6] .is_wysiwyg = "true";
defparam \alufunc_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (\Decoder1~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a57~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a57~portadataout  & \Decoder1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N20
dffeas \alufunc_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[7] .is_wysiwyg = "true";
defparam \alufunc_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N6
cyclonev_lcell_comb \Selector56~7 (
// Equation(s):
// \Selector56~7_combout  = ( !alufunc_A[7] & ( !alufunc_A[6] ) )

	.dataa(gnd),
	.datab(!alufunc_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~7 .extended_lut = "off";
defparam \Selector56~7 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Selector56~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \regs[10][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N58
dffeas \regs[15][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N55
dffeas \regs[11][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N2
dffeas \regs[14][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N0
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[14][22]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][22]~q ) ) ) ) # ( !\regs[14][22]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[15][22]~q ) ) ) ) # ( \regs[14][22]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][22]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][22]~q ),
	.datac(!\regs[15][22]~q ),
	.datad(!\regs[11][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N43
dffeas \regs[9][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \regs[8][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \regs[13][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N8
dffeas \regs[12][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[13][22]~q  & ( \regs[12][22]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][22]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][22]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][22]~q  & ( \regs[12][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) 
// # (\regs[8][22]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][22]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[13][22]~q  & ( !\regs[12][22]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[8][22]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[9][22]~q ))) ) ) ) # ( !\regs[13][22]~q  & ( !\regs[12][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][22]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][22]~q )))) ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][22]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][22]~q ),
	.dataf(!\regs[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N38
dffeas \regs[2][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \regs[3][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N32
dffeas \regs[7][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N28
dffeas \regs[6][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[7][22]~q  & ( \regs[6][22]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][22]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][22]~q  & ( \regs[6][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[2][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][22]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[7][22]~q  & ( !\regs[6][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][22]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][22]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][22]~q 
//  & ( !\regs[6][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((\regs[3][22]~q ))))) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!\regs[3][22]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\regs[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( \wregval_M[22]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \regs[0][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N49
dffeas \regs[4][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N18
cyclonev_lcell_comb \regs[1][22]~feeder (
// Equation(s):
// \regs[1][22]~feeder_combout  = ( \wregval_M[22]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][22]~feeder .extended_lut = "off";
defparam \regs[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N20
dffeas \regs[1][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N27
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[5][22]~q  & ( \regs[1][22]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][22]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][22]~q  & ( \regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[0][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][22]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[5][22]~q  & ( !\regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][22]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][22]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[5][22]~q 
//  & ( !\regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[4][22]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][22]~q ),
	.datac(!\regs[4][22]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h220A225F770A775F;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N42
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux9~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux9~3_combout )) ) ) ) # ( !\Mux9~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\Mux9~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux9~3_combout )) ) ) ) # ( \Mux9~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\Mux9~2_combout ) ) ) ) # ( !\Mux9~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// \Mux9~2_combout ) ) ) )

	.dataa(!\Mux9~3_combout ),
	.datab(!\Mux9~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\Mux9~2_combout ),
	.datae(!\Mux9~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N43
dffeas \aluin1_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N38
dffeas \dmem_rtl_0_bypass[70] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \regs[0][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N16
dffeas \regs[5][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \regs[4][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N18
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[4][20]~q  & ( \regs[1][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[0][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][20]~q )))) ) ) ) # ( !\regs[4][20]~q  & ( \regs[1][20]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[0][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[5][20]~q )))) ) ) ) # ( \regs[4][20]~q  & ( !\regs[1][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[0][20]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][20]~q )))) ) ) ) # ( !\regs[4][20]~q 
//  & ( !\regs[1][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[0][20]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[5][20]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][20]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[5][20]~q ),
	.datae(!\regs[4][20]~q ),
	.dataf(!\regs[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N54
cyclonev_lcell_comb \regs[3][20]~feeder (
// Equation(s):
// \regs[3][20]~feeder_combout  = ( \wregval_M[20]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][20]~feeder .extended_lut = "off";
defparam \regs[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N55
dffeas \regs[3][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( \wregval_M[20]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N49
dffeas \regs[2][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N14
dffeas \regs[6][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N8
dffeas \regs[7][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[6][20]~q  & ( \regs[7][20]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][20]~q  & ( \regs[7][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[2][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][20]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[6][20]~q  & ( !\regs[7][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][20]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[6][20]~q  
// & ( !\regs[7][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[3][20]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[3][20]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][20]~q ),
	.datae(!\regs[6][20]~q ),
	.dataf(!\regs[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N52
dffeas \regs[15][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N38
dffeas \regs[14][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \regs[11][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N28
dffeas \regs[10][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N30
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \regs[11][20]~q  & ( \regs[10][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][20]~q ))) ) ) ) # ( !\regs[11][20]~q  & ( \regs[10][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][20]~q )))) ) ) ) # ( \regs[11][20]~q  & ( !\regs[10][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][20]~q )))) ) ) ) # ( !\regs[11][20]~q  & ( !\regs[10][20]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[14][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][20]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][20]~q ),
	.datac(!\regs[14][20]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\regs[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \regs[8][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = ( \wregval_M[20]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N16
dffeas \regs[9][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N50
dffeas \regs[12][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N32
dffeas \regs[13][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[12][20]~q  & ( \regs[13][20]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][20]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[12][20]~q  & ( \regs[13][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[8][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][20]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[12][20]~q  & ( !\regs[13][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][20]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][20]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[12][20]~q  & ( !\regs[13][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][20]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][20]~q ))))) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][20]~q ),
	.datae(!\regs[12][20]~q ),
	.dataf(!\regs[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N48
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux43~2_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux43~3_combout ))) ) ) ) # ( !\Mux43~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout 
//  & (\Mux43~2_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux43~3_combout ))) ) ) ) # ( \Mux43~1_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux43~0_combout ) ) ) ) # ( !\Mux43~1_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\Mux43~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux43~0_combout ),
	.datab(!\Mux43~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Mux43~3_combout ),
	.datae(!\Mux43~1_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N49
dffeas \RTval_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[20] .is_wysiwyg = "true";
defparam \RTval_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N53
dffeas \wmemval_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N38
dffeas \dmem_rtl_0_bypass[69] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N33
cyclonev_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = ( !\ShiftRight0~6_combout  & ( alufunc_A[0] & ( (alufunc_A[5] & (!alufunc_A[1] & (!alufunc_A[2] & \Selector58~0_combout ))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!\Selector58~0_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~7 .extended_lut = "off";
defparam \Selector27~7 .lut_mask = 64'h0000000000400000;
defparam \Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux43~4_combout  ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux43~4_combout  & ( !\WideOr2~0_combout  ) ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\Mux43~4_combout  & ( \WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(!\Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h00003333CCCCFFFF;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N49
dffeas \aluin2_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20] .is_wysiwyg = "true";
defparam \aluin2_A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( aluin1_A[20] & ( aluin2_A[20] & ( alufunc_A[3] ) ) ) # ( !aluin1_A[20] & ( aluin2_A[20] & ( !alufunc_A[3] ) ) ) # ( aluin1_A[20] & ( !aluin2_A[20] & ( !alufunc_A[3] ) ) ) # ( !aluin1_A[20] & ( !aluin2_A[20] & ( alufunc_A[3] ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(!aluin1_A[20]),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \Selector38~1_combout  & ( (alufunc_A[2] & (alufunc_A[1] & (\Selector56~0_combout  & !alufunc_A[0]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h0000000001000100;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N54
cyclonev_lcell_comb \regs[12][19]~feeder (
// Equation(s):
// \regs[12][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][19]~feeder .extended_lut = "off";
defparam \regs[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N55
dffeas \regs[12][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N14
dffeas \regs[6][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \regs[14][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N49
dffeas \regs[4][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[14][19]~q  & ( \regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # ((\regs[12][19]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[6][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[14][19]~q  & ( \regs[4][19]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # ((\regs[12][19]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[6][19]~q )))) ) ) ) # ( \regs[14][19]~q  & ( !\regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][19]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[6][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # 
// ( !\regs[14][19]~q  & ( !\regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][19]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[6][19]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][19]~q ),
	.datad(!\regs[6][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\regs[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \regs[1][19]~feeder (
// Equation(s):
// \regs[1][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][19]~feeder .extended_lut = "off";
defparam \regs[1][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N4
dffeas \regs[1][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N53
dffeas \regs[3][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \regs[9][19]~feeder (
// Equation(s):
// \regs[9][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][19]~feeder .extended_lut = "off";
defparam \regs[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N37
dffeas \regs[9][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N8
dffeas \regs[11][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[11][19]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[9][19]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][19]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[9][19]~q ) ) ) ) # ( \regs[11][19]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][19]~q ))) ) ) ) # ( !\regs[11][19]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][19]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[1][19]~q ),
	.datac(!\regs[3][19]~q ),
	.datad(!\regs[9][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \regs[0][19]~feeder (
// Equation(s):
// \regs[0][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][19]~feeder .extended_lut = "off";
defparam \regs[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N26
dffeas \regs[0][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \regs[8][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N37
dffeas \regs[2][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \regs[10][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[10][19]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[8][19]~q ) ) ) ) # ( !\regs[10][19]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[8][19]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[10][19]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][19]~q ))) ) ) ) # ( !\regs[10][19]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][19]~q ))) ) ) )

	.dataa(!\regs[0][19]~q ),
	.datab(!\regs[8][19]~q ),
	.datac(!\regs[2][19]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \regs[13][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N34
dffeas \regs[7][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( \wregval_M[19]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \regs[5][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[7][19]~q  & ( \regs[5][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][19]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][19]~q ))) ) ) ) # ( !\regs[7][19]~q  & ( \regs[5][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][19]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][19]~q )))) ) ) ) # ( \regs[7][19]~q  & ( !\regs[5][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][19]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][19]~q )))) ) ) ) # ( !\regs[7][19]~q  & ( !\regs[5][19]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[13][19]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[15][19]~q )))) ) ) )

	.dataa(!\regs[15][19]~q ),
	.datab(!\regs[13][19]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][19]~q ),
	.dataf(!\regs[5][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \Mux12~3_combout  & ( (\Mux12~1_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \Mux12~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux12~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\Mux12~2_combout )) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\Mux12~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \Mux12~1_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\Mux12~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux12~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\Mux12~2_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\Mux12~1_combout ),
	.datac(!\Mux12~2_combout ),
	.datad(!\Mux12~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.dataf(!\Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h05AF222205AF7777;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N46
dffeas \aluin1_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( alufunc_A[3] & ( !aluin1_A[19] $ (aluin2_A[19]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[19] $ (!aluin2_A[19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[19]),
	.datad(!aluin2_A[19]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N21
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \Selector56~0_combout  & ( (\Selector39~1_combout  & (!alufunc_A[0] & (alufunc_A[1] & alufunc_A[2]))) ) )

	.dataa(!\Selector39~1_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h0000000000040004;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( aluin2_A[1] & ( aluin1_A[13] & ( (!aluin2_A[0]) # (aluin1_A[12]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[13] & ( (!aluin2_A[0] & ((aluin1_A[15]))) # (aluin2_A[0] & (aluin1_A[14])) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[13] & ( 
// (aluin1_A[12] & aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[13] & ( (!aluin2_A[0] & ((aluin1_A[15]))) # (aluin2_A[0] & (aluin1_A[14])) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[14]),
	.datad(!aluin1_A[15]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N42
cyclonev_lcell_comb \wregval_M[18]~46 (
// Equation(s):
// \wregval_M[18]~46_combout  = ( !\ldmem_M~q  & ( \WideNor0~combout  & ( memaddr_M[18] ) ) ) # ( \ldmem_M~q  & ( !\WideNor0~combout  & ( (!\Equal6~7_combout ) # (!\Equal6~6_combout ) ) ) ) # ( !\ldmem_M~q  & ( !\WideNor0~combout  & ( memaddr_M[18] ) ) )

	.dataa(!\Equal6~7_combout ),
	.datab(!\Equal6~6_combout ),
	.datac(!memaddr_M[18]),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~46 .extended_lut = "off";
defparam \wregval_M[18]~46 .lut_mask = 64'h0F0FEEEE0F0F0000;
defparam \wregval_M[18]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N20
dffeas \dmem_rtl_0_bypass[66] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \regs[1][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N37
dffeas \regs[5][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N49
dffeas \regs[4][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[4][18]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][18]~q ) ) ) ) # ( !\regs[4][18]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\regs[5][18]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[4][18]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][18]~q )) ) ) ) # ( !\regs[4][18]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][18]~q )) ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\regs[5][18]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][18]~q ),
	.datae(!\regs[4][18]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \regs[13][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \regs[8][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N55
dffeas \regs[12][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \regs[9][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N54
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[12][18]~q  & ( \regs[9][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][18]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][18]~q ))) ) ) ) # ( !\regs[12][18]~q  & ( \regs[9][18]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][18]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][18]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[12][18]~q  & ( !\regs[9][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  
// & \regs[8][18]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][18]~q ))) ) ) ) # ( !\regs[12][18]~q  & ( !\regs[9][18]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[8][18]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][18]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\regs[13][18]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][18]~q ),
	.datae(!\regs[12][18]~q ),
	.dataf(!\regs[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N30
cyclonev_lcell_comb \regs[10][18]~feeder (
// Equation(s):
// \regs[10][18]~feeder_combout  = ( \wregval_M[18]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][18]~feeder .extended_lut = "off";
defparam \regs[10][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \regs[10][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \regs[15][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N20
dffeas \regs[11][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N14
dffeas \regs[14][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[11][18]~q  & ( \regs[14][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[10][18]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[15][18]~q )))) ) ) ) # ( !\regs[11][18]~q  & ( \regs[14][18]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][18]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[15][18]~q )))) ) ) ) # ( \regs[11][18]~q  & ( !\regs[14][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[10][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[15][18]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( !\regs[11][18]~q  & ( !\regs[14][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][18]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[15][18]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\regs[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h220522AF770577AF;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N4
dffeas \regs[2][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \regs[7][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \regs[6][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N16
dffeas \regs[3][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[6][18]~q  & ( \regs[3][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[2][18]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[7][18]~q )))) ) ) ) # ( !\regs[6][18]~q  & ( \regs[3][18]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][18]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[7][18]~q )))) ) ) ) # ( \regs[6][18]~q  & ( !\regs[3][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[2][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[7][18]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( !\regs[6][18]~q  & ( !\regs[3][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][18]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[7][18]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][18]~q ),
	.datac(!\regs[7][18]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][18]~q ),
	.dataf(!\regs[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h220522AF770577AF;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux45~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux45~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux45~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux45~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\Mux45~1_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux45~2_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux45~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux45~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux45~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\Mux45~1_combout ))) ) ) )

	.dataa(!\Mux45~0_combout ),
	.datab(!\Mux45~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Mux45~3_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(!\Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \RTval_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux45~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[18] .is_wysiwyg = "true";
defparam \RTval_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N2
dffeas \wmemval_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N26
dffeas \dmem_rtl_0_bypass[65] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N3
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( aluin2_A[2] & ( (!aluin2_A[3] & \ShiftLeft0~0_combout ) ) ) # ( !aluin2_A[2] & ( (!aluin2_A[3] & \ShiftLeft0~1_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( \Selector43~0_combout  & ( \ShiftLeft0~2_combout  & ( (\Selector58~0_combout  & (!alufunc_A[2] & (alufunc_A[5] & !alufunc_A[1]))) ) ) )

	.dataa(!\Selector58~0_combout ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[1]),
	.datae(!\Selector43~0_combout ),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'h0000000000000400;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( aluin2_A[4] & ( !alufunc_A[3] $ (aluin1_A[4]) ) ) # ( !aluin2_A[4] & ( !alufunc_A[3] $ (!aluin1_A[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!aluin1_A[4]),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( \Selector54~2_combout  & ( (\Selector56~0_combout  & (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[2]))) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'h0000000000100010;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( aluin2_A[1] & ( aluin1_A[13] & ( (!aluin2_A[0] & (aluin1_A[14])) # (aluin2_A[0] & ((aluin1_A[15]))) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[13] & ( (aluin2_A[0]) # (aluin1_A[12]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[13] & ( 
// (!aluin2_A[0] & (aluin1_A[14])) # (aluin2_A[0] & ((aluin1_A[15]))) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[13] & ( (aluin1_A[12] & !aluin2_A[0]) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[14]),
	.datad(!aluin1_A[15]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h44440C3F77770C3F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( aluin2_A[1] & ( aluin1_A[9] & ( (!aluin2_A[0] & (aluin1_A[10])) # (aluin2_A[0] & ((aluin1_A[11]))) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[9] & ( (aluin1_A[8]) # (aluin2_A[0]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[9] & ( 
// (!aluin2_A[0] & (aluin1_A[10])) # (aluin2_A[0] & ((aluin1_A[11]))) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[9] & ( (!aluin2_A[0] & aluin1_A[8]) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[8]),
	.datad(!aluin1_A[11]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( aluin1_A[6] & ( aluin1_A[4] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & ((aluin1_A[5]))) # (aluin2_A[1] & (aluin1_A[7]))) ) ) ) # ( !aluin1_A[6] & ( aluin1_A[4] & ( (!aluin2_A[0] & (!aluin2_A[1])) # (aluin2_A[0] & ((!aluin2_A[1] & 
// ((aluin1_A[5]))) # (aluin2_A[1] & (aluin1_A[7])))) ) ) ) # ( aluin1_A[6] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (aluin2_A[1])) # (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[5]))) # (aluin2_A[1] & (aluin1_A[7])))) ) ) ) # ( !aluin1_A[6] & ( !aluin1_A[4] & ( 
// (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[5]))) # (aluin2_A[1] & (aluin1_A[7])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[5]),
	.datae(!aluin1_A[6]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \ShiftRight0~14_combout  & ( aluin2_A[2] & ( (aluin2_A[3]) # (\ShiftRight0~12_combout ) ) ) ) # ( !\ShiftRight0~14_combout  & ( aluin2_A[2] & ( (\ShiftRight0~12_combout  & !aluin2_A[3]) ) ) ) # ( \ShiftRight0~14_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftRight0~11_combout ))) # (aluin2_A[3] & (\ShiftRight0~13_combout )) ) ) ) # ( !\ShiftRight0~14_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftRight0~11_combout ))) # (aluin2_A[3] & (\ShiftRight0~13_combout )) 
// ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N20
dffeas \aluin1_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N40
dffeas \regs[9][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N43
dffeas \regs[15][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \regs[11][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \regs[13][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N12
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[11][29]~q  & ( \regs[13][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[9][29]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][29]~q )))) ) ) ) # ( !\regs[11][29]~q  & ( \regs[13][29]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[9][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][29]~q )))) ) ) ) # ( \regs[11][29]~q  & ( !\regs[13][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[9][29]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][29]~q )))) ) ) ) # ( !\regs[11][29]~q  
// & ( !\regs[13][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[9][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][29]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][29]~q ),
	.datad(!\regs[15][29]~q ),
	.datae(!\regs[11][29]~q ),
	.dataf(!\regs[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N13
dffeas \regs[6][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N57
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( \wregval_M[29]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N58
dffeas \regs[0][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \regs[4][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N18
cyclonev_lcell_comb \regs[2][29]~feeder (
// Equation(s):
// \regs[2][29]~feeder_combout  = ( \wregval_M[29]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][29]~feeder .extended_lut = "off";
defparam \regs[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \regs[2][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N24
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[4][29]~q  & ( \regs[2][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[0][29]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[6][29]~q ))) ) ) ) # ( !\regs[4][29]~q  & ( \regs[2][29]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[0][29]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[6][29]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[4][29]~q  & ( !\regs[2][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[0][29]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[6][29]~q ))) ) ) ) # ( !\regs[4][29]~q 
//  & ( !\regs[2][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[0][29]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[6][29]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[6][29]~q ),
	.datab(!\regs[0][29]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][29]~q ),
	.dataf(!\regs[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N15
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( \wregval_M[29]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N16
dffeas \regs[8][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N35
dffeas \regs[14][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N55
dffeas \regs[10][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N27
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[12][29]~q  & ( \regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[8][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[14][29]~q )))) ) ) ) # ( !\regs[12][29]~q  & ( \regs[10][29]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[8][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[14][29]~q )))) ) ) ) # ( \regs[12][29]~q  & ( !\regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[8][29]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[14][29]~q )))) ) ) ) # ( 
// !\regs[12][29]~q  & ( !\regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[8][29]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[14][29]~q )))) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[14][29]~q ),
	.datae(!\regs[12][29]~q ),
	.dataf(!\regs[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \regs[7][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N10
dffeas \regs[3][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N26
dffeas \regs[5][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N42
cyclonev_lcell_comb \regs[1][29]~feeder (
// Equation(s):
// \regs[1][29]~feeder_combout  = ( \wregval_M[29]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][29]~feeder .extended_lut = "off";
defparam \regs[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N43
dffeas \regs[1][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N24
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[5][29]~q  & ( \regs[1][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][29]~q ))) ) ) ) # ( !\regs[5][29]~q  & ( \regs[1][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][29]~q )))) ) ) ) # ( \regs[5][29]~q  & ( !\regs[1][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][29]~q )))) ) ) ) # ( !\regs[5][29]~q  & ( !\regs[1][29]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][29]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[7][29]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[3][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\regs[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux34~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux34~2_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux34~1_combout  ) ) 
// ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux34~0_combout  ) ) )

	.dataa(!\Mux34~3_combout ),
	.datab(!\Mux34~0_combout ),
	.datac(!\Mux34~1_combout ),
	.datad(!\Mux34~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux34~4_combout  ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux34~4_combout  & ( !\WideOr2~0_combout  ) ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\Mux34~4_combout  & ( \WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(!\Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h00003333CCCCFFFF;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \aluin2_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29] .is_wysiwyg = "true";
defparam \aluin2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( aluin1_A[29] & ( !alufunc_A[3] $ (aluin2_A[29]) ) ) # ( !aluin1_A[29] & ( !alufunc_A[3] $ (!aluin2_A[29]) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!aluin2_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( !aluin2_A[3] & ( (!aluin2_A[1] & !aluin2_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'hF000F00000000000;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( aluin1_A[30] & ( (aluin2_A[0]) # (aluin1_A[29]) ) ) # ( !aluin1_A[30] & ( (aluin1_A[29] & !aluin2_A[0]) ) )

	.dataa(gnd),
	.datab(!aluin1_A[29]),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h303030303F3F3F3F;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( aluin1_A[31] & ( \ShiftRight0~6_combout  & ( !alufunc_A[0] ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~6_combout  & ( (!alufunc_A[0] & ((!\Selector45~2_combout ) # ((\ShiftRight0~32_combout ) # (aluin2_A[4])))) ) ) ) # ( 
// !aluin1_A[31] & ( !\ShiftRight0~6_combout  & ( (\Selector45~2_combout  & (!alufunc_A[0] & (!aluin2_A[4] & \ShiftRight0~32_combout ))) ) ) )

	.dataa(!\Selector45~2_combout ),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h00408CCC0000CCCC;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( aluin1_A[18] & ( aluin1_A[19] & ( ((!aluin2_A[0] & (aluin1_A[21])) # (aluin2_A[0] & ((aluin1_A[20])))) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[21])) # (aluin2_A[0] 
// & ((aluin1_A[20]))))) # (aluin2_A[1] & (((!aluin2_A[0])))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[19] & ( (!aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[21])) # (aluin2_A[0] & ((aluin1_A[20]))))) # (aluin2_A[1] & (((aluin2_A[0])))) ) ) ) # ( !aluin1_A[18] & ( 
// !aluin1_A[19] & ( (!aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[21])) # (aluin2_A[0] & ((aluin1_A[20]))))) ) ) )

	.dataa(!aluin1_A[21]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N49
dffeas \regs[15][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \regs[7][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N49
dffeas \regs[13][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[13][23]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][23]~q ) ) ) ) # ( !\regs[13][23]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][23]~q ) ) ) ) # ( \regs[13][23]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][23]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[7][23]~q ))) ) ) ) # ( !\regs[13][23]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][23]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[7][23]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][23]~q ),
	.datac(!\regs[5][23]~q ),
	.datad(!\regs[7][23]~q ),
	.datae(!\regs[13][23]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \regs[8][23]~feeder (
// Equation(s):
// \regs[8][23]~feeder_combout  = ( \wregval_M[23]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][23]~feeder .extended_lut = "off";
defparam \regs[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \regs[8][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N45
cyclonev_lcell_comb \regs[0][23]~feeder (
// Equation(s):
// \regs[0][23]~feeder_combout  = ( \wregval_M[23]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][23]~feeder .extended_lut = "off";
defparam \regs[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N46
dffeas \regs[0][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N58
dffeas \regs[2][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N49
dffeas \regs[10][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N57
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[2][23]~q  & ( \regs[10][23]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][23]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][23]~q  & ( \regs[10][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[0][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[2][23]~q  & ( !\regs[10][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][23]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[2][23]~q  
// & ( !\regs[10][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[8][23]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][23]~q ),
	.datac(!\regs[0][23]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[2][23]~q ),
	.dataf(!\regs[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N56
dffeas \regs[11][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N39
cyclonev_lcell_comb \regs[1][23]~feeder (
// Equation(s):
// \regs[1][23]~feeder_combout  = ( \wregval_M[23]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][23]~feeder .extended_lut = "off";
defparam \regs[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N41
dffeas \regs[1][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N2
dffeas \regs[3][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N3
cyclonev_lcell_comb \regs[9][23]~feeder (
// Equation(s):
// \regs[9][23]~feeder_combout  = ( \wregval_M[23]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][23]~feeder .extended_lut = "off";
defparam \regs[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N4
dffeas \regs[9][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[3][23]~q  & ( \regs[9][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[1][23]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[11][23]~q )))) ) ) ) # ( !\regs[3][23]~q  & ( \regs[9][23]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[1][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[11][23]~q )))) ) ) ) # ( \regs[3][23]~q  & ( !\regs[9][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[1][23]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][23]~q ))) ) ) ) # ( !\regs[3][23]~q  & ( 
// !\regs[9][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[1][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][23]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[11][23]~q ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[3][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N43
dffeas \regs[14][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N52
dffeas \regs[4][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N2
dffeas \regs[6][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N4
dffeas \regs[12][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[6][23]~q  & ( \regs[12][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[4][23]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[14][23]~q ))) ) ) ) # ( !\regs[6][23]~q  & ( \regs[12][23]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[4][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[14][23]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[6][23]~q  & ( !\regs[12][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][23]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[14][23]~q ))) ) ) ) # ( 
// !\regs[6][23]~q  & ( !\regs[12][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][23]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[14][23]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[14][23]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][23]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][23]~q ),
	.dataf(!\regs[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~2_combout  & ( \Mux40~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\Mux40~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Mux40~3_combout ))) ) ) ) # ( !\Mux40~2_combout  & ( \Mux40~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux40~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Mux40~3_combout ))) ) ) ) # ( \Mux40~2_combout  & ( !\Mux40~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\Mux40~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux40~3_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\Mux40~2_combout  
// & ( !\Mux40~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux40~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\Mux40~3_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\Mux40~3_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\Mux40~0_combout ),
	.datae(!\Mux40~2_combout ),
	.dataf(!\Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \RTval_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[23] .is_wysiwyg = "true";
defparam \RTval_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N35
dffeas \wmemval_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N28
dffeas \dmem_rtl_0_bypass[75] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N26
dffeas \dmem_rtl_0_bypass[76] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \Mux40~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux40~4_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & 
// \WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \aluin2_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[23] .is_wysiwyg = "true";
defparam \aluin2_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( alufunc_A[3] & ( !aluin1_A[23] $ (aluin2_A[23]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[23] $ (!aluin2_A[23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[23]),
	.datad(!aluin2_A[23]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~2_combout  & ( (alufunc_A[1] & (!alufunc_A[0] & (\Selector56~0_combout  & alufunc_A[2]))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h0000000000040004;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \regs[7][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N43
dffeas \regs[2][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N28
dffeas \regs[3][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N26
dffeas \regs[6][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[6][24]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[7][24]~q ) ) ) ) # ( !\regs[6][24]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\regs[7][24]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[6][24]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][24]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[3][24]~q ))) ) ) ) # ( !\regs[6][24]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[2][24]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[3][24]~q ))) ) ) )

	.dataa(!\regs[7][24]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[3][24]~q ),
	.datae(!\regs[6][24]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N2
dffeas \regs[14][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N2
dffeas \regs[15][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N32
dffeas \regs[10][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N42
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[15][24]~q  & ( \regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[14][24]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[11][24]~q ))) ) ) ) # ( !\regs[15][24]~q  & ( \regs[10][24]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[14][24]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[11][24]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[15][24]~q  & ( !\regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[14][24]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[11][24]~q ))) ) ) ) # ( !\regs[15][24]~q 
//  & ( !\regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[14][24]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[11][24]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[14][24]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[15][24]~q ),
	.dataf(!\regs[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \regs[9][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N9
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = ( \wregval_M[24]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N10
dffeas \regs[8][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N14
dffeas \regs[13][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \regs[12][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[12][24]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[13][24]~q ) ) ) ) # ( !\regs[12][24]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[13][24]~q ) ) ) ) # ( \regs[12][24]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][24]~q )) ) ) ) # ( !\regs[12][24]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][24]~q )) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\regs[8][24]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][24]~q ),
	.datae(!\regs[12][24]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N38
dffeas \regs[1][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N3
cyclonev_lcell_comb \regs[0][24]~feeder (
// Equation(s):
// \regs[0][24]~feeder_combout  = ( \wregval_M[24]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][24]~feeder .extended_lut = "off";
defparam \regs[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N4
dffeas \regs[0][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N8
dffeas \regs[4][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \regs[5][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N6
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[4][24]~q  & ( \regs[5][24]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][24]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][24]~q  & ( \regs[5][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[0][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][24]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[4][24]~q  & ( !\regs[5][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][24]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][24]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[4][24]~q  
// & ( !\regs[5][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[1][24]~q )))) ) ) )

	.dataa(!\regs[1][24]~q ),
	.datab(!\regs[0][24]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][24]~q ),
	.dataf(!\regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~1_combout  & ( \Mux39~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux39~2_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux39~3_combout )))) ) ) ) # ( !\Mux39~1_combout  & ( \Mux39~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\Mux39~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\Mux39~3_combout  & \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) 
// ) ) # ( \Mux39~1_combout  & ( !\Mux39~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux39~2_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\Mux39~3_combout )))) ) ) ) # ( !\Mux39~1_combout  & ( !\Mux39~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux39~2_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux39~3_combout ))))) ) ) 
// )

	.dataa(!\Mux39~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\Mux39~3_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\Mux39~1_combout ),
	.dataf(!\Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N28
dffeas \RTval_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[24] .is_wysiwyg = "true";
defparam \RTval_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N59
dffeas \wmemval_M[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N9
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( aluin1_A[5] & ( !alufunc_A[3] $ (aluin2_A[5]) ) ) # ( !aluin1_A[5] & ( !alufunc_A[3] $ (!aluin2_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[5]),
	.datae(gnd),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N51
cyclonev_lcell_comb \Selector53~3 (
// Equation(s):
// \Selector53~3_combout  = ( \Selector56~0_combout  & ( (alufunc_A[2] & (!alufunc_A[0] & (\Selector53~2_combout  & alufunc_A[1]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector53~2_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~3 .extended_lut = "off";
defparam \Selector53~3 .lut_mask = 64'h0000000000040004;
defparam \Selector53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[16] ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[14] ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[15] ) ) ) # ( !aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[13] ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[13]),
	.datac(!aluin1_A[14]),
	.datad(!aluin1_A[15]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h333300FF0F0F5555;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N6
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[17]))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[20])))) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & (aluin1_A[17] & 
// ((!aluin2_A[0])))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[20])))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[17]))) # (aluin2_A[1] & (((aluin1_A[20] & aluin2_A[0])))) ) ) ) # ( !aluin1_A[18] & ( 
// !aluin1_A[19] & ( (!aluin2_A[1] & (aluin1_A[17] & ((!aluin2_A[0])))) # (aluin2_A[1] & (((aluin1_A[20] & aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h440344CF770377CF;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( aluin1_A[11] & ( aluin1_A[9] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12]))) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[9] & ( (!aluin2_A[0] & (((!aluin2_A[1])))) # (aluin2_A[0] & 
// ((!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12])))) ) ) ) # ( aluin1_A[11] & ( !aluin1_A[9] & ( (!aluin2_A[0] & (((aluin2_A[1])))) # (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12])))) ) ) ) # ( 
// !aluin1_A[11] & ( !aluin1_A[9] & ( (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12])))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[0]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h030503F5F305F3F5;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( aluin1_A[7] & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[6]))) # (aluin2_A[1] & (aluin1_A[8])) ) ) ) # ( !aluin1_A[7] & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[6]))) # (aluin2_A[1] & (aluin1_A[8])) ) ) ) # ( aluin1_A[7] 
// & ( !aluin2_A[0] & ( (aluin1_A[5]) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[7] & ( !aluin2_A[0] & ( (!aluin2_A[1] & aluin1_A[5]) ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~20_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & (\ShiftRight0~22_combout )) # (aluin2_A[2] & ((\ShiftRight0~23_combout )))) ) ) ) # ( !\ShiftRight0~21_combout  & ( 
// \ShiftRight0~20_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~22_combout ))) # (aluin2_A[2] & (((\ShiftRight0~23_combout  & aluin2_A[3])))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (!aluin2_A[2] & 
// (\ShiftRight0~22_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftRight0~23_combout )))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~22_combout )) # 
// (aluin2_A[2] & ((\ShiftRight0~23_combout ))))) ) ) )

	.dataa(!\ShiftRight0~22_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h00530F53F053FF53;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \regs[11][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N58
dffeas \regs[9][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \regs[3][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \regs[1][25]~feeder (
// Equation(s):
// \regs[1][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][25]~feeder .extended_lut = "off";
defparam \regs[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N58
dffeas \regs[1][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[3][25]~q  & ( \regs[1][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][25]~q ))) ) ) ) # ( !\regs[3][25]~q  & ( \regs[1][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][25]~q )))) ) ) ) # ( \regs[3][25]~q  & ( !\regs[1][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][25]~q )))) ) ) ) # ( !\regs[3][25]~q  & ( !\regs[1][25]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][25]~q )))) ) ) )

	.dataa(!\regs[11][25]~q ),
	.datab(!\regs[9][25]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][25]~q ),
	.dataf(!\regs[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N0
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \regs[0][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N58
dffeas \regs[10][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \regs[2][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N6
cyclonev_lcell_comb \regs[8][25]~feeder (
// Equation(s):
// \regs[8][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][25]~feeder .extended_lut = "off";
defparam \regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \regs[8][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[2][25]~q  & ( \regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[0][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][25]~q )))) ) ) ) # ( !\regs[2][25]~q  & ( \regs[8][25]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[0][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[10][25]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[2][25]~q  & ( !\regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[0][25]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][25]~q )))) ) ) ) # ( 
// !\regs[2][25]~q  & ( !\regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[0][25]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[10][25]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][25]~q ),
	.datac(!\regs[10][25]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[2][25]~q ),
	.dataf(!\regs[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N56
dffeas \regs[14][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N30
cyclonev_lcell_comb \regs[4][25]~feeder (
// Equation(s):
// \regs[4][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][25]~feeder .extended_lut = "off";
defparam \regs[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \regs[4][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N26
dffeas \regs[6][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \regs[12][25]~feeder (
// Equation(s):
// \regs[12][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][25]~feeder .extended_lut = "off";
defparam \regs[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \regs[12][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[6][25]~q  & ( \regs[12][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[4][25]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[14][25]~q ))) ) ) ) # ( !\regs[6][25]~q  & ( \regs[12][25]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[4][25]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[14][25]~q ))) ) ) ) # ( \regs[6][25]~q  & ( !\regs[12][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[4][25]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[14][25]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( !\regs[6][25]~q  & ( !\regs[12][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[4][25]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[14][25]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[14][25]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][25]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][25]~q ),
	.dataf(!\regs[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N30
cyclonev_lcell_comb \regs[15][25]~feeder (
// Equation(s):
// \regs[15][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][25]~feeder .extended_lut = "off";
defparam \regs[15][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \regs[15][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \regs[5][25]~feeder (
// Equation(s):
// \regs[5][25]~feeder_combout  = ( \wregval_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][25]~feeder .extended_lut = "off";
defparam \regs[5][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \regs[5][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \regs[7][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N48
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[13][25]~q  & ( \regs[7][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[5][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][25]~q )))) ) ) ) # ( !\regs[13][25]~q  & ( \regs[7][25]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[5][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[15][25]~q ))) ) ) ) # ( \regs[13][25]~q  & ( !\regs[7][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][25]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][25]~q )))) ) ) 
// ) # ( !\regs[13][25]~q  & ( !\regs[7][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][25]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[15][25]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[15][25]~q ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\regs[7][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~1_combout  & ( \Mux38~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux38~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux38~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux38~1_combout  & ( \Mux38~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  
// & ((\Mux38~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux38~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux38~1_combout  & ( !\Mux38~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux38~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux38~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux38~1_combout  & ( !\Mux38~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux38~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux38~2_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\Mux38~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\Mux38~0_combout ),
	.datae(!\Mux38~1_combout ),
	.dataf(!\Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N43
dffeas \RTval_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[25] .is_wysiwyg = "true";
defparam \RTval_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N47
dffeas \wmemval_M[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( aluin1_A[31] & ( aluin1_A[30] ) ) # ( !aluin1_A[31] & ( aluin1_A[30] & ( (!aluin2_A[0] & !aluin2_A[1]) ) ) ) # ( aluin1_A[31] & ( !aluin1_A[30] & ( (aluin2_A[1]) # (aluin2_A[0]) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(!aluin1_A[31]),
	.dataf(!aluin1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h00005F5FA0A0FFFF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N24
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( aluin1_A[25] & ( aluin1_A[22] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[23]))) # (aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[24])))) ) ) ) # ( !aluin1_A[25] & ( aluin1_A[22] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # 
// (aluin1_A[23]))) # (aluin2_A[1] & (((aluin1_A[24] & !aluin2_A[0])))) ) ) ) # ( aluin1_A[25] & ( !aluin1_A[22] & ( (!aluin2_A[1] & (aluin1_A[23] & ((aluin2_A[0])))) # (aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[24])))) ) ) ) # ( !aluin1_A[25] & ( 
// !aluin1_A[22] & ( (!aluin2_A[1] & (aluin1_A[23] & ((aluin2_A[0])))) # (aluin2_A[1] & (((aluin1_A[24] & !aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[25]),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h03440377CF44CF77;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( aluin1_A[31] & ( \ShiftRight0~37_combout  & ( ((!aluin2_A[3] & ((\ShiftRight0~36_combout ))) # (aluin2_A[3] & (\ShiftRight0~46_combout ))) # (aluin2_A[2]) ) ) ) # ( !aluin1_A[31] & ( \ShiftRight0~37_combout  & ( (!aluin2_A[3] 
// & (((\ShiftRight0~36_combout ) # (aluin2_A[2])))) # (aluin2_A[3] & (\ShiftRight0~46_combout  & (!aluin2_A[2]))) ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2] & \ShiftRight0~36_combout )))) # (aluin2_A[3] & 
// (((aluin2_A[2])) # (\ShiftRight0~46_combout ))) ) ) ) # ( !aluin1_A[31] & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftRight0~36_combout ))) # (aluin2_A[3] & (\ShiftRight0~46_combout )))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~46_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( \ShiftRight0~47_combout  & ( (!alufunc_A[0] & (aluin2_A[4] & !\ShiftRight0~6_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h000000000C000C00;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( aluin1_A[5] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((aluin2_A[1]) # (aluin1_A[6])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[3]))) ) ) ) # ( !aluin1_A[5] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((aluin2_A[1]) # 
// (aluin1_A[6])))) # (aluin2_A[0] & (aluin1_A[3] & ((aluin2_A[1])))) ) ) ) # ( aluin1_A[5] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (((aluin1_A[6] & !aluin2_A[1])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[3]))) ) ) ) # ( !aluin1_A[5] & ( !aluin1_A[4] & 
// ( (!aluin2_A[0] & (((aluin1_A[6] & !aluin2_A[1])))) # (aluin2_A[0] & (aluin1_A[3] & ((aluin2_A[1])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[6]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[5]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N51
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( aluin1_A[0] & ( (!aluin2_A[0] & (((aluin2_A[1]) # (aluin1_A[2])))) # (aluin2_A[0] & (aluin1_A[1] & ((!aluin2_A[1])))) ) ) # ( !aluin1_A[0] & ( (!aluin2_A[1] & ((!aluin2_A[0] & ((aluin1_A[2]))) # (aluin2_A[0] & (aluin1_A[1])))) 
// ) )

	.dataa(!aluin1_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!aluin2_A[0]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h3500350035F035F0;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N15
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( !aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftLeft0~15_combout )) # (aluin2_A[2] & ((\ShiftLeft0~16_combout ))) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h5353535300000000;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[9] ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[7] ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[8] ) ) ) # ( !aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[6] ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!aluin1_A[9]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[6]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~50_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~34_combout ))) # (aluin2_A[2] & (\ShiftRight0~35_combout )) ) ) ) # ( !\ShiftRight0~50_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & 
// ((\ShiftRight0~34_combout ))) # (aluin2_A[2] & (\ShiftRight0~35_combout )) ) ) ) # ( \ShiftRight0~50_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftRight0~51_combout ) ) ) ) # ( !\ShiftRight0~50_combout  & ( !aluin2_A[3] & ( 
// (\ShiftRight0~51_combout  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~51_combout ),
	.datab(!\ShiftRight0~35_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\ShiftRight0~50_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h0505F5F503F303F3;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( \ShiftRight0~56_combout  & ( aluin2_A[4] & ( (\ShiftRight0~6_combout  & (!alufunc_A[0] & aluin1_A[31])) ) ) ) # ( !\ShiftRight0~56_combout  & ( aluin2_A[4] & ( (\ShiftRight0~6_combout  & (!alufunc_A[0] & aluin1_A[31])) ) ) ) # ( 
// \ShiftRight0~56_combout  & ( !aluin2_A[4] & ( (!\ShiftRight0~6_combout  & ((!alufunc_A[0]) # ((\ShiftLeft0~54_combout )))) # (\ShiftRight0~6_combout  & (!alufunc_A[0] & ((aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~56_combout  & ( !aluin2_A[4] & ( 
// (!\ShiftRight0~6_combout  & (alufunc_A[0] & (\ShiftLeft0~54_combout ))) # (\ShiftRight0~6_combout  & (!alufunc_A[0] & ((aluin1_A[31])))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftLeft0~54_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~56_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h02468ACE00440044;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \Selector52~8 (
// Equation(s):
// \Selector52~8_combout  = (!\Selector52~0_combout  & !\Selector52~1_combout )

	.dataa(gnd),
	.datab(!\Selector52~0_combout ),
	.datac(!\Selector52~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~8 .extended_lut = "off";
defparam \Selector52~8 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \Selector52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N9
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( alufunc_A[3] & ( (!aluin2_A[6] & ((!alufunc_A[0]) # (!aluin1_A[6]))) # (aluin2_A[6] & (!alufunc_A[0] & !aluin1_A[6])) ) ) # ( !alufunc_A[3] & ( (!aluin2_A[6] & (alufunc_A[0] & aluin1_A[6])) # (aluin2_A[6] & ((aluin1_A[6]) # 
// (alufunc_A[0]))) ) )

	.dataa(!aluin2_A[6]),
	.datab(!alufunc_A[0]),
	.datac(gnd),
	.datad(!aluin1_A[6]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h11771177EE88EE88;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( \Selector52~2_combout  & ( alufunc_A[0] & ( (alufunc_A[2] & \Selector52~4_combout ) ) ) ) # ( !\Selector52~2_combout  & ( alufunc_A[0] & ( (alufunc_A[2] & \Selector52~4_combout ) ) ) ) # ( \Selector52~2_combout  & ( 
// !alufunc_A[0] & ( (alufunc_A[2] & (((\Selector56~0_combout  & alufunc_A[1])) # (\Selector52~4_combout ))) ) ) ) # ( !\Selector52~2_combout  & ( !alufunc_A[0] & ( (alufunc_A[2] & \Selector52~4_combout ) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector52~4_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[1]),
	.datae(!\Selector52~2_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "off";
defparam \Selector52~5 .lut_mask = 64'h1111111511111111;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N45
cyclonev_lcell_comb \Selector52~6 (
// Equation(s):
// \Selector52~6_combout  = ( alufunc_A[3] & ( (!alufunc_A[2] & (!alufunc_A[0] & \Add2~89_sumout )) ) ) # ( !alufunc_A[3] & ( (!alufunc_A[2] & (!alufunc_A[0] & \Add1~89_sumout )) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Add1~89_sumout ),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~6 .extended_lut = "off";
defparam \Selector52~6 .lut_mask = 64'h0808080800880088;
defparam \Selector52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \Selector52~9 (
// Equation(s):
// \Selector52~9_combout  = ( \Selector52~6_combout  & ( \Selector27~1_combout  & ( (\Selector56~7_combout  & ((!\Selector52~8_combout ) # (\Selector52~3_combout ))) ) ) ) # ( !\Selector52~6_combout  & ( \Selector27~1_combout  & ( (\Selector56~7_combout  & 
// ((!\Selector52~8_combout ) # ((\Selector52~3_combout  & \Selector52~5_combout )))) ) ) ) # ( \Selector52~6_combout  & ( !\Selector27~1_combout  & ( (\Selector52~3_combout  & \Selector56~7_combout ) ) ) ) # ( !\Selector52~6_combout  & ( 
// !\Selector27~1_combout  & ( (\Selector52~3_combout  & (\Selector52~5_combout  & \Selector56~7_combout )) ) ) )

	.dataa(!\Selector52~8_combout ),
	.datab(!\Selector52~3_combout ),
	.datac(!\Selector52~5_combout ),
	.datad(!\Selector56~7_combout ),
	.datae(!\Selector52~6_combout ),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~9 .extended_lut = "off";
defparam \Selector52~9 .lut_mask = 64'h0003003300AB00BB;
defparam \Selector52~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( alufunc_A[3] & ( (!alufunc_A[2] & (!alufunc_A[0] & \Add2~9_sumout )) ) ) # ( !alufunc_A[3] & ( (!alufunc_A[2] & (!alufunc_A[0] & \Add1~9_sumout )) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'h0808080800880088;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( aluin1_A[7] & ( !alufunc_A[3] $ (aluin2_A[7]) ) ) # ( !aluin1_A[7] & ( !alufunc_A[3] $ (!aluin2_A[7]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[7]),
	.datad(gnd),
	.datae(!aluin1_A[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h3C3CC3C33C3CC3C3;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N45
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( \Selector51~0_combout  & ( (\Selector56~0_combout  & ((!alufunc_A[1]) # ((alufunc_A[2] & !alufunc_A[0])))) ) ) # ( !\Selector51~0_combout  & ( (\Selector56~0_combout  & !alufunc_A[1]) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0F000F000F040F04;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( aluin1_A[7] & ( alufunc_A[0] & ( !alufunc_A[3] ) ) ) # ( !aluin1_A[7] & ( alufunc_A[0] & ( !alufunc_A[3] $ (!aluin2_A[7]) ) ) ) # ( aluin1_A[7] & ( !alufunc_A[0] & ( !alufunc_A[3] $ (!aluin2_A[7]) ) ) ) # ( !aluin1_A[7] & ( 
// !alufunc_A[0] & ( alufunc_A[3] ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[7]),
	.datad(gnd),
	.datae(!aluin1_A[7]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h33333C3C3C3CCCCC;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( alufunc_A[1] & ( \Selector51~0_combout  & ( (alufunc_A[2] & (((!alufunc_A[0] & \Selector56~0_combout )) # (\Selector51~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( \Selector51~0_combout  & ( (\Selector51~2_combout  & alufunc_A[2]) 
// ) ) ) # ( alufunc_A[1] & ( !\Selector51~0_combout  & ( (\Selector51~2_combout  & alufunc_A[2]) ) ) ) # ( !alufunc_A[1] & ( !\Selector51~0_combout  & ( (\Selector51~2_combout  & alufunc_A[2]) ) ) )

	.dataa(!\Selector51~2_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[2]),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h005500550055005D;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( aluin1_A[28] & ( aluin1_A[27] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & ((aluin1_A[29]))) # (aluin2_A[0] & (aluin1_A[30]))) ) ) ) # ( !aluin1_A[28] & ( aluin1_A[27] & ( (!aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[29])))) # 
// (aluin2_A[0] & (aluin1_A[30] & (aluin2_A[1]))) ) ) ) # ( aluin1_A[28] & ( !aluin1_A[27] & ( (!aluin2_A[0] & (((aluin2_A[1] & aluin1_A[29])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[30]))) ) ) ) # ( !aluin1_A[28] & ( !aluin1_A[27] & ( (aluin2_A[1] 
// & ((!aluin2_A[0] & ((aluin1_A[29]))) # (aluin2_A[0] & (aluin1_A[30])))) ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!aluin2_A[0]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[28]),
	.dataf(!aluin1_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N9
cyclonev_lcell_comb \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = ( \ShiftRight0~31_combout  & ( \ShiftRight0~30_combout  & ( (!aluin1_A[31] & (aluin2_A[4] & aluin2_A[3])) ) ) ) # ( !\ShiftRight0~31_combout  & ( \ShiftRight0~30_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & ((!aluin2_A[2]))) # 
// (aluin2_A[3] & (!aluin1_A[31])))) ) ) ) # ( \ShiftRight0~31_combout  & ( !\ShiftRight0~30_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & ((aluin2_A[2]))) # (aluin2_A[3] & (!aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~31_combout  & ( !\ShiftRight0~30_combout  & 
// ( (aluin2_A[4] & ((!aluin1_A[31]) # (!aluin2_A[3]))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!aluin2_A[3]),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~31_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~5 .extended_lut = "off";
defparam \Selector51~5 .lut_mask = 64'h3232023232020202;
defparam \Selector51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( aluin1_A[7] & ( aluin1_A[9] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10]))) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[9] & ( (!aluin2_A[0] & (((aluin2_A[1])))) # (aluin2_A[0] & ((!aluin2_A[1] 
// & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[9] & ( (!aluin2_A[0] & (((!aluin2_A[1])))) # (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) ) # ( !aluin1_A[7] & ( 
// !aluin1_A[9] & ( (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[8]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftRight0~27_combout )))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftRight0~28_combout  & 
// ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftRight0~27_combout )))) # (aluin2_A[2] & (\ShiftRight0~26_combout  & ((!aluin2_A[3])))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & 
// (((\ShiftRight0~27_combout  & aluin2_A[3])))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~27_combout  & aluin2_A[3])))) # 
// (aluin2_A[2] & (\ShiftRight0~26_combout  & ((!aluin2_A[3])))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N33
cyclonev_lcell_comb \Selector51~6 (
// Equation(s):
// \Selector51~6_combout  = ( \ShiftRight0~29_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~6_combout  & !\Selector51~5_combout )) ) ) # ( !\ShiftRight0~29_combout  & ( (aluin2_A[4] & (!alufunc_A[0] & (!\ShiftRight0~6_combout  & !\Selector51~5_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector51~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~6 .extended_lut = "off";
defparam \Selector51~6 .lut_mask = 64'h40004000C000C000;
defparam \Selector51~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Selector51~9 (
// Equation(s):
// \Selector51~9_combout  = ( !\Selector51~7_combout  & ( !\Selector51~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector51~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector51~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~9 .extended_lut = "off";
defparam \Selector51~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector51~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \Selector51~10 (
// Equation(s):
// \Selector51~10_combout  = ( \Selector51~3_combout  & ( \Selector51~9_combout  & ( (\Selector51~1_combout  & \Selector56~7_combout ) ) ) ) # ( !\Selector51~3_combout  & ( \Selector51~9_combout  & ( (\Selector51~4_combout  & (\Selector51~1_combout  & 
// \Selector56~7_combout )) ) ) ) # ( \Selector51~3_combout  & ( !\Selector51~9_combout  & ( (\Selector56~7_combout  & ((\Selector27~1_combout ) # (\Selector51~1_combout ))) ) ) ) # ( !\Selector51~3_combout  & ( !\Selector51~9_combout  & ( 
// (\Selector56~7_combout  & (((\Selector51~4_combout  & \Selector51~1_combout )) # (\Selector27~1_combout ))) ) ) )

	.dataa(!\Selector51~4_combout ),
	.datab(!\Selector51~1_combout ),
	.datac(!\Selector56~7_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector51~3_combout ),
	.dataf(!\Selector51~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~10 .extended_lut = "off";
defparam \Selector51~10 .lut_mask = 64'h010F030F01010303;
defparam \Selector51~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N48
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0] & ((aluin1_A[22]))) # (aluin2_A[0] & (aluin1_A[23])) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[21] & ( (aluin2_A[0]) # (aluin1_A[20]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[21] & ( 
// (!aluin2_A[0] & ((aluin1_A[22]))) # (aluin2_A[0] & (aluin1_A[23])) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[21] & ( (aluin1_A[20] & !aluin2_A[0]) ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[22]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h444403CF777703CF;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~12_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & (\ShiftRight0~13_combout )) # (aluin2_A[3] & ((\ShiftRight0~7_combout )))) ) ) ) # ( !\ShiftRight0~14_combout  & ( 
// \ShiftRight0~12_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftRight0~13_combout ))) # (aluin2_A[3] & (((aluin2_A[2] & \ShiftRight0~7_combout )))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~12_combout  & ( (!aluin2_A[3] & 
// (\ShiftRight0~13_combout  & (aluin2_A[2]))) # (aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftRight0~7_combout )))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~12_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~13_combout )) # (aluin2_A[3] & 
// ((\ShiftRight0~7_combout ))))) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N34
dffeas \regs[3][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N50
dffeas \regs[7][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N59
dffeas \regs[2][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N56
dffeas \regs[6][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[6][26]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][26]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][26]~q ))) ) ) ) # ( !\regs[6][26]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[3][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][26]~q ))) ) ) ) # ( \regs[6][26]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][26]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][26]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[2][26]~q ) ) ) 
// )

	.dataa(!\regs[3][26]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[7][26]~q ),
	.datad(!\regs[2][26]~q ),
	.datae(!\regs[6][26]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N40
dffeas \regs[8][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N35
dffeas \regs[12][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \regs[13][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N33
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[12][26]~q  & ( \regs[13][26]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][26]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[12][26]~q  & ( \regs[13][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[8][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][26]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) ) ) ) # 
// ( \regs[12][26]~q  & ( !\regs[13][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][26]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][26]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\regs[12][26]~q  & 
// ( !\regs[13][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[9][26]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][26]~q ),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[12][26]~q ),
	.dataf(!\regs[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \regs[10][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N55
dffeas \regs[14][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N4
dffeas \regs[15][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N26
dffeas \regs[11][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[11][26]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[11][26]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[15][26]~q ) ) ) ) # ( \regs[11][26]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][26]~q ))) ) ) ) # ( !\regs[11][26]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][26]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][26]~q ),
	.datac(!\regs[14][26]~q ),
	.datad(!\regs[15][26]~q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h272727270055AAFF;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N22
dffeas \regs[0][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \regs[1][26]~feeder (
// Equation(s):
// \regs[1][26]~feeder_combout  = ( \wregval_M[26]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][26]~feeder .extended_lut = "off";
defparam \regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N55
dffeas \regs[1][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \regs[4][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N49
dffeas \regs[5][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N0
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[4][26]~q  & ( \regs[5][26]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[1][26]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][26]~q  & ( \regs[5][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][26]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[1][26]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[4][26]~q  
// & ( !\regs[5][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[0][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[1][26]~q )))) ) ) ) # ( !\regs[4][26]~q  & ( !\regs[5][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[1][26]~q ))))) ) ) )

	.dataa(!\regs[0][26]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[1][26]~q ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\regs[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N36
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux37~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux37~2_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux37~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux37~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout 
// ) # (\Mux37~1_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux37~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux37~2_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux37~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux37~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout 
//  & \Mux37~1_combout ) ) ) )

	.dataa(!\Mux37~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\Mux37~1_combout ),
	.datad(!\Mux37~3_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(!\Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N37
dffeas \RTval_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[26] .is_wysiwyg = "true";
defparam \RTval_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N41
dffeas \wmemval_M[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \dmem_rtl_0_bypass[81] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N8
dffeas \dmem_rtl_0_bypass[82] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( aluin2_A[2] & ( (\ShiftLeft0~4_combout  & !aluin2_A[3]) ) ) # ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~10_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h0F550F5533003300;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( aluin2_A[1] & ( aluin1_A[31] ) ) # ( !aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[29]))) # (aluin2_A[0] & (\aluin1_A[30]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[30]~DUPLICATE_q ),
	.datab(!aluin1_A[29]),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[0]),
	.datae(gnd),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h335533550F0F0F0F;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \ShiftRight0~17_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2]) # ((\ShiftRight0~18_combout )))) # (aluin2_A[3] & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~17_combout  & ( (!aluin2_A[3] & (aluin2_A[2] & (\ShiftRight0~18_combout ))) 
// # (aluin2_A[3] & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!aluin2_A[3]),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( !alufunc_A[0] & ( \ShiftRight0~6_combout  & ( aluin1_A[31] ) ) ) # ( alufunc_A[0] & ( !\ShiftRight0~6_combout  & ( (\ShiftLeft0~49_combout  & !aluin2_A[4]) ) ) ) # ( !alufunc_A[0] & ( !\ShiftRight0~6_combout  & ( (aluin2_A[4] & 
// \Selector49~2_combout ) ) ) )

	.dataa(!\ShiftLeft0~49_combout ),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[31]),
	.datad(!\Selector49~2_combout ),
	.datae(!alufunc_A[0]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h003344440F0F0000;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N54
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( aluin1_A[23] & ( aluin1_A[22] & ( (!aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[21])))) # (aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[24]))) ) ) ) # ( !aluin1_A[23] & ( aluin1_A[22] & ( (!aluin2_A[1] & (((aluin2_A[0]) # 
// (aluin1_A[21])))) # (aluin2_A[1] & (aluin1_A[24] & ((aluin2_A[0])))) ) ) ) # ( aluin1_A[23] & ( !aluin1_A[22] & ( (!aluin2_A[1] & (((aluin1_A[21] & !aluin2_A[0])))) # (aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[24]))) ) ) ) # ( !aluin1_A[23] & ( 
// !aluin1_A[22] & ( (!aluin2_A[1] & (((aluin1_A[21] & !aluin2_A[0])))) # (aluin2_A[1] & (aluin1_A[24] & ((aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[21]),
	.datac(!aluin2_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[23]),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~21_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~23_combout )) # (aluin2_A[2] & ((\ShiftRight0~16_combout ))) ) ) ) # ( !\ShiftRight0~21_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & 
// (\ShiftRight0~23_combout )) # (aluin2_A[2] & ((\ShiftRight0~16_combout ))) ) ) ) # ( \ShiftRight0~21_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftRight0~22_combout ) ) ) ) # ( !\ShiftRight0~21_combout  & ( !aluin2_A[3] & ( 
// (\ShiftRight0~22_combout  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~22_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~16_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h0505F5F5303F303F;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \ShiftRight0~57_combout  & ( (!\ShiftRight0~6_combout  & (!aluin2_A[4] & !alufunc_A[0])) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!aluin2_A[4]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftRight0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h00000000C000C000;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \Selector49~10 (
// Equation(s):
// \Selector49~10_combout  = ( !\Selector49~1_combout  & ( !\Selector49~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector49~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~10 .extended_lut = "off";
defparam \Selector49~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( \Add1~93_sumout  & ( (!alufunc_A[2] & (!alufunc_A[0] & ((!alufunc_A[3]) # (\Add2~93_sumout )))) ) ) # ( !\Add1~93_sumout  & ( (!alufunc_A[2] & (alufunc_A[3] & (\Add2~93_sumout  & !alufunc_A[0]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[3]),
	.datac(!\Add2~93_sumout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h020002008A008A00;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \Selector49~7 (
// Equation(s):
// \Selector49~7_combout  = ( alufunc_A[0] & ( !alufunc_A[3] $ (((!aluin2_A[9] & !aluin1_A[9]))) ) ) # ( !alufunc_A[0] & ( !alufunc_A[3] $ (((!aluin2_A[9]) # (!aluin1_A[9]))) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin1_A[9]),
	.datac(gnd),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~7 .extended_lut = "off";
defparam \Selector49~7 .lut_mask = 64'h11EE11EE77887788;
defparam \Selector49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \Selector49~8 (
// Equation(s):
// \Selector49~8_combout  = ( \Selector49~4_combout  & ( \Selector49~7_combout  & ( alufunc_A[2] ) ) ) # ( !\Selector49~4_combout  & ( \Selector49~7_combout  & ( alufunc_A[2] ) ) ) # ( \Selector49~4_combout  & ( !\Selector49~7_combout  & ( 
// (\Selector56~0_combout  & (!alufunc_A[0] & (alufunc_A[1] & alufunc_A[2]))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(!\Selector49~4_combout ),
	.dataf(!\Selector49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~8 .extended_lut = "off";
defparam \Selector49~8 .lut_mask = 64'h0000000400FF00FF;
defparam \Selector49~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \Selector49~11 (
// Equation(s):
// \Selector49~11_combout  = ( \Selector49~8_combout  & ( \Selector56~7_combout  & ( ((!\Selector49~10_combout  & \Selector27~1_combout )) # (\Selector49~5_combout ) ) ) ) # ( !\Selector49~8_combout  & ( \Selector56~7_combout  & ( (!\Selector49~10_combout  & 
// (((\Selector49~6_combout  & \Selector49~5_combout )) # (\Selector27~1_combout ))) # (\Selector49~10_combout  & (\Selector49~6_combout  & (\Selector49~5_combout ))) ) ) )

	.dataa(!\Selector49~10_combout ),
	.datab(!\Selector49~6_combout ),
	.datac(!\Selector49~5_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector49~8_combout ),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~11 .extended_lut = "off";
defparam \Selector49~11 .lut_mask = 64'h0000000003AB0FAF;
defparam \Selector49~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~51_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & (\ShiftRight0~35_combout )) # (aluin2_A[2] & ((\ShiftRight0~36_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( 
// \ShiftRight0~51_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2])))) # (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~35_combout )) # (aluin2_A[2] & ((\ShiftRight0~36_combout ))))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~51_combout  & ( 
// (!aluin2_A[3] & (((aluin2_A[2])))) # (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~35_combout )) # (aluin2_A[2] & ((\ShiftRight0~36_combout ))))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~51_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & 
// (\ShiftRight0~35_combout )) # (aluin2_A[2] & ((\ShiftRight0~36_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~35_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N0
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( aluin2_A[2] & ( \ShiftRight0~46_combout  & ( (aluin2_A[4] & (aluin2_A[3] & !aluin1_A[31])) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~46_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & (!\ShiftRight0~37_combout )) # (aluin2_A[3] & 
// ((!aluin1_A[31]))))) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~46_combout  & ( (aluin2_A[4] & ((!aluin2_A[3]) # (!aluin1_A[31]))) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~46_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & (!\ShiftRight0~37_combout )) # 
// (aluin2_A[3] & ((!aluin1_A[31]))))) ) ) )

	.dataa(!\ShiftRight0~37_combout ),
	.datab(!aluin2_A[4]),
	.datac(!aluin2_A[3]),
	.datad(!aluin1_A[31]),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h2320333023200300;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( !alufunc_A[0] & ( aluin2_A[4] & ( (!\ShiftRight0~6_combout  & !\Selector48~2_combout ) ) ) ) # ( !alufunc_A[0] & ( !aluin2_A[4] & ( (\ShiftRight0~59_combout  & (!\ShiftRight0~6_combout  & !\Selector48~2_combout )) ) ) )

	.dataa(!\ShiftRight0~59_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector48~2_combout ),
	.datad(gnd),
	.datae(!alufunc_A[0]),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h40400000C0C00000;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( aluin1_A[7] & ( aluin1_A[9] & ( ((!aluin2_A[1] & (aluin1_A[10])) # (aluin2_A[1] & ((aluin1_A[8])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[10])) # (aluin2_A[1] & 
// ((aluin1_A[8]))))) # (aluin2_A[0] & (((!aluin2_A[1])))) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[10])) # (aluin2_A[1] & ((aluin1_A[8]))))) # (aluin2_A[0] & (((aluin2_A[1])))) ) ) ) # ( !aluin1_A[7] & ( 
// !aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[10])) # (aluin2_A[1] & ((aluin1_A[8]))))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[8]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~14_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftLeft0~16_combout ) ) ) ) # ( !\ShiftLeft0~14_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftLeft0~16_combout ) ) ) ) # ( \ShiftLeft0~14_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftLeft0~15_combout ) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !aluin2_A[3] & ( (\ShiftLeft0~15_combout  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!aluin2_A[2]),
	.datac(gnd),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h1111DDDD00CC00CC;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N39
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( \ShiftRight0~6_combout  & ( (!alufunc_A[0] & aluin1_A[31]) ) ) # ( !\ShiftRight0~6_combout  & ( (alufunc_A[0] & (!aluin2_A[4] & \ShiftLeft0~46_combout )) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftLeft0~46_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h004400440A0A0A0A;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \Selector48~7 (
// Equation(s):
// \Selector48~7_combout  = (!\Selector48~3_combout  & !\Selector48~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector48~3_combout ),
	.datad(!\Selector48~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~7 .extended_lut = "off";
defparam \Selector48~7 .lut_mask = 64'hF000F000F000F000;
defparam \Selector48~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N9
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( alufunc_A[3] & ( !aluin1_A[10] $ (aluin2_A[10]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[10] $ (!aluin2_A[10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[10]),
	.datad(!aluin2_A[10]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Selector48~4_combout  & ( (!alufunc_A[0] & (alufunc_A[2] & (alufunc_A[1] & \Selector56~0_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Selector48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0000000000020002;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \Selector48~8 (
// Equation(s):
// \Selector48~8_combout  = ( \Selector27~1_combout  & ( \Selector48~5_combout  & ( \Selector56~7_combout  ) ) ) # ( !\Selector27~1_combout  & ( \Selector48~5_combout  & ( \Selector56~7_combout  ) ) ) # ( \Selector27~1_combout  & ( !\Selector48~5_combout  & 
// ( (\Selector56~7_combout  & ((!\Selector48~7_combout ) # ((\Selector48~9_combout  & \Selector27~0_combout )))) ) ) ) # ( !\Selector27~1_combout  & ( !\Selector48~5_combout  & ( (\Selector48~9_combout  & (\Selector56~7_combout  & \Selector27~0_combout )) ) 
// ) )

	.dataa(!\Selector48~9_combout ),
	.datab(!\Selector56~7_combout ),
	.datac(!\Selector48~7_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~8 .extended_lut = "off";
defparam \Selector48~8 .lut_mask = 64'h0011303133333333;
defparam \Selector48~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \Selector47~10 (
// Equation(s):
// \Selector47~10_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~121_sumout )) # (alufunc_A[3] & ((\Add2~121_sumout )))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ ((((!aluin2_A[11] & ((!aluin1_A[11]) # (!alufunc_A[0]))) # 
// (aluin2_A[11] & (!aluin1_A[11] & !alufunc_A[0]))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add1~121_sumout ),
	.datac(!aluin2_A[11]),
	.datad(!aluin1_A[11]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~121_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~10 .extended_lut = "on";
defparam \Selector47~10 .lut_mask = 64'h2727555A00005AAA;
defparam \Selector47~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( aluin1_A[2] & ( aluin1_A[1] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[3]))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[0])))) ) ) ) # ( !aluin1_A[2] & ( aluin1_A[1] & ( (!aluin2_A[1] & (aluin1_A[3] & ((!aluin2_A[0])))) 
// # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[0])))) ) ) ) # ( aluin1_A[2] & ( !aluin1_A[1] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[3]))) # (aluin2_A[1] & (((aluin1_A[0] & aluin2_A[0])))) ) ) ) # ( !aluin1_A[2] & ( !aluin1_A[1] & ( (!aluin2_A[1] 
// & (aluin1_A[3] & ((!aluin2_A[0])))) # (aluin2_A[1] & (((aluin1_A[0] & aluin2_A[0])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[0]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[2]),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h220522AF770577AF;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( aluin2_A[1] & ( aluin1_A[9] & ( (!aluin2_A[0]) # (aluin1_A[8]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[9] & ( (!aluin2_A[0] & ((aluin1_A[11]))) # (aluin2_A[0] & (aluin1_A[10])) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[9] & ( 
// (aluin2_A[0] & aluin1_A[8]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[9] & ( (!aluin2_A[0] & ((aluin1_A[11]))) # (aluin2_A[0] & (aluin1_A[10])) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[8]),
	.datad(!aluin1_A[11]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftLeft0~6_combout ) ) ) # ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~19_combout ))) # (aluin2_A[2] & (\ShiftLeft0~7_combout )) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h11BB11BB0A0A0A0A;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \ShiftRight0~6_combout  & ( (!alufunc_A[0] & aluin1_A[31]) ) ) # ( !\ShiftRight0~6_combout  & ( (\ShiftLeft0~44_combout  & (!aluin2_A[4] & alufunc_A[0])) ) )

	.dataa(!\ShiftLeft0~44_combout ),
	.datab(!aluin2_A[4]),
	.datac(!alufunc_A[0]),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h0404040400F000F0;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = (!\Selector47~6_combout  & !\Selector47~0_combout )

	.dataa(!\Selector47~6_combout ),
	.datab(gnd),
	.datac(!\Selector47~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( aluin2_A[11] & ( aluin1_A[11] & ( alufunc_A[3] ) ) ) # ( !aluin2_A[11] & ( aluin1_A[11] & ( !alufunc_A[3] ) ) ) # ( aluin2_A[11] & ( !aluin1_A[11] & ( !alufunc_A[3] ) ) ) # ( !aluin2_A[11] & ( !aluin1_A[11] & ( alufunc_A[3] ) ) 
// )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin2_A[11]),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N57
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \Selector47~1_combout  & ( (alufunc_A[2] & (alufunc_A[1] & (\Selector56~0_combout  & !alufunc_A[0]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector56~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h0000000001000100;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( \Selector56~7_combout  & ( \Selector47~2_combout  ) ) # ( \Selector56~7_combout  & ( !\Selector47~2_combout  & ( (!\Selector47~10_combout  & (\Selector27~1_combout  & (!\Selector47~4_combout ))) # (\Selector47~10_combout  & 
// (((\Selector27~1_combout  & !\Selector47~4_combout )) # (\Selector27~0_combout ))) ) ) )

	.dataa(!\Selector47~10_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector47~4_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector56~7_combout ),
	.dataf(!\Selector47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'h000030750000FFFF;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( aluin1_A[12] & ( !aluin2_A[12] $ (alufunc_A[3]) ) ) # ( !aluin1_A[12] & ( !aluin2_A[12] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[12]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N33
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \Selector46~1_combout  & ( (alufunc_A[1] & (\Selector56~0_combout  & (alufunc_A[2] & !alufunc_A[0]))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector56~0_combout ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h0000000001000100;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~8_combout  ) ) ) # ( !aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~14_combout  ) ) ) # ( aluin2_A[3] & ( !aluin2_A[2] & ( \ShiftRight0~7_combout  ) ) ) # ( !aluin2_A[3] & ( 
// !aluin2_A[2] & ( \ShiftRight0~13_combout  ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~14_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( !\ShiftLeft0~12_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~6_combout  & ((!aluin2_A[4] & ((\ShiftRight0~61_combout ))) # (aluin2_A[4] & (\ShiftRight0~9_combout ))))) ) ) # ( \ShiftLeft0~12_combout  & ( (!alufunc_A[0] & 
// (!\ShiftRight0~6_combout  & ((!aluin2_A[4] & ((\ShiftRight0~61_combout ))) # (aluin2_A[4] & (aluin1_A[31]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~61_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftRight0~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "on";
defparam \Selector46~6 .lut_mask = 64'h028A028A00000000;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = (!\Selector46~0_combout  & !\Selector46~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector46~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'hF000F000F000F000;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \Selector46~10 (
// Equation(s):
// \Selector46~10_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add1~125_sumout )))) # (alufunc_A[3] & (\Add2~125_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[12]) # ((!aluin1_A[12])))) # 
// (alufunc_A[0] & (!aluin2_A[12] & ((!aluin1_A[12])))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[12]),
	.datad(!\Add1~125_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[12]),
	.datag(!\Add2~125_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~10 .extended_lut = "on";
defparam \Selector46~10 .lut_mask = 64'h028A3636028A6C6C;
defparam \Selector46~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Selector46~4_combout  & ( \Selector46~10_combout  & ( (\Selector56~7_combout  & ((\Selector46~2_combout ) # (\Selector27~0_combout ))) ) ) ) # ( !\Selector46~4_combout  & ( \Selector46~10_combout  & ( (\Selector56~7_combout  & 
// (((\Selector27~1_combout ) # (\Selector46~2_combout )) # (\Selector27~0_combout ))) ) ) ) # ( \Selector46~4_combout  & ( !\Selector46~10_combout  & ( (\Selector56~7_combout  & \Selector46~2_combout ) ) ) ) # ( !\Selector46~4_combout  & ( 
// !\Selector46~10_combout  & ( (\Selector56~7_combout  & ((\Selector27~1_combout ) # (\Selector46~2_combout ))) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector56~7_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector46~4_combout ),
	.dataf(!\Selector46~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h0333030313331313;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~16_combout ))) # (aluin2_A[2] & (((\ShiftRight0~23_combout ) # (aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~22_combout  & 
// ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & (\ShiftRight0~16_combout  & (aluin2_A[3]))) # (aluin2_A[2] & (((\ShiftRight0~23_combout ) # (aluin2_A[3])))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & 
// (((!aluin2_A[3])) # (\ShiftRight0~16_combout ))) # (aluin2_A[2] & (((!aluin2_A[3] & \ShiftRight0~23_combout )))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & (\ShiftRight0~16_combout  & (aluin2_A[3]))) # 
// (aluin2_A[2] & (((!aluin2_A[3] & \ShiftRight0~23_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( aluin1_A[31] & ( aluin2_A[4] & ( (!\Selector45~2_combout ) # ((\ShiftRight0~32_combout ) # (\ShiftRight0~6_combout )) ) ) ) # ( !aluin1_A[31] & ( aluin2_A[4] & ( (\Selector45~2_combout  & (!\ShiftRight0~6_combout  & 
// \ShiftRight0~32_combout )) ) ) ) # ( aluin1_A[31] & ( !aluin2_A[4] & ( (\ShiftRight0~33_combout ) # (\ShiftRight0~6_combout ) ) ) ) # ( !aluin1_A[31] & ( !aluin2_A[4] & ( (!\ShiftRight0~6_combout  & \ShiftRight0~33_combout ) ) ) )

	.dataa(!\Selector45~2_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!aluin1_A[31]),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h0C0C3F3F0044BBFF;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( !alufunc_A[0] & ( \Selector45~3_combout  & ( (alufunc_A[5] & (!alufunc_A[1] & (\Selector58~0_combout  & !alufunc_A[2]))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector58~0_combout ),
	.datad(!alufunc_A[2]),
	.datae(!alufunc_A[0]),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h0000000004000000;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \Selector45~8 (
// Equation(s):
// \Selector45~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & (\Add1~13_sumout )) # (alufunc_A[3] & ((\Add2~13_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[13]) # (!aluin1_A[13]))) # 
// (alufunc_A[0] & (!aluin2_A[13] & !aluin1_A[13]))))) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[13]),
	.datad(!aluin1_A[13]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add2~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~8 .extended_lut = "on";
defparam \Selector45~8 .lut_mask = 64'h4444033F0C0CFCC0;
defparam \Selector45~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \Selector45~7 (
// Equation(s):
// \Selector45~7_combout  = ( \Selector27~0_combout  & ( \Selector45~8_combout  & ( \Selector56~7_combout  ) ) ) # ( !\Selector27~0_combout  & ( \Selector45~8_combout  & ( (\Selector56~7_combout  & (((\Selector45~5_combout ) # (\Selector45~1_combout )) # 
// (\Selector45~4_combout ))) ) ) ) # ( \Selector27~0_combout  & ( !\Selector45~8_combout  & ( (\Selector56~7_combout  & (((\Selector45~5_combout ) # (\Selector45~1_combout )) # (\Selector45~4_combout ))) ) ) ) # ( !\Selector27~0_combout  & ( 
// !\Selector45~8_combout  & ( (\Selector56~7_combout  & (((\Selector45~5_combout ) # (\Selector45~1_combout )) # (\Selector45~4_combout ))) ) ) )

	.dataa(!\Selector45~4_combout ),
	.datab(!\Selector56~7_combout ),
	.datac(!\Selector45~1_combout ),
	.datad(!\Selector45~5_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector45~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~7 .extended_lut = "off";
defparam \Selector45~7 .lut_mask = 64'h1333133313333333;
defparam \Selector45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( aluin1_A[14] & ( !aluin2_A[14] $ (alufunc_A[3]) ) ) # ( !aluin1_A[14] & ( !aluin2_A[14] $ (!alufunc_A[3]) ) )

	.dataa(!aluin2_A[14]),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( alufunc_A[2] & ( (!alufunc_A[0] & (\Selector56~0_combout  & (\Selector44~3_combout  & alufunc_A[1]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector44~3_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h0000000000020002;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( aluin1_A[31] & ( (!alufunc_A[0] & (\ShiftRight0~6_combout )) # (alufunc_A[0] & (!\ShiftRight0~6_combout  & (\ShiftLeft0~17_combout  & !aluin2_A[4]))) ) ) # ( !aluin1_A[31] & ( (alufunc_A[0] & (!\ShiftRight0~6_combout  & 
// (\ShiftLeft0~17_combout  & !aluin2_A[4]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~17_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h0400040026222622;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N15
cyclonev_lcell_comb \Selector44~6 (
// Equation(s):
// \Selector44~6_combout  = (!\Selector44~1_combout  & !\Selector44~2_combout )

	.dataa(!\Selector44~1_combout ),
	.datab(gnd),
	.datac(!\Selector44~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~6 .extended_lut = "off";
defparam \Selector44~6 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \Selector44~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \Selector44~7 (
// Equation(s):
// \Selector44~7_combout  = ( \Selector27~1_combout  & ( \Selector44~6_combout  & ( (\Selector56~7_combout  & (((\Selector27~0_combout  & \Selector44~8_combout )) # (\Selector44~4_combout ))) ) ) ) # ( !\Selector27~1_combout  & ( \Selector44~6_combout  & ( 
// (\Selector56~7_combout  & (((\Selector27~0_combout  & \Selector44~8_combout )) # (\Selector44~4_combout ))) ) ) ) # ( \Selector27~1_combout  & ( !\Selector44~6_combout  & ( \Selector56~7_combout  ) ) ) # ( !\Selector27~1_combout  & ( 
// !\Selector44~6_combout  & ( (\Selector56~7_combout  & (((\Selector27~0_combout  & \Selector44~8_combout )) # (\Selector44~4_combout ))) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector44~4_combout ),
	.datac(!\Selector44~8_combout ),
	.datad(!\Selector56~7_combout ),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector44~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~7 .extended_lut = "off";
defparam \Selector44~7 .lut_mask = 64'h003700FF00370037;
defparam \Selector44~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N12
cyclonev_lcell_comb \wregval_M[26]~21 (
// Equation(s):
// \wregval_M[26]~21_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~21 .extended_lut = "off";
defparam \wregval_M[26]~21 .lut_mask = 64'h00003333FFFF3333;
defparam \wregval_M[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N36
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( !\ShiftRight0~6_combout  & ( (!aluin2_A[3] & !aluin2_A[4]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N12
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( \ShiftRight0~46_combout  & ( (aluin2_A[2]) # (\ShiftRight0~37_combout ) ) ) # ( !\ShiftRight0~46_combout  & ( (\ShiftRight0~37_combout  & !aluin2_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~37_combout ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N0
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) # ( !\WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux37~4_combout  ) ) ) # ( 
// !\WideOr2~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux37~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux37~4_combout ),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \aluin2_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26] .is_wysiwyg = "true";
defparam \aluin2_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( aluin1_A[26] & ( alufunc_A[3] & ( aluin2_A[26] ) ) ) # ( !aluin1_A[26] & ( alufunc_A[3] & ( !aluin2_A[26] ) ) ) # ( aluin1_A[26] & ( !alufunc_A[3] & ( !aluin2_A[26] ) ) ) # ( !aluin1_A[26] & ( !alufunc_A[3] & ( aluin2_A[26] ) ) 
// )

	.dataa(gnd),
	.datab(!aluin2_A[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin1_A[26]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \Selector32~3_combout  & ( (alufunc_A[1] & (\Selector56~0_combout  & (!alufunc_A[0] & alufunc_A[2]))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector56~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h0000000000100010;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N15
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Selector48~0_combout  & ( !\Selector32~4_combout  & ( ((!\Selector27~1_combout ) # ((!aluin1_A[31] & !\Selector32~2_combout ))) # (alufunc_A[0]) ) ) ) # ( !\Selector48~0_combout  & ( !\Selector32~4_combout  & ( ((!aluin1_A[31]) 
// # ((!\Selector27~1_combout ) # (\Selector32~2_combout ))) # (alufunc_A[0]) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin1_A[31]),
	.datac(!\Selector27~1_combout ),
	.datad(!\Selector32~2_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'hFDFFFDF500000000;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N30
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \WideOr2~0_combout  & ( \Mux38~4_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( !\WideOr2~0_combout  & ( \Mux38~4_combout  ) ) # ( \WideOr2~0_combout  & ( !\Mux38~4_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \aluin2_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25] .is_wysiwyg = "true";
defparam \aluin2_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N3
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( (\Mux39~4_combout ) # (\WideOr2~0_combout ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( (!\WideOr2~0_combout  & 
// \Mux39~4_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\Mux39~4_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N4
dffeas \aluin2_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24] .is_wysiwyg = "true";
defparam \aluin2_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \Mux42~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux42~4_combout  & ( (\WideOr2~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \aluin2_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21] .is_wysiwyg = "true";
defparam \aluin2_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add1~98  ))
// \Add1~78  = CARRY(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add1~98  ))

	.dataa(!aluin2_A[20]),
	.datab(gnd),
	.datac(!aluin1_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N3
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( aluin1_A[22] ) + ( aluin2_A[22] ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( aluin1_A[22] ) + ( aluin2_A[22] ) + ( \Add1~74  ))

	.dataa(!aluin2_A[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N9
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(!aluin2_A[23]),
	.datac(!aluin1_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N15
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add1~62  ))

	.dataa(!aluin2_A[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( aluin1_A[26] ) + ( aluin2_A[26] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( aluin1_A[26] ) + ( aluin2_A[26] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[26]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \WideOr2~0_combout  ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\WideOr2~0_combout  & ( \Mux45~4_combout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\WideOr2~0_combout  & ( \Mux45~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux45~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h333333330000FFFF;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \aluin2_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18] .is_wysiwyg = "true";
defparam \aluin2_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N20
dffeas \regs[7][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \regs[5][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \regs[15][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N26
dffeas \regs[13][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[13][17]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][17]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][17]~q ))) ) ) ) # ( !\regs[13][17]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  
// & (\regs[7][17]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][17]~q ))) ) ) ) # ( \regs[13][17]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[5][17]~q ) ) ) ) # ( !\regs[13][17]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[5][17]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[7][17]~q ),
	.datab(!\regs[5][17]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][17]~q ),
	.datae(!\regs[13][17]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N55
dffeas \regs[11][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \regs[1][17]~feeder (
// Equation(s):
// \regs[1][17]~feeder_combout  = ( \wregval_M[17]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][17]~feeder .extended_lut = "off";
defparam \regs[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N55
dffeas \regs[1][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \regs[9][17]~feeder (
// Equation(s):
// \regs[9][17]~feeder_combout  = ( \wregval_M[17]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][17]~feeder .extended_lut = "off";
defparam \regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \regs[9][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N46
dffeas \regs[3][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[3][17]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[11][17]~q ) ) ) ) # ( !\regs[3][17]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[11][17]~q ) ) ) ) # ( \regs[3][17]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][17]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][17]~q ))) ) ) ) # ( !\regs[3][17]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][17]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][17]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][17]~q ),
	.datac(!\regs[1][17]~q ),
	.datad(!\regs[9][17]~q ),
	.datae(!\regs[3][17]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N43
dffeas \regs[10][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \regs[0][17]~feeder (
// Equation(s):
// \regs[0][17]~feeder_combout  = ( \wregval_M[17]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][17]~feeder .extended_lut = "off";
defparam \regs[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N43
dffeas \regs[0][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N27
cyclonev_lcell_comb \regs[8][17]~feeder (
// Equation(s):
// \regs[8][17]~feeder_combout  = ( \wregval_M[17]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][17]~feeder .extended_lut = "off";
defparam \regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N28
dffeas \regs[8][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N22
dffeas \regs[2][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[2][17]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][17]~q ) ) ) ) # ( !\regs[2][17]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[10][17]~q ) ) ) ) # ( \regs[2][17]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][17]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][17]~q ))) ) ) ) # ( !\regs[2][17]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][17]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][17]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][17]~q ),
	.datac(!\regs[0][17]~q ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[2][17]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N38
dffeas \regs[14][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \regs[4][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N33
cyclonev_lcell_comb \regs[12][17]~feeder (
// Equation(s):
// \regs[12][17]~feeder_combout  = ( \wregval_M[17]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][17]~feeder .extended_lut = "off";
defparam \regs[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N34
dffeas \regs[12][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N54
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[6][17]~q  & ( \regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[4][17]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[14][17]~q ))) ) ) ) # ( !\regs[6][17]~q  & ( \regs[12][17]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[4][17]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[14][17]~q ))) ) ) ) # ( \regs[6][17]~q  & ( !\regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[4][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[14][17]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( !\regs[6][17]~q  & ( !\regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[4][17]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[14][17]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!\regs[4][17]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~0_combout  & ( \Mux46~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux46~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux46~3_combout ))) ) ) ) # ( !\Mux46~0_combout  & ( \Mux46~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\Mux46~2_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Mux46~3_combout ))) ) ) ) # ( 
// \Mux46~0_combout  & ( !\Mux46~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\Mux46~2_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux46~3_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\Mux46~0_combout  & ( !\Mux46~1_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux46~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux46~3_combout )))) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\Mux46~3_combout ),
	.datac(!\Mux46~2_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\Mux46~0_combout ),
	.dataf(!\Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( (\Mux46~4_combout ) # (\WideOr2~0_combout ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( (!\WideOr2~0_combout  & 
// \Mux46~4_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\Mux46~4_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N22
dffeas \aluin2_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17] .is_wysiwyg = "true";
defparam \aluin2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \Mux47~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux47~4_combout  & ( (\WideOr2~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N41
dffeas \aluin2_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16] .is_wysiwyg = "true";
defparam \aluin2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N45
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !aluin2_A[15] $ (aluin1_A[15]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( !aluin2_A[15] $ (aluin1_A[15]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~23  = SHARE((!aluin2_A[15] & aluin1_A[15]))

	.dataa(!aluin2_A[15]),
	.datab(gnd),
	.datac(!aluin1_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !aluin1_A[16] $ (aluin2_A[16]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~110  = CARRY(( !aluin1_A[16] $ (aluin2_A[16]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~111  = SHARE((aluin1_A[16] & !aluin2_A[16]))

	.dataa(gnd),
	.datab(!aluin1_A[16]),
	.datac(gnd),
	.datad(!aluin2_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000033000000CC33;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~107  = SHARE((!aluin2_A[17] & aluin1_A[17]))

	.dataa(!aluin2_A[17]),
	.datab(gnd),
	.datac(!aluin1_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !aluin1_A[18] $ (aluin2_A[18]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( !aluin1_A[18] $ (aluin2_A[18]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~103  = SHARE((aluin1_A[18] & !aluin2_A[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[18]),
	.datad(!aluin2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~99  = SHARE((!aluin2_A[19] & aluin1_A[19]))

	.dataa(gnd),
	.datab(!aluin2_A[19]),
	.datac(!aluin1_A[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !aluin1_A[20] $ (aluin2_A[20]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~78  = CARRY(( !aluin1_A[20] $ (aluin2_A[20]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~79  = SHARE((aluin1_A[20] & !aluin2_A[20]))

	.dataa(!aluin1_A[20]),
	.datab(gnd),
	.datac(!aluin2_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N3
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !aluin1_A[21] $ (aluin2_A[21]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( !aluin1_A[21] $ (aluin2_A[21]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~75  = SHARE((aluin1_A[21] & !aluin2_A[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(!aluin2_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~71  = SHARE((!aluin2_A[22] & aluin1_A[22]))

	.dataa(gnd),
	.datab(!aluin2_A[22]),
	.datac(!aluin1_A[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N9
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !aluin1_A[23] $ (aluin2_A[23]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( !aluin1_A[23] $ (aluin2_A[23]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~67  = SHARE((aluin1_A[23] & !aluin2_A[23]))

	.dataa(!aluin1_A[23]),
	.datab(gnd),
	.datac(!aluin2_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !aluin1_A[24] $ (aluin2_A[24]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( !aluin1_A[24] $ (aluin2_A[24]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~63  = SHARE((aluin1_A[24] & !aluin2_A[24]))

	.dataa(gnd),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N15
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !aluin2_A[25] $ (aluin1_A[25]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( !aluin2_A[25] $ (aluin1_A[25]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~59  = SHARE((!aluin2_A[25] & aluin1_A[25]))

	.dataa(!aluin2_A[25]),
	.datab(gnd),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !aluin2_A[26] $ (aluin1_A[26]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( !aluin2_A[26] $ (aluin1_A[26]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~55  = SHARE((!aluin2_A[26] & aluin1_A[26]))

	.dataa(gnd),
	.datab(!aluin2_A[26]),
	.datac(!aluin1_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N18
cyclonev_lcell_comb \Selector27~10 (
// Equation(s):
// \Selector27~10_combout  = ( !alufunc_A[2] & ( !alufunc_A[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~10 .extended_lut = "off";
defparam \Selector27~10 .lut_mask = 64'hFFFF000000000000;
defparam \Selector27~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( alufunc_A[0] & ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin1_A[26] & !aluin2_A[26]))) ) ) ) # ( !alufunc_A[0] & ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin1_A[26]) # (!aluin2_A[26]))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!aluin2_A[26]),
	.datae(!alufunc_A[0]),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h00000000336666CC;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \Selector32~0_combout  & ( alufunc_A[3] & ( \Selector27~0_combout  ) ) ) # ( !\Selector32~0_combout  & ( alufunc_A[3] & ( (\Add2~53_sumout  & (\Selector27~0_combout  & \Selector27~10_combout )) ) ) ) # ( \Selector32~0_combout  & 
// ( !alufunc_A[3] & ( \Selector27~0_combout  ) ) ) # ( !\Selector32~0_combout  & ( !alufunc_A[3] & ( (\Add1~53_sumout  & (\Selector27~0_combout  & \Selector27~10_combout )) ) ) )

	.dataa(!\Add1~53_sumout ),
	.datab(!\Add2~53_sumout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector27~10_combout ),
	.datae(!\Selector32~0_combout ),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h00050F0F00030F0F;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[11] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[12] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[13] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[14] ) ) )

	.dataa(!aluin1_A[14]),
	.datab(!aluin1_A[13]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[12]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( aluin2_A[1] & ( aluin1_A[16] & ( (!aluin2_A[0]) # (aluin1_A[15]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[16] & ( (!aluin2_A[0] & ((aluin1_A[18]))) # (aluin2_A[0] & (aluin1_A[17])) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[16] & ( 
// (aluin1_A[15] & aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[16] & ( (!aluin2_A[0] & ((aluin1_A[18]))) # (aluin2_A[0] & (aluin1_A[17])) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin1_A[15]),
	.datac(!aluin1_A[18]),
	.datad(!aluin2_A[0]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h0F5500330F55FF33;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0] & (aluin1_A[20])) # (aluin2_A[0] & ((aluin1_A[19]))) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[21] & ( (aluin2_A[0]) # (aluin1_A[22]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[21] & ( 
// (!aluin2_A[0] & (aluin1_A[20])) # (aluin2_A[0] & ((aluin1_A[19]))) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[21] & ( (aluin1_A[22] & !aluin2_A[0]) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[20]),
	.datad(!aluin1_A[19]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h44440C3F77770C3F;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N36
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( aluin1_A[25] & ( aluin1_A[26] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & ((aluin1_A[24]))) # (aluin2_A[0] & (aluin1_A[23]))) ) ) ) # ( !aluin1_A[25] & ( aluin1_A[26] & ( (!aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[24])))) # 
// (aluin2_A[0] & (aluin1_A[23] & ((aluin2_A[1])))) ) ) ) # ( aluin1_A[25] & ( !aluin1_A[26] & ( (!aluin2_A[0] & (((aluin1_A[24] & aluin2_A[1])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[23]))) ) ) ) # ( !aluin1_A[25] & ( !aluin1_A[26] & ( 
// (aluin2_A[1] & ((!aluin2_A[0] & ((aluin1_A[24]))) # (aluin2_A[0] & (aluin1_A[23])))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[25]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( aluin2_A[2] & ( aluin2_A[3] & ( \ShiftLeft0~13_combout  ) ) ) # ( !aluin2_A[2] & ( aluin2_A[3] & ( \ShiftLeft0~29_combout  ) ) ) # ( aluin2_A[2] & ( !aluin2_A[3] & ( \ShiftLeft0~28_combout  ) ) ) # ( !aluin2_A[2] & ( 
// !aluin2_A[3] & ( \ShiftLeft0~27_combout  ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~27_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( \Selector27~7_combout  & ( \ShiftLeft0~46_combout  & ( (!\Selector32~5_combout ) # (((aluin2_A[4]) # (\ShiftLeft0~47_combout )) # (\Selector32~1_combout )) ) ) ) # ( !\Selector27~7_combout  & ( \ShiftLeft0~46_combout  & ( 
// (!\Selector32~5_combout ) # (\Selector32~1_combout ) ) ) ) # ( \Selector27~7_combout  & ( !\ShiftLeft0~46_combout  & ( (!\Selector32~5_combout ) # (((\ShiftLeft0~47_combout  & !aluin2_A[4])) # (\Selector32~1_combout )) ) ) ) # ( !\Selector27~7_combout  & 
// ( !\ShiftLeft0~46_combout  & ( (!\Selector32~5_combout ) # (\Selector32~1_combout ) ) ) )

	.dataa(!\Selector32~5_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\ShiftLeft0~47_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\Selector27~7_combout ),
	.dataf(!\ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'hBBBBBFBBBBBBBFFF;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N43
dffeas \memaddr_M[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector32~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \wregval_M[26]~22 (
// Equation(s):
// \wregval_M[26]~22_combout  = ( memaddr_M[26] & ( (!\ldmem_M~q ) # ((!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout )))) ) ) # ( !memaddr_M[26] & ( (\ldmem_M~q  & (!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout )))) 
// ) )

	.dataa(!\Equal6~6_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal6~7_combout ),
	.datae(gnd),
	.dataf(!memaddr_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~22 .extended_lut = "off";
defparam \wregval_M[26]~22 .lut_mask = 64'h30203020FCECFCEC;
defparam \wregval_M[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N45
cyclonev_lcell_comb \wregval_M[26]~23 (
// Equation(s):
// \wregval_M[26]~23_combout  = ( \wregval_M[29]~4_combout  & ( \wregval_M[26]~22_combout  ) ) # ( !\wregval_M[29]~4_combout  & ( \wregval_M[26]~22_combout  ) ) # ( \wregval_M[29]~4_combout  & ( !\wregval_M[26]~22_combout  & ( (!\dmem~6_combout  & 
// ((!dmem_rtl_0_bypass[82] & (dmem_rtl_0_bypass[81])) # (dmem_rtl_0_bypass[82] & ((\wregval_M[26]~21_combout ))))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[81])) ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[81]),
	.datac(!dmem_rtl_0_bypass[82]),
	.datad(!\wregval_M[26]~21_combout ),
	.datae(!\wregval_M[29]~4_combout ),
	.dataf(!\wregval_M[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~23 .extended_lut = "off";
defparam \wregval_M[26]~23 .lut_mask = 64'h0000313BFFFFFFFF;
defparam \wregval_M[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \regs[9][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N15
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[13][26]~q  & ( \regs[12][26]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][26]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][26]~q  & ( \regs[12][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[8][26]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[9][26]~q ))) ) ) ) # ( \regs[13][26]~q  & ( 
// !\regs[12][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[8][26]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\regs[9][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[13][26]~q  & ( !\regs[12][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][26]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][26]~q ),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[13][26]~q ),
	.dataf(!\regs[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N48
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[5][26]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][26]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][26]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[4][26]~q ) ) ) ) # ( \regs[5][26]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][26]~q ))) ) ) ) # ( !\regs[5][26]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[0][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[1][26]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][26]~q ),
	.datac(!\regs[4][26]~q ),
	.datad(!\regs[1][26]~q ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[7][26]~q  & ( \regs[3][26]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][26]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][26]~q  & ( \regs[3][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # 
// (\regs[2][26]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[6][26]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][26]~q  & ( !\regs[3][26]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][26]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[6][26]~q )))) ) ) ) # ( !\regs[7][26]~q  & ( !\regs[3][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][26]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][26]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][26]~q ),
	.datac(!\regs[6][26]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\regs[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N54
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[14][26]~q  & ( \regs[11][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[10][26]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[15][26]~q ))) ) ) ) # ( !\regs[14][26]~q  & ( \regs[11][26]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[10][26]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[15][26]~q ))) ) ) ) # ( \regs[14][26]~q  & ( !\regs[11][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[10][26]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[15][26]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( !\regs[14][26]~q  & ( !\regs[11][26]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[10][26]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[15][26]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[15][26]~q ),
	.datab(!\regs[10][26]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\regs[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N12
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~2_combout  & ( \Mux5~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux5~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux5~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux5~2_combout  & ( \Mux5~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\Mux5~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\Mux5~1_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( \Mux5~2_combout  & ( !\Mux5~3_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\Mux5~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux5~1_combout ))) ) ) ) # ( !\Mux5~2_combout  & ( !\Mux5~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux5~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux5~1_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\Mux5~1_combout ),
	.datad(!\Mux5~0_combout ),
	.datae(!\Mux5~2_combout ),
	.dataf(!\Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \aluin1_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[27] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[26] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[25] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[24] ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[25]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \Selector50~6 (
// Equation(s):
// \Selector50~6_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( (!aluin1_A[31] & (aluin2_A[4] & aluin2_A[3])) ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & ((!aluin2_A[2]))) # 
// (aluin2_A[3] & (!aluin1_A[31])))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (aluin2_A[4] & ((!aluin2_A[3] & ((aluin2_A[2]))) # (aluin2_A[3] & (!aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( 
// (aluin2_A[4] & ((!aluin1_A[31]) # (!aluin2_A[3]))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~6 .extended_lut = "off";
defparam \Selector50~6 .lut_mask = 64'h3322032230220022;
defparam \Selector50~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N21
cyclonev_lcell_comb \Selector50~7 (
// Equation(s):
// \Selector50~7_combout  = ( !\Selector50~6_combout  & ( (!\ShiftRight0~6_combout  & (!alufunc_A[0] & ((\ShiftRight0~58_combout ) # (aluin2_A[4])))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~58_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector50~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~7 .extended_lut = "off";
defparam \Selector50~7 .lut_mask = 64'h7000700000000000;
defparam \Selector50~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N39
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( aluin2_A[2] & ( (!aluin2_A[3] & \ShiftLeft0~1_combout ) ) ) # ( !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~37_combout )) # (aluin2_A[3] & ((\ShiftLeft0~0_combout ))) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h447744770C0C0C0C;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N24
cyclonev_lcell_comb \Selector50~5 (
// Equation(s):
// \Selector50~5_combout  = ( \ShiftLeft0~51_combout  & ( (!\ShiftRight0~6_combout  & (!aluin2_A[4] & ((alufunc_A[0])))) # (\ShiftRight0~6_combout  & (((aluin1_A[31] & !alufunc_A[0])))) ) ) # ( !\ShiftLeft0~51_combout  & ( (\ShiftRight0~6_combout  & 
// (aluin1_A[31] & !alufunc_A[0])) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!aluin1_A[31]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~5 .extended_lut = "off";
defparam \Selector50~5 .lut_mask = 64'h0300030003880388;
defparam \Selector50~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( aluin1_A[8] & ( (!alufunc_A[0] & (!alufunc_A[1] & (!aluin2_A[8] $ (alufunc_A[3])))) # (alufunc_A[0] & (((alufunc_A[3])))) ) ) # ( !aluin1_A[8] & ( (!alufunc_A[0] & (!alufunc_A[3] & ((!aluin2_A[8]) # (!alufunc_A[1])))) # 
// (alufunc_A[0] & (!aluin2_A[8] $ ((alufunc_A[3])))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin2_A[8]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'hE1C1E1C187058705;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \Add2~113_sumout  & ( \Selector50~1_combout  & ( (!alufunc_A[2] & (!alufunc_A[0] & ((alufunc_A[3]) # (\Add1~113_sumout )))) ) ) ) # ( !\Add2~113_sumout  & ( \Selector50~1_combout  & ( (\Add1~113_sumout  & (!alufunc_A[2] & 
// (!alufunc_A[0] & !alufunc_A[3]))) ) ) ) # ( \Add2~113_sumout  & ( !\Selector50~1_combout  & ( ((!alufunc_A[0] & ((alufunc_A[3]) # (\Add1~113_sumout )))) # (alufunc_A[2]) ) ) ) # ( !\Add2~113_sumout  & ( !\Selector50~1_combout  & ( ((\Add1~113_sumout  & 
// (!alufunc_A[0] & !alufunc_A[3]))) # (alufunc_A[2]) ) ) )

	.dataa(!\Add1~113_sumout ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h733373F3400040C0;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Selector50~9 (
// Equation(s):
// \Selector50~9_combout  = ( \Selector27~1_combout  & ( \Selector50~2_combout  & ( (\Selector56~7_combout  & (((\Selector50~5_combout ) # (\Selector50~7_combout )) # (\Selector50~4_combout ))) ) ) ) # ( !\Selector27~1_combout  & ( \Selector50~2_combout  & ( 
// (\Selector50~4_combout  & \Selector56~7_combout ) ) ) ) # ( \Selector27~1_combout  & ( !\Selector50~2_combout  & ( (\Selector56~7_combout  & ((\Selector50~5_combout ) # (\Selector50~7_combout ))) ) ) )

	.dataa(!\Selector50~4_combout ),
	.datab(!\Selector56~7_combout ),
	.datac(!\Selector50~7_combout ),
	.datad(!\Selector50~5_combout ),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~9 .extended_lut = "off";
defparam \Selector50~9 .lut_mask = 64'h0000033311111333;
defparam \Selector50~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N12
cyclonev_lcell_comb \wregval_M[25]~24 (
// Equation(s):
// \wregval_M[25]~24_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~24 .extended_lut = "off";
defparam \wregval_M[25]~24 .lut_mask = 64'h303030303F3F3F3F;
defparam \wregval_M[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \dmem_rtl_0_bypass[80] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N14
dffeas \dmem_rtl_0_bypass[79] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( aluin2_A[0] & ( aluin1_A[15] & ( (!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & ((aluin1_A[14]))) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[15] & ( (aluin1_A[17]) # (aluin2_A[1]) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[15] & ( 
// (!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & ((aluin1_A[14]))) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[15] & ( (!aluin2_A[1] & aluin1_A[17]) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[17]),
	.datad(!aluin1_A[14]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h0C0C44773F3F4477;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( aluin2_A[3] & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2]) # (\ShiftLeft0~9_combout ) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~32_combout ))) # (aluin2_A[2] & (\ShiftLeft0~33_combout 
// )) ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~34_combout  & ( (aluin2_A[2] & \ShiftLeft0~9_combout ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~32_combout ))) # (aluin2_A[2] & (\ShiftLeft0~33_combout )) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\ShiftLeft0~32_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h3535000F3535F0FF;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N36
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( aluin2_A[4] & ( \ShiftLeft0~48_combout  & ( (\Selector27~1_combout  & (alufunc_A[0] & (!\ShiftRight0~6_combout  & \ShiftLeft0~49_combout ))) ) ) ) # ( !aluin2_A[4] & ( \ShiftLeft0~48_combout  & ( (\Selector27~1_combout  & 
// (alufunc_A[0] & !\ShiftRight0~6_combout )) ) ) ) # ( aluin2_A[4] & ( !\ShiftLeft0~48_combout  & ( (\Selector27~1_combout  & (alufunc_A[0] & (!\ShiftRight0~6_combout  & \ShiftLeft0~49_combout ))) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~49_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h0000001010100010;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( aluin2_A[2] & ( \ShiftRight0~18_combout  ) ) # ( !aluin2_A[2] & ( \ShiftRight0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N9
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( aluin2_A[25] & ( !alufunc_A[3] $ (aluin1_A[25]) ) ) # ( !aluin2_A[25] & ( !alufunc_A[3] $ (!aluin1_A[25]) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(!aluin2_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h55AA55AAAA55AA55;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( !alufunc_A[0] & ( (\Selector33~3_combout  & (\Selector56~0_combout  & (alufunc_A[2] & alufunc_A[1]))) ) )

	.dataa(!\Selector33~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h0001000100000000;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \Selector49~0_combout  & ( !\Selector33~4_combout  & ( ((!\Selector27~1_combout ) # ((!aluin1_A[31] & !\Selector32~2_combout ))) # (alufunc_A[0]) ) ) ) # ( !\Selector49~0_combout  & ( !\Selector33~4_combout  & ( ((!aluin1_A[31]) 
// # ((!\Selector27~1_combout ) # (\Selector32~2_combout ))) # (alufunc_A[0]) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin1_A[31]),
	.datac(!\Selector32~2_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'hFFDFFFD500000000;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N21
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \Add1~57_sumout  & ( (!alufunc_A[2] & (!alufunc_A[0] & ((!alufunc_A[3]) # (\Add2~57_sumout )))) ) ) # ( !\Add1~57_sumout  & ( (alufunc_A[3] & (!alufunc_A[2] & (!alufunc_A[0] & \Add2~57_sumout ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!\Add2~57_sumout ),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h0040004080C080C0;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N18
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( alufunc_A[2] & ( aluin1_A[25] & ( !alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[25]))) ) ) ) # ( alufunc_A[2] & ( !aluin1_A[25] & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[25]))) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[25]),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h00000F3C00003CF0;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N6
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( \Selector33~0_combout  & ( ((!\Selector33~5_combout ) # (\Selector27~0_combout )) # (\Selector33~2_combout ) ) ) # ( !\Selector33~0_combout  & ( ((!\Selector33~5_combout ) # ((\Selector27~0_combout  & \Selector33~1_combout ))) # 
// (\Selector33~2_combout ) ) )

	.dataa(!\Selector33~2_combout ),
	.datab(!\Selector33~5_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector33~1_combout ),
	.datae(gnd),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'hDDDFDDDFDFDFDFDF;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \memaddr_M[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector33~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N48
cyclonev_lcell_comb \wregval_M[25]~25 (
// Equation(s):
// \wregval_M[25]~25_combout  = ( \ldmem_M~q  & ( \Equal6~6_combout  & ( (!\WideNor0~combout  & !\Equal6~7_combout ) ) ) ) # ( !\ldmem_M~q  & ( \Equal6~6_combout  & ( memaddr_M[25] ) ) ) # ( \ldmem_M~q  & ( !\Equal6~6_combout  & ( !\WideNor0~combout  ) ) ) # 
// ( !\ldmem_M~q  & ( !\Equal6~6_combout  & ( memaddr_M[25] ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!memaddr_M[25]),
	.datac(!\Equal6~7_combout ),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(!\Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~25 .extended_lut = "off";
defparam \wregval_M[25]~25 .lut_mask = 64'h3333AAAA3333A0A0;
defparam \wregval_M[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N12
cyclonev_lcell_comb \wregval_M[25]~26 (
// Equation(s):
// \wregval_M[25]~26_combout  = ( dmem_rtl_0_bypass[79] & ( \wregval_M[25]~25_combout  ) ) # ( !dmem_rtl_0_bypass[79] & ( \wregval_M[25]~25_combout  ) ) # ( dmem_rtl_0_bypass[79] & ( !\wregval_M[25]~25_combout  & ( (\wregval_M[29]~4_combout  & 
// (((!dmem_rtl_0_bypass[80]) # (\dmem~6_combout )) # (\wregval_M[25]~24_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\wregval_M[25]~25_combout  & ( (\wregval_M[25]~24_combout  & (dmem_rtl_0_bypass[80] & (\wregval_M[29]~4_combout  & !\dmem~6_combout ))) 
// ) ) )

	.dataa(!\wregval_M[25]~24_combout ),
	.datab(!dmem_rtl_0_bypass[80]),
	.datac(!\wregval_M[29]~4_combout ),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\wregval_M[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~26 .extended_lut = "off";
defparam \wregval_M[25]~26 .lut_mask = 64'h01000D0FFFFFFFFF;
defparam \wregval_M[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N49
dffeas \regs[13][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[7][25]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[13][25]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[15][25]~q ))) ) ) ) # ( !\regs[7][25]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[13][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[15][25]~q ))) ) ) ) # ( \regs[7][25]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[5][25]~q ) ) ) ) # ( !\regs[7][25]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[5][25]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[13][25]~q ),
	.datab(!\regs[5][25]~q ),
	.datac(!\regs[15][25]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][25]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h330033FF550F550F;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[11][25]~q  & ( \regs[3][25]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][25]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][25]~q  & ( \regs[3][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) 
// # (\regs[1][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[9][25]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][25]~q  & ( !\regs[3][25]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][25]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[9][25]~q )))) ) ) ) # ( !\regs[11][25]~q  & ( !\regs[3][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][25]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[1][25]~q ),
	.datac(!\regs[9][25]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N57
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[10][25]~q  & ( \regs[8][25]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][25]~q  & ( \regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\regs[0][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][25]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[10][25]~q  & ( !\regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][25]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][25]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][25]~q  
// & ( !\regs[8][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][25]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[2][25]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][25]~q ),
	.datac(!\regs[0][25]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\regs[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N54
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[14][25]~q  & ( \regs[6][25]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][25]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][25]~q  & ( \regs[6][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[4][25]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][25]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) 
// ) ) # ( \regs[14][25]~q  & ( !\regs[6][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][25]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][25]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[14][25]~q  & ( !\regs[6][25]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][25]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][25]~q ))))) ) ) )

	.dataa(!\regs[4][25]~q ),
	.datab(!\regs[12][25]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\regs[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~0_combout  & ( \Mux6~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux6~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux6~3_combout ))) ) ) ) # ( !\Mux6~0_combout  & ( \Mux6~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\Mux6~2_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\Mux6~3_combout ))) ) ) ) # ( \Mux6~0_combout 
//  & ( !\Mux6~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\Mux6~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  
// & (\Mux6~3_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !\Mux6~0_combout  & ( !\Mux6~1_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux6~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux6~3_combout )))) ) ) )

	.dataa(!\Mux6~3_combout ),
	.datab(!\Mux6~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \aluin1_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( aluin1_A[26] & ( aluin1_A[28] & ( ((!aluin2_A[1] & ((aluin1_A[25]))) # (aluin2_A[1] & (aluin1_A[27]))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[26] & ( aluin1_A[28] & ( (!aluin2_A[1] & (((!aluin2_A[0] & aluin1_A[25])))) # 
// (aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[27]))) ) ) ) # ( aluin1_A[26] & ( !aluin1_A[28] & ( (!aluin2_A[1] & (((aluin1_A[25]) # (aluin2_A[0])))) # (aluin2_A[1] & (aluin1_A[27] & (!aluin2_A[0]))) ) ) ) # ( !aluin1_A[26] & ( !aluin1_A[28] & ( 
// (!aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[25]))) # (aluin2_A[1] & (aluin1_A[27])))) ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[25]),
	.datae(!aluin1_A[26]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( aluin1_A[31] & ( \ShiftRight0~18_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~16_combout ))) # (aluin2_A[2] & (\ShiftRight0~17_combout ))) # (aluin2_A[3]) ) ) ) # ( !aluin1_A[31] & ( \ShiftRight0~18_combout  & ( (!aluin2_A[2] 
// & (((aluin2_A[3]) # (\ShiftRight0~16_combout )))) # (aluin2_A[2] & (\ShiftRight0~17_combout  & ((!aluin2_A[3])))) ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~18_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~16_combout  & !aluin2_A[3])))) # (aluin2_A[2] & 
// (((aluin2_A[3])) # (\ShiftRight0~17_combout ))) ) ) ) # ( !aluin1_A[31] & ( !\ShiftRight0~18_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~16_combout ))) # (aluin2_A[2] & (\ShiftRight0~17_combout )))) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h3500350F35F035FF;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \ShiftRight0~19_combout  & ( (!\ShiftRight0~6_combout  & (((aluin2_A[4])) # (\ShiftRight0~24_combout ))) # (\ShiftRight0~6_combout  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~19_combout  & ( (!\ShiftRight0~6_combout  & 
// (\ShiftRight0~24_combout  & (!aluin2_A[4]))) # (\ShiftRight0~6_combout  & (((aluin1_A[31])))) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h440F440F770F770F;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( \Selector53~0_combout  & ( \Selector58~0_combout  & ( (!alufunc_A[2] & (!alufunc_A[0] & (!alufunc_A[1] & alufunc_A[5]))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[5]),
	.datae(!\Selector53~0_combout ),
	.dataf(!\Selector58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h0000000000000080;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~4_combout ) # (aluin2_A[2]))) ) ) # ( !\ShiftLeft0~3_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~4_combout  & !aluin2_A[3])) ) )

	.dataa(!aluin2_A[2]),
	.datab(gnd),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h0A000A005F005F00;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N3
cyclonev_lcell_comb \Selector53~4 (
// Equation(s):
// \Selector53~4_combout  = ( \Selector43~0_combout  & ( \ShiftLeft0~5_combout  & ( (\Selector58~0_combout  & (!alufunc_A[2] & (!alufunc_A[1] & alufunc_A[5]))) ) ) )

	.dataa(!\Selector58~0_combout ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[5]),
	.datae(!\Selector43~0_combout ),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~4 .extended_lut = "off";
defparam \Selector53~4 .lut_mask = 64'h0000000000000040;
defparam \Selector53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \Selector53~6 (
// Equation(s):
// \Selector53~6_combout  = ( \Selector53~4_combout  & ( \Selector56~7_combout  ) ) # ( !\Selector53~4_combout  & ( \Selector56~7_combout  & ( (((\Selector53~7_combout  & \Selector27~0_combout )) # (\Selector53~1_combout )) # (\Selector53~3_combout ) ) ) )

	.dataa(!\Selector53~3_combout ),
	.datab(!\Selector53~7_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector53~1_combout ),
	.datae(!\Selector53~4_combout ),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~6 .extended_lut = "off";
defparam \Selector53~6 .lut_mask = 64'h0000000057FFFFFF;
defparam \Selector53~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \wregval_M[24]~28 (
// Equation(s):
// \wregval_M[24]~28_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~28 .extended_lut = "off";
defparam \wregval_M[24]~28 .lut_mask = 64'h00003333FFFF3333;
defparam \wregval_M[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N9
cyclonev_lcell_comb \wregval_M[24]~27 (
// Equation(s):
// \wregval_M[24]~27_combout  = ( memaddr_M[24] & ( !\ldmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~27 .extended_lut = "off";
defparam \wregval_M[24]~27 .lut_mask = 64'h00000000F0F0F0F0;
defparam \wregval_M[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N28
dffeas \dmem_rtl_0_bypass[77] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N55
dffeas \dmem_rtl_0_bypass[78] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N48
cyclonev_lcell_comb \wregval_M[24]~29 (
// Equation(s):
// \wregval_M[24]~29_combout  = ( dmem_rtl_0_bypass[78] & ( \wregval_M[29]~4_combout  & ( ((!\dmem~6_combout  & (\wregval_M[24]~28_combout )) # (\dmem~6_combout  & ((dmem_rtl_0_bypass[77])))) # (\wregval_M[24]~27_combout ) ) ) ) # ( !dmem_rtl_0_bypass[78] & 
// ( \wregval_M[29]~4_combout  & ( (dmem_rtl_0_bypass[77]) # (\wregval_M[24]~27_combout ) ) ) ) # ( dmem_rtl_0_bypass[78] & ( !\wregval_M[29]~4_combout  & ( \wregval_M[24]~27_combout  ) ) ) # ( !dmem_rtl_0_bypass[78] & ( !\wregval_M[29]~4_combout  & ( 
// \wregval_M[24]~27_combout  ) ) )

	.dataa(!\wregval_M[24]~28_combout ),
	.datab(!\wregval_M[24]~27_combout ),
	.datac(!\dmem~6_combout ),
	.datad(!dmem_rtl_0_bypass[77]),
	.datae(!dmem_rtl_0_bypass[78]),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~29 .extended_lut = "off";
defparam \wregval_M[24]~29 .lut_mask = 64'h3333333333FF737F;
defparam \wregval_M[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N18
cyclonev_lcell_comb \regs[11][24]~feeder (
// Equation(s):
// \regs[11][24]~feeder_combout  = ( \wregval_M[24]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][24]~feeder .extended_lut = "off";
defparam \regs[11][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \regs[11][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[11][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N0
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[14][24]~q  & ( \regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][24]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][24]~q )))) ) ) ) # ( !\regs[14][24]~q  & ( \regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[11][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[15][24]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[14][24]~q  & ( !\regs[10][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][24]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][24]~q )))) ) ) ) # ( !\regs[14][24]~q  & ( !\regs[10][24]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[11][24]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[15][24]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[15][24]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\regs[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[7][24]~q  & ( \regs[6][24]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][24]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][24]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][24]~q  & ( \regs[6][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # 
// (\regs[2][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[3][24]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][24]~q  & ( !\regs[6][24]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][24]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[3][24]~q )))) ) ) ) # ( !\regs[7][24]~q  & ( !\regs[6][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][24]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][24]~q ))))) ) ) )

	.dataa(!\regs[2][24]~q ),
	.datab(!\regs[3][24]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\regs[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \regs[13][24]~q  & ( \regs[8][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[9][24]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[12][24]~q )))) ) ) ) # ( !\regs[13][24]~q  & ( \regs[8][24]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[9][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[12][24]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[13][24]~q  & ( !\regs[8][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[9][24]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[12][24]~q )))) ) ) ) # ( 
// !\regs[13][24]~q  & ( !\regs[8][24]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[9][24]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[12][24]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][24]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N18
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[5][24]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[4][24]~q ) ) ) ) # ( !\regs[5][24]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][24]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[5][24]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][24]~q )) ) ) ) # ( !\regs[5][24]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][24]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][24]~q )) ) ) )

	.dataa(!\regs[4][24]~q ),
	.datab(!\regs[1][24]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][24]~q ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux7~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux7~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux7~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux7~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # 
// (\Mux7~1_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux7~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux7~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux7~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux7~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// \Mux7~1_combout ) ) ) )

	.dataa(!\Mux7~3_combout ),
	.datab(!\Mux7~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N16
dffeas \aluin1_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N6
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( aluin1_A[25] & ( aluin1_A[26] & ( ((!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[24])))) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[25] & ( aluin1_A[26] & ( (!aluin2_A[0] & (aluin1_A[23] & ((!aluin2_A[1])))) # 
// (aluin2_A[0] & (((aluin2_A[1]) # (aluin1_A[24])))) ) ) ) # ( aluin1_A[25] & ( !aluin1_A[26] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[23]))) # (aluin2_A[0] & (((aluin1_A[24] & !aluin2_A[1])))) ) ) ) # ( !aluin1_A[25] & ( !aluin1_A[26] & ( 
// (!aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[24]))))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[25]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h470047CC473347FF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \Selector32~2_combout  & ( \ShiftRight0~30_combout  & ( (!alufunc_A[0] & ((aluin2_A[2]) # (\ShiftRight0~31_combout ))) ) ) ) # ( !\Selector32~2_combout  & ( \ShiftRight0~30_combout  & ( (!alufunc_A[0] & aluin1_A[31]) ) ) ) # ( 
// \Selector32~2_combout  & ( !\ShiftRight0~30_combout  & ( (!alufunc_A[0] & (\ShiftRight0~31_combout  & !aluin2_A[2])) ) ) ) # ( !\Selector32~2_combout  & ( !\ShiftRight0~30_combout  & ( (!alufunc_A[0] & aluin1_A[31]) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[2]),
	.datae(!\Selector32~2_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h0A0A22000A0A22AA;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N18
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0]) # (aluin1_A[20]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[21] & ( 
// (aluin1_A[20] & aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[21] & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))) ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[22]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~19_combout  & ( aluin2_A[3] & ( (aluin2_A[2]) # (\ShiftLeft0~18_combout ) ) ) ) # ( !\ShiftLeft0~19_combout  & ( aluin2_A[3] & ( (\ShiftLeft0~18_combout  & !aluin2_A[2]) ) ) ) # ( \ShiftLeft0~19_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[2] & (\ShiftLeft0~24_combout )) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[2] & (\ShiftLeft0~24_combout )) ) ) 
// )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h03F303F350505F5F;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( alufunc_A[0] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[4] & (((\ShiftLeft0~52_combout )))) # (aluin2_A[4] & (\ShiftLeft0~8_combout  & (!aluin2_A[3]))) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(!aluin2_A[4]),
	.datae(!alufunc_A[0]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h00000F4400000000;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~65_sumout )) # (alufunc_A[3] & ((\Add2~65_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin1_A[23] & ((!aluin2_A[23]) # (!alufunc_A[0]))) # 
// (aluin1_A[23] & (!aluin2_A[23] & !alufunc_A[0]))))) ) )

	.dataa(!\Add1~65_sumout ),
	.datab(!aluin1_A[23]),
	.datac(!aluin2_A[23]),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add2~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "on";
defparam \Selector35~5 .lut_mask = 64'h5500033F0F00FCC0;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \Selector27~0_combout  & ( \Selector35~5_combout  ) ) # ( !\Selector27~0_combout  & ( \Selector35~5_combout  & ( ((\Selector27~1_combout  & ((\Selector35~1_combout ) # (\Selector35~0_combout )))) # (\Selector35~3_combout ) ) ) ) 
// # ( \Selector27~0_combout  & ( !\Selector35~5_combout  & ( ((\Selector27~1_combout  & ((\Selector35~1_combout ) # (\Selector35~0_combout )))) # (\Selector35~3_combout ) ) ) ) # ( !\Selector27~0_combout  & ( !\Selector35~5_combout  & ( 
// ((\Selector27~1_combout  & ((\Selector35~1_combout ) # (\Selector35~0_combout )))) # (\Selector35~3_combout ) ) ) )

	.dataa(!\Selector35~3_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector35~1_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h557F557F557FFFFF;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \memaddr_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector35~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N45
cyclonev_lcell_comb \wregval_M[23]~31 (
// Equation(s):
// \wregval_M[23]~31_combout  = ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\Equal6~7_combout ) # (!\Equal6~6_combout ))) ) ) # ( !\ldmem_M~q  & ( memaddr_M[23] ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal6~7_combout ),
	.datac(!\Equal6~6_combout ),
	.datad(!memaddr_M[23]),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~31 .extended_lut = "off";
defparam \wregval_M[23]~31 .lut_mask = 64'h00FF00FFA8A8A8A8;
defparam \wregval_M[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N27
cyclonev_lcell_comb \wregval_M[23]~30 (
// Equation(s):
// \wregval_M[23]~30_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~30 .extended_lut = "off";
defparam \wregval_M[23]~30 .lut_mask = 64'h05050505AFAFAFAF;
defparam \wregval_M[23]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \wregval_M[23]~32 (
// Equation(s):
// \wregval_M[23]~32_combout  = ( \wregval_M[23]~30_combout  & ( \dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & dmem_rtl_0_bypass[75])) # (\wregval_M[23]~31_combout ) ) ) ) # ( !\wregval_M[23]~30_combout  & ( \dmem~6_combout  & ( 
// ((\wregval_M[29]~4_combout  & dmem_rtl_0_bypass[75])) # (\wregval_M[23]~31_combout ) ) ) ) # ( \wregval_M[23]~30_combout  & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & ((dmem_rtl_0_bypass[76]) # (dmem_rtl_0_bypass[75])))) # 
// (\wregval_M[23]~31_combout ) ) ) ) # ( !\wregval_M[23]~30_combout  & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & (dmem_rtl_0_bypass[75] & !dmem_rtl_0_bypass[76]))) # (\wregval_M[23]~31_combout ) ) ) )

	.dataa(!\wregval_M[29]~4_combout ),
	.datab(!dmem_rtl_0_bypass[75]),
	.datac(!dmem_rtl_0_bypass[76]),
	.datad(!\wregval_M[23]~31_combout ),
	.datae(!\wregval_M[23]~30_combout ),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~32 .extended_lut = "off";
defparam \wregval_M[23]~32 .lut_mask = 64'h10FF15FF11FF11FF;
defparam \wregval_M[23]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \regs[5][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[7][23]~q  & ( \regs[15][23]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][23]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][23]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][23]~q  & ( \regs[15][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][23]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[13][23]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][23]~q  
// & ( !\regs[15][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[5][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[13][23]~q )))) ) ) ) # ( !\regs[7][23]~q  & ( !\regs[15][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][23]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][23]~q ))))) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][23]~q ),
	.datae(!\regs[7][23]~q ),
	.dataf(!\regs[15][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[10][23]~q  & ( \regs[0][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[8][23]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[2][23]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][23]~q  & ( \regs[0][23]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[8][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[2][23]~q )))) ) ) ) # ( \regs[10][23]~q  & ( !\regs[0][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[8][23]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[2][23]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][23]~q  
// & ( !\regs[0][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[8][23]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[2][23]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][23]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][23]~q ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\regs[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[11][23]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[9][23]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][23]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[9][23]~q ) ) ) ) # ( \regs[11][23]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[1][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[3][23]~q )) ) ) ) # ( !\regs[11][23]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[1][23]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[3][23]~q )) ) ) )

	.dataa(!\regs[3][23]~q ),
	.datab(!\regs[1][23]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][23]~q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N42
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[14][23]~q  & ( \regs[4][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[12][23]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[6][23]~q ))) ) ) ) # ( !\regs[14][23]~q  & ( \regs[4][23]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[12][23]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][23]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[14][23]~q  & ( !\regs[4][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[12][23]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[6][23]~q ))) ) ) ) # ( !\regs[14][23]~q  
// & ( !\regs[4][23]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[12][23]~q  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[6][23]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[6][23]~q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\regs[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h0530053FF530F53F;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N15
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux8~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux8~3_combout )) ) ) ) # ( !\Mux8~1_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\Mux8~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux8~3_combout )) ) ) ) # ( \Mux8~1_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\Mux8~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux8~1_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \Mux8~0_combout ) ) 
// ) )

	.dataa(!\Mux8~3_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(!\Mux8~2_combout ),
	.datae(!\Mux8~1_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N16
dffeas \aluin1_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N0
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( aluin1_A[25] & ( aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))) ) ) ) # ( !aluin1_A[25] & ( aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))) ) ) ) # ( 
// aluin1_A[25] & ( !aluin2_A[1] & ( (!aluin2_A[0]) # (aluin1_A[24]) ) ) ) # ( !aluin1_A[25] & ( !aluin2_A[1] & ( (aluin1_A[24] & aluin2_A[0]) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[22]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[25]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N12
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[26] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[27] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[28] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[29] ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[29]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3]) # ((\ShiftLeft0~33_combout )))) # (aluin2_A[2] & (((\ShiftLeft0~32_combout )) # (aluin2_A[3]))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( 
// \ShiftLeft0~34_combout  & ( (!aluin2_A[2] & (aluin2_A[3] & (\ShiftLeft0~33_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~32_combout )) # (aluin2_A[3]))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3]) # 
// ((\ShiftLeft0~33_combout )))) # (aluin2_A[2] & (!aluin2_A[3] & ((\ShiftLeft0~32_combout )))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & (aluin2_A[3] & (\ShiftLeft0~33_combout ))) # (aluin2_A[2] & (!aluin2_A[3] & 
// ((\ShiftLeft0~32_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!\ShiftLeft0~32_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h02468ACE13579BDF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \ShiftLeft0~35_combout  & ( aluin2_A[4] & ( (!\Selector29~0_combout  & ((!\ShiftLeft0~11_combout ) # ((!alufunc_A[0]) # (\ShiftRight0~6_combout )))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( aluin2_A[4] & ( (!\Selector29~0_combout  
// & ((!\ShiftLeft0~11_combout ) # ((!alufunc_A[0]) # (\ShiftRight0~6_combout )))) ) ) ) # ( \ShiftLeft0~35_combout  & ( !aluin2_A[4] & ( (!\Selector29~0_combout  & ((!alufunc_A[0]) # (\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( 
// !aluin2_A[4] & ( !\Selector29~0_combout  ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector29~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'hF0F0F030F0B0F0B0;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N52
dffeas \regs[3][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N2
dffeas \regs[7][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \regs[2][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N20
dffeas \regs[6][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[6][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][28]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][28]~q ))) ) ) ) # ( !\regs[6][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[3][28]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][28]~q ))) ) ) ) # ( \regs[6][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][28]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[2][28]~q ) ) ) 
// )

	.dataa(!\regs[3][28]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[7][28]~q ),
	.datad(!\regs[2][28]~q ),
	.datae(!\regs[6][28]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N52
dffeas \regs[13][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N36
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( \wregval_M[28]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N37
dffeas \regs[8][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N16
dffeas \regs[12][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \regs[9][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N15
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[12][28]~q  & ( \regs[9][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[8][28]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][28]~q ))) ) ) ) # ( !\regs[12][28]~q  & ( \regs[9][28]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[8][28]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][28]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[12][28]~q  & ( !\regs[9][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][28]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][28]~q ))) ) ) ) # ( 
// !\regs[12][28]~q  & ( !\regs[9][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][28]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][28]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[13][28]~q ),
	.datab(!\regs[8][28]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[12][28]~q ),
	.dataf(!\regs[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N18
cyclonev_lcell_comb \regs[0][28]~feeder (
// Equation(s):
// \regs[0][28]~feeder_combout  = ( \wregval_M[28]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][28]~feeder .extended_lut = "off";
defparam \regs[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \regs[0][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N49
dffeas \regs[5][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \regs[4][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[4][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[1][28]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[5][28]~q ))) ) ) ) # ( !\regs[4][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[1][28]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[5][28]~q ))) ) ) ) # ( \regs[4][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[0][28]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[0][28]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[1][28]~q ),
	.datac(!\regs[0][28]~q ),
	.datad(!\regs[5][28]~q ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N46
dffeas \regs[14][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N43
dffeas \regs[10][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N38
dffeas \regs[11][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \regs[15][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N36
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[11][28]~q  & ( \regs[15][28]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][28]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][28]~q  & ( \regs[15][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[10][28]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[14][28]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[11][28]~q  & ( !\regs[15][28]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][28]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[14][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( !\regs[15][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][28]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[14][28]~q ),
	.datad(!\regs[10][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\regs[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N18
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux35~3_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux35~2_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \Mux35~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux35~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\Mux35~1_combout )) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux35~3_combout  & ( (\Mux35~2_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\Mux35~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux35~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\Mux35~1_combout )) ) ) )

	.dataa(!\Mux35~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\Mux35~1_combout ),
	.datad(!\Mux35~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(!\Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h03CF444403CF7777;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N24
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \Mux35~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux35~4_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & 
// \WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \aluin2_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28] .is_wysiwyg = "true";
defparam \aluin2_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N43
dffeas \regs[0][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N49
dffeas \regs[2][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N40
dffeas \regs[10][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N48
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[2][27]~q  & ( \regs[10][27]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][27]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][27]~q  & ( \regs[10][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[0][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][27]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[2][27]~q  & ( !\regs[10][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][27]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[2][27]~q  & ( !\regs[10][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][27]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][27]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][27]~q ),
	.datae(!\regs[2][27]~q ),
	.dataf(!\regs[10][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h202A707A252F757F;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \regs[5][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N43
dffeas \regs[15][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \regs[13][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \regs[7][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[13][27]~q  & ( \regs[7][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[5][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][27]~q )))) ) ) ) # ( !\regs[13][27]~q  & ( \regs[7][27]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[5][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][27]~q )))) ) ) ) # ( \regs[13][27]~q  & ( !\regs[7][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((\regs[15][27]~q )))) ) ) ) 
// # ( !\regs[13][27]~q  & ( !\regs[7][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][27]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][27]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[5][27]~q ),
	.datad(!\regs[15][27]~q ),
	.datae(!\regs[13][27]~q ),
	.dataf(!\regs[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N47
dffeas \regs[11][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \regs[1][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N41
dffeas \regs[3][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( \wregval_M[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \regs[9][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[3][27]~q  & ( \regs[9][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[1][27]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[11][27]~q ))) ) ) ) # ( !\regs[3][27]~q  & ( \regs[9][27]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[1][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][27]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[3][27]~q  & ( !\regs[9][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[1][27]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[11][27]~q ))) ) ) ) # ( 
// !\regs[3][27]~q  & ( !\regs[9][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[1][27]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][27]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][27]~q ),
	.datac(!\regs[1][27]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][27]~q ),
	.dataf(!\regs[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N52
dffeas \regs[12][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N20
dffeas \regs[14][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N38
dffeas \regs[6][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \regs[4][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \regs[6][27]~q  & ( \regs[4][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][27]~q )))) ) ) ) # ( !\regs[6][27]~q  & ( \regs[4][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][27]~q ))))) ) ) ) # ( \regs[6][27]~q  & ( !\regs[4][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][27]~q ))))) ) ) ) # ( !\regs[6][27]~q  & ( !\regs[4][27]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][27]~q ))))) ) ) )

	.dataa(!\regs[12][27]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[14][27]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][27]~q ),
	.dataf(!\regs[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux36~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\Mux36~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux36~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux36~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\Mux36~2_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux36~1_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux36~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux36~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux36~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\Mux36~2_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\Mux36~0_combout ),
	.datac(!\Mux36~3_combout ),
	.datad(!\Mux36~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h227705052277AFAF;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N45
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \Mux36~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux36~4_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & 
// \WideOr2~0_combout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h00550055FF55FF55;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N46
dffeas \aluin2_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27] .is_wysiwyg = "true";
defparam \aluin2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N21
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add1~54  ))

	.dataa(!aluin2_A[27]),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add1~50  ))

	.dataa(!aluin2_A[28]),
	.datab(gnd),
	.datac(!aluin1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( aluin2_A[29] ) + ( aluin1_A[29] ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( aluin2_A[29] ) + ( aluin1_A[29] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N21
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !aluin1_A[27] $ (aluin2_A[27]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( !aluin1_A[27] $ (aluin2_A[27]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~51  = SHARE((aluin1_A[27] & !aluin2_A[27]))

	.dataa(!aluin1_A[27]),
	.datab(gnd),
	.datac(!aluin2_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !aluin1_A[28] $ (aluin2_A[28]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( !aluin1_A[28] $ (aluin2_A[28]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~47  = SHARE((aluin1_A[28] & !aluin2_A[28]))

	.dataa(!aluin1_A[28]),
	.datab(gnd),
	.datac(!aluin2_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !aluin2_A[29] $ (aluin1_A[29]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !aluin2_A[29] $ (aluin1_A[29]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~43  = SHARE((!aluin2_A[29] & aluin1_A[29]))

	.dataa(gnd),
	.datab(!aluin2_A[29]),
	.datac(!aluin1_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~41_sumout )) # (alufunc_A[3] & ((\Add2~41_sumout )))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ ((((!aluin2_A[29] & ((!aluin1_A[29]) # (!alufunc_A[0]))) # 
// (aluin2_A[29] & (!aluin1_A[29] & !alufunc_A[0]))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add1~41_sumout ),
	.datac(!aluin2_A[29]),
	.datad(!aluin1_A[29]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "on";
defparam \Selector29~4 .lut_mask = 64'h2727555A00005AAA;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector29~4_combout  & ( \Selector27~9_combout  & ( (((\Selector27~1_combout  & !\Selector29~1_combout )) # (\Selector29~2_combout )) # (\Selector27~0_combout ) ) ) ) # ( !\Selector29~4_combout  & ( \Selector27~9_combout  & ( 
// ((\Selector27~1_combout  & !\Selector29~1_combout )) # (\Selector29~2_combout ) ) ) ) # ( \Selector29~4_combout  & ( !\Selector27~9_combout  & ( ((\Selector27~1_combout  & !\Selector29~1_combout )) # (\Selector27~0_combout ) ) ) ) # ( 
// !\Selector29~4_combout  & ( !\Selector27~9_combout  & ( (\Selector27~1_combout  & !\Selector29~1_combout ) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector29~2_combout ),
	.datad(!\Selector29~1_combout ),
	.datae(!\Selector29~4_combout ),
	.dataf(!\Selector27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h550077335F0F7F3F;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \memaddr_M[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector29~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N39
cyclonev_lcell_comb \wregval_M[29]~12 (
// Equation(s):
// \wregval_M[29]~12_combout  = (memaddr_M[29] & !\ldmem_M~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[29]),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~12 .extended_lut = "off";
defparam \wregval_M[29]~12 .lut_mask = 64'h0F000F000F000F00;
defparam \wregval_M[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N32
dffeas \dmem_rtl_0_bypass[88] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N43
dffeas \RTval_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[29] .is_wysiwyg = "true";
defparam \RTval_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N47
dffeas \wmemval_M[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N33
cyclonev_lcell_comb \wregval_M[29]~13 (
// Equation(s):
// \wregval_M[29]~13_combout  = (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )))

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~13 .extended_lut = "off";
defparam \wregval_M[29]~13 .lut_mask = 64'h505F505F505F505F;
defparam \wregval_M[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \dmem_rtl_0_bypass[87] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N27
cyclonev_lcell_comb \wregval_M[29]~14 (
// Equation(s):
// \wregval_M[29]~14_combout  = ( dmem_rtl_0_bypass[87] & ( \dmem~6_combout  & ( (\wregval_M[29]~4_combout ) # (\wregval_M[29]~12_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( \dmem~6_combout  & ( \wregval_M[29]~12_combout  ) ) ) # ( dmem_rtl_0_bypass[87] & 
// ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[88]) # (\wregval_M[29]~13_combout )))) # (\wregval_M[29]~12_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( !\dmem~6_combout  & ( ((dmem_rtl_0_bypass[88] & (\wregval_M[29]~4_combout 
//  & \wregval_M[29]~13_combout ))) # (\wregval_M[29]~12_combout ) ) ) )

	.dataa(!\wregval_M[29]~12_combout ),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\wregval_M[29]~4_combout ),
	.datad(!\wregval_M[29]~13_combout ),
	.datae(!dmem_rtl_0_bypass[87]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~14 .extended_lut = "off";
defparam \wregval_M[29]~14 .lut_mask = 64'h55575D5F55555F5F;
defparam \wregval_M[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N28
dffeas \regs[12][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N33
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[14][29]~q  & ( \regs[10][29]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[8][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][29]~q  & ( \regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[8][29]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[12][29]~q ))) ) ) ) # ( \regs[14][29]~q  & 
// ( !\regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[8][29]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\regs[12][29]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[14][29]~q  & ( !\regs[10][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[8][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[12][29]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][29]~q ),
	.datad(!\regs[8][29]~q ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\regs[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N18
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \regs[7][29]~q  & ( \regs[5][29]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][29]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][29]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][29]~q  & ( \regs[5][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[1][29]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[7][29]~q  & ( !\regs[5][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][29]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][29]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][29]~q 
//  & ( !\regs[5][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][29]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\regs[3][29]~q ))))) ) ) )

	.dataa(!\regs[1][29]~q ),
	.datab(!\regs[3][29]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\regs[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N12
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[6][29]~q  & ( \regs[4][29]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][29]~q  & ( \regs[4][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[0][29]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][29]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[6][29]~q  & ( 
// !\regs[4][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[0][29]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[2][29]~q ))) ) ) ) # ( !\regs[6][29]~q  & ( !\regs[4][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[0][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[2][29]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][29]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][29]~q ),
	.datae(!\regs[6][29]~q ),
	.dataf(!\regs[4][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[13][29]~q  & ( \regs[9][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][29]~q ))) ) ) ) # ( !\regs[13][29]~q  & ( \regs[9][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][29]~q )))) ) ) ) # ( \regs[13][29]~q  & ( !\regs[9][29]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][29]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][29]~q )))) ) ) ) # ( !\regs[13][29]~q  & ( !\regs[9][29]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][29]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][29]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[15][29]~q ),
	.datad(!\regs[11][29]~q ),
	.datae(!\regs[13][29]~q ),
	.dataf(!\regs[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux2~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux2~2_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux2~1_combout  ) ) ) 
// # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux2~0_combout  ) ) )

	.dataa(!\Mux2~1_combout ),
	.datab(!\Mux2~2_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(!\Mux2~3_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \aluin1_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( aluin1_A[31] & ( aluin2_A[1] & ( (aluin1_A[30]) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[31] & ( aluin2_A[1] & ( (!aluin2_A[0] & aluin1_A[30]) ) ) ) # ( aluin1_A[31] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[28])) # 
// (aluin2_A[0] & ((aluin1_A[29]))) ) ) ) # ( !aluin1_A[31] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[28])) # (aluin2_A[0] & ((aluin1_A[29]))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[28]),
	.datac(!aluin1_A[30]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[31]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h227722770A0A5F5F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \ShiftRight0~7_combout  & ( aluin1_A[31] & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftRight0~8_combout )))) # (aluin2_A[3] & (((aluin2_A[2])) # (\ShiftRight0~9_combout ))) ) ) ) # ( !\ShiftRight0~7_combout  & ( aluin1_A[31] & 
// ( (!aluin2_A[3] & (((aluin2_A[2] & \ShiftRight0~8_combout )))) # (aluin2_A[3] & (((aluin2_A[2])) # (\ShiftRight0~9_combout ))) ) ) ) # ( \ShiftRight0~7_combout  & ( !aluin1_A[31] & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftRight0~8_combout )))) # 
// (aluin2_A[3] & (\ShiftRight0~9_combout  & (!aluin2_A[2]))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !aluin1_A[31] & ( (!aluin2_A[3] & (((aluin2_A[2] & \ShiftRight0~8_combout )))) # (aluin2_A[3] & (\ShiftRight0~9_combout  & (!aluin2_A[2]))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~9_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( aluin1_A[31] & ( ((!aluin2_A[4] & (\ShiftRight0~15_combout )) # (aluin2_A[4] & ((\ShiftRight0~10_combout )))) # (\ShiftRight0~6_combout ) ) ) # ( !aluin1_A[31] & ( (!\ShiftRight0~6_combout  & ((!aluin2_A[4] & 
// (\ShiftRight0~15_combout )) # (aluin2_A[4] & ((\ShiftRight0~10_combout ))))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~15_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( \Selector54~0_combout  & ( \Selector58~0_combout  & ( (!alufunc_A[2] & (!alufunc_A[0] & (alufunc_A[5] & !alufunc_A[1]))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[1]),
	.datae(!\Selector54~0_combout ),
	.dataf(!\Selector58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h0000000000000800;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \Selector54~7 (
// Equation(s):
// \Selector54~7_combout  = ( \Selector27~0_combout  & ( \Selector56~7_combout  & ( (((\Selector54~1_combout ) # (\Selector54~3_combout )) # (\Selector54~8_combout )) # (\Selector54~4_combout ) ) ) ) # ( !\Selector27~0_combout  & ( \Selector56~7_combout  & ( 
// ((\Selector54~1_combout ) # (\Selector54~3_combout )) # (\Selector54~4_combout ) ) ) )

	.dataa(!\Selector54~4_combout ),
	.datab(!\Selector54~8_combout ),
	.datac(!\Selector54~3_combout ),
	.datad(!\Selector54~1_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~7 .extended_lut = "off";
defparam \Selector54~7 .lut_mask = 64'h000000005FFF7FFF;
defparam \Selector54~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \wregval_M[18]~45 (
// Equation(s):
// \wregval_M[18]~45_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~45 .extended_lut = "off";
defparam \wregval_M[18]~45 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \wregval_M[18]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \wregval_M[18]~47 (
// Equation(s):
// \wregval_M[18]~47_combout  = ( dmem_rtl_0_bypass[65] & ( \wregval_M[18]~45_combout  & ( (\wregval_M[29]~4_combout ) # (\wregval_M[18]~46_combout ) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \wregval_M[18]~45_combout  & ( ((\wregval_M[29]~4_combout  & 
// (dmem_rtl_0_bypass[66] & !\dmem~6_combout ))) # (\wregval_M[18]~46_combout ) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\wregval_M[18]~45_combout  & ( ((\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[66]) # (\dmem~6_combout )))) # (\wregval_M[18]~46_combout ) 
// ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\wregval_M[18]~45_combout  & ( \wregval_M[18]~46_combout  ) ) )

	.dataa(!\wregval_M[18]~46_combout ),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!dmem_rtl_0_bypass[66]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\wregval_M[18]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~47 .extended_lut = "off";
defparam \wregval_M[18]~47 .lut_mask = 64'h5555757757557777;
defparam \wregval_M[18]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N34
dffeas \regs[0][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[5][18]~q  & ( \regs[1][18]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][18]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][18]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][18]~q  & ( \regs[1][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[0][18]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][18]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[5][18]~q  & ( !\regs[1][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][18]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][18]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[5][18]~q 
//  & ( !\regs[1][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][18]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[4][18]~q ))))) ) ) )

	.dataa(!\regs[0][18]~q ),
	.datab(!\regs[4][18]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\regs[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[7][18]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[6][18]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][18]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[6][18]~q ) ) ) ) # ( \regs[7][18]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][18]~q )) ) ) ) # ( !\regs[7][18]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][18]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[6][18]~q ),
	.datac(!\regs[3][18]~q ),
	.datad(!\regs[2][18]~q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[14][18]~q  & ( \regs[10][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][18]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][18]~q ))) ) ) ) # ( !\regs[14][18]~q  & ( \regs[10][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][18]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][18]~q )))) ) ) ) # ( \regs[14][18]~q  & ( !\regs[10][18]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][18]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][18]~q )))) ) ) ) # ( !\regs[14][18]~q  & ( !\regs[10][18]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][18]~q )))) ) ) )

	.dataa(!\regs[15][18]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[11][18]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\regs[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[13][18]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[12][18]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][18]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[12][18]~q ) ) ) ) # ( \regs[13][18]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][18]~q )) ) ) ) # ( !\regs[13][18]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][18]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][18]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][18]~q ),
	.datac(!\regs[8][18]~q ),
	.datad(!\regs[12][18]~q ),
	.datae(!\regs[13][18]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~3_combout  & ( \Mux13~1_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux13~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux13~2_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux13~3_combout  & ( \Mux13~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & (\Mux13~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux13~2_combout ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux13~3_combout  & ( !\Mux13~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux13~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux13~2_combout ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux13~3_combout  & ( !\Mux13~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux13~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux13~2_combout ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\Mux13~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\Mux13~2_combout ),
	.datae(!\Mux13~3_combout ),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N14
dffeas \aluin1_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( aluin1_A[18] & ( aluin1_A[16] & ( ((!aluin2_A[1] & ((aluin1_A[19]))) # (aluin2_A[1] & (aluin1_A[17]))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[16] & ( (!aluin2_A[1] & (((aluin1_A[19] & !aluin2_A[0])))) # 
// (aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[17]))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[16] & ( (!aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[19])))) # (aluin2_A[1] & (aluin1_A[17] & ((!aluin2_A[0])))) ) ) ) # ( !aluin1_A[18] & ( !aluin1_A[16] & ( 
// (!aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[19]))) # (aluin2_A[1] & (aluin1_A[17])))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[19]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~19_combout  & ( aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftLeft0~7_combout ) ) ) ) # ( !\ShiftLeft0~19_combout  & ( aluin2_A[3] & ( (aluin2_A[2] & \ShiftLeft0~7_combout ) ) ) ) # ( \ShiftLeft0~19_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~24_combout ))) # (aluin2_A[2] & (\ShiftLeft0~18_combout )) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~24_combout ))) # (aluin2_A[2] & (\ShiftLeft0~18_combout )) ) ) 
// )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h35353535000FF0FF;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N9
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \ShiftLeft0~6_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~57_combout )) # (aluin2_A[4] & ((!\ShiftLeft0~12_combout ))) ) ) # ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[4] & \ShiftLeft0~57_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~57_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h0C0C0C0C3F0C3F0C;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( !\ShiftRight0~6_combout  & ( (!alufunc_A[0] & !aluin2_A[4]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[0]),
	.datac(gnd),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'hCC000000CC000000;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = (!alufunc_A[0] & aluin1_A[31])

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~55_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~55_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "on";
defparam \Selector39~4 .lut_mask = 64'h0000000002000200;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!aluin1_A[15]),
	.datac(!aluin2_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( aluin2_A[16] ) + ( aluin1_A[16] ) + ( \Add1~22  ))
// \Add1~110  = CARRY(( aluin2_A[16] ) + ( aluin1_A[16] ) + ( \Add1~22  ))

	.dataa(!aluin1_A[16]),
	.datab(gnd),
	.datac(!aluin2_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N51
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(!aluin2_A[17]),
	.datac(!aluin1_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( aluin1_A[18] ) + ( aluin2_A[18] ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( aluin1_A[18] ) + ( aluin2_A[18] ) + ( \Add1~106  ))

	.dataa(!aluin1_A[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( aluin2_A[19] ) + ( aluin1_A[19] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( aluin2_A[19] ) + ( aluin1_A[19] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!aluin2_A[19]),
	.datac(!aluin1_A[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \Selector39~8 (
// Equation(s):
// \Selector39~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add1~97_sumout )))) # (alufunc_A[3] & (\Add2~97_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[19]) # ((!aluin1_A[19])))) # 
// (alufunc_A[0] & (!aluin2_A[19] & ((!aluin1_A[19])))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[19]),
	.datad(!\Add1~97_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[19]),
	.datag(!\Add2~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~8 .extended_lut = "on";
defparam \Selector39~8 .lut_mask = 64'h048C5656048C6A6A;
defparam \Selector39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \Selector39~8_combout  & ( \Selector27~7_combout  & ( (((\Selector27~0_combout ) # (\Selector39~4_combout )) # (\Selector39~0_combout )) # (\Selector39~2_combout ) ) ) ) # ( !\Selector39~8_combout  & ( \Selector27~7_combout  & ( 
// ((\Selector39~4_combout ) # (\Selector39~0_combout )) # (\Selector39~2_combout ) ) ) ) # ( \Selector39~8_combout  & ( !\Selector27~7_combout  & ( ((\Selector27~0_combout ) # (\Selector39~4_combout )) # (\Selector39~2_combout ) ) ) ) # ( 
// !\Selector39~8_combout  & ( !\Selector27~7_combout  & ( (\Selector39~4_combout ) # (\Selector39~2_combout ) ) ) )

	.dataa(!\Selector39~2_combout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\Selector39~4_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector39~8_combout ),
	.dataf(!\Selector27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h5F5F5FFF7F7F7FFF;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N49
dffeas \memaddr_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector39~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \wregval_M[19]~43 (
// Equation(s):
// \wregval_M[19]~43_combout  = ( \Equal6~6_combout  & ( (!\ldmem_M~q  & (((memaddr_M[19])))) # (\ldmem_M~q  & (!\WideNor0~combout  & (!\Equal6~7_combout ))) ) ) # ( !\Equal6~6_combout  & ( (!\ldmem_M~q  & ((memaddr_M[19]))) # (\ldmem_M~q  & 
// (!\WideNor0~combout )) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal6~7_combout ),
	.datac(!memaddr_M[19]),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~43 .extended_lut = "off";
defparam \wregval_M[19]~43 .lut_mask = 64'h0FAA0FAA0F880F88;
defparam \wregval_M[19]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \RTval_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[19] .is_wysiwyg = "true";
defparam \RTval_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \wmemval_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[67]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[67]~feeder_combout  = ( wmemval_M[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N37
dffeas \dmem_rtl_0_bypass[67] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N52
dffeas \dmem_rtl_0_bypass[68] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \wregval_M[19]~42 (
// Equation(s):
// \wregval_M[19]~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~42 .extended_lut = "off";
defparam \wregval_M[19]~42 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \wregval_M[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \wregval_M[19]~44 (
// Equation(s):
// \wregval_M[19]~44_combout  = ( \wregval_M[19]~42_combout  & ( \dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & dmem_rtl_0_bypass[67])) # (\wregval_M[19]~43_combout ) ) ) ) # ( !\wregval_M[19]~42_combout  & ( \dmem~6_combout  & ( 
// ((\wregval_M[29]~4_combout  & dmem_rtl_0_bypass[67])) # (\wregval_M[19]~43_combout ) ) ) ) # ( \wregval_M[19]~42_combout  & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & ((dmem_rtl_0_bypass[68]) # (dmem_rtl_0_bypass[67])))) # 
// (\wregval_M[19]~43_combout ) ) ) ) # ( !\wregval_M[19]~42_combout  & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & (dmem_rtl_0_bypass[67] & !dmem_rtl_0_bypass[68]))) # (\wregval_M[19]~43_combout ) ) ) )

	.dataa(!\wregval_M[19]~43_combout ),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!dmem_rtl_0_bypass[67]),
	.datad(!dmem_rtl_0_bypass[68]),
	.datae(!\wregval_M[19]~42_combout ),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~44 .extended_lut = "off";
defparam \wregval_M[19]~44 .lut_mask = 64'h5755577757575757;
defparam \wregval_M[19]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N22
dffeas \regs[15][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[13][19]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][19]~q ) ) ) ) # ( !\regs[13][19]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[15][19]~q  & \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[13][19]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][19]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[7][19]~q )) ) ) ) # ( !\regs[13][19]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[5][19]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[7][19]~q )) ) ) )

	.dataa(!\regs[15][19]~q ),
	.datab(!\regs[7][19]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[5][19]~q ),
	.datae(!\regs[13][19]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[3][19]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[9][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[11][19]~q ))) ) ) ) # ( !\regs[3][19]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[9][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[11][19]~q ))) ) ) ) # ( \regs[3][19]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[1][19]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][19]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[1][19]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][19]~q ),
	.datac(!\regs[11][19]~q ),
	.datad(!\regs[1][19]~q ),
	.datae(!\regs[3][19]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[6][19]~q  & ( \regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][19]~q )))) ) ) ) # ( !\regs[6][19]~q  & ( \regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][19]~q ))))) ) ) ) # ( \regs[6][19]~q  & ( !\regs[4][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][19]~q ))))) ) ) ) # ( !\regs[6][19]~q  & ( !\regs[4][19]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[12][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[14][19]~q ))))) ) ) )

	.dataa(!\regs[12][19]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[14][19]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][19]~q ),
	.dataf(!\regs[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[2][19]~q  & ( \regs[0][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][19]~q )))) ) ) ) # ( !\regs[2][19]~q  & ( \regs[0][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][19]~q ))))) ) ) ) # ( \regs[2][19]~q  & ( !\regs[0][19]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][19]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][19]~q ))))) ) ) ) # ( !\regs[2][19]~q  & ( !\regs[0][19]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][19]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[10][19]~q ))))) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][19]~q ),
	.datae(!\regs[2][19]~q ),
	.dataf(!\regs[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~1_combout  & ( \Mux44~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux44~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux44~3_combout ))) ) ) ) # ( !\Mux44~1_combout  & ( \Mux44~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux44~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux44~3_combout )))) ) ) ) # ( \Mux44~1_combout  & ( !\Mux44~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux44~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux44~3_combout )))) ) ) ) # ( !\Mux44~1_combout  & ( !\Mux44~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux44~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux44~3_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\Mux44~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\Mux44~2_combout ),
	.datae(!\Mux44~1_combout ),
	.dataf(!\Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( \Mux44~4_combout  & ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( !\Mux44~4_combout  & ( \WideOr2~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( \Mux44~4_combout  & ( !\WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux44~4_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h0000FFFF33333333;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \aluin2_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19] .is_wysiwyg = "true";
defparam \aluin2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \Selector38~8 (
// Equation(s):
// \Selector38~8_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add1~77_sumout ))) # (alufunc_A[3] & (\Add2~77_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin1_A[20] & ((!aluin2_A[20]) # ((!alufunc_A[0])))) # 
// (aluin1_A[20] & (!aluin2_A[20] & ((!alufunc_A[0])))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!aluin1_A[20]),
	.datac(!aluin2_A[20]),
	.datad(!\Add1~77_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~8 .extended_lut = "on";
defparam \Selector38~8 .lut_mask = 64'h05AF565600006A6A;
defparam \Selector38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[13] ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[15] ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[14] ) ) ) # ( !aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[16] ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[13]),
	.datac(!aluin1_A[14]),
	.datad(!aluin1_A[15]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[20])))) # (aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[17]))) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0]) # 
// (aluin1_A[20])))) # (aluin2_A[1] & (aluin1_A[17] & ((aluin2_A[0])))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[19] & ( (!aluin2_A[1] & (((aluin1_A[20] & !aluin2_A[0])))) # (aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[17]))) ) ) ) # ( !aluin1_A[18] & ( 
// !aluin1_A[19] & ( (!aluin2_A[1] & (((aluin1_A[20] & !aluin2_A[0])))) # (aluin2_A[1] & (aluin1_A[17] & ((aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~36_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~42_combout )) # (aluin2_A[3] & ((\ShiftLeft0~37_combout ))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~42_combout 
// )) # (aluin2_A[3] & ((\ShiftLeft0~37_combout ))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !aluin2_A[2] & ( (aluin2_A[3]) # (\ShiftLeft0~41_combout ) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !aluin2_A[2] & ( (\ShiftLeft0~41_combout  & !aluin2_A[3]) ) ) )

	.dataa(!\ShiftLeft0~42_combout ),
	.datab(!\ShiftLeft0~41_combout ),
	.datac(!\ShiftLeft0~37_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h330033FF550F550F;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \ShiftLeft0~56_combout  & ( (!aluin2_A[4]) # (\ShiftLeft0~2_combout ) ) ) # ( !\ShiftLeft0~56_combout  & ( (\ShiftLeft0~2_combout  & aluin2_A[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~2_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~10_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "on";
defparam \Selector38~4 .lut_mask = 64'h0000000002000200;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N27
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \Selector38~0_combout  & ( \Selector38~4_combout  ) ) # ( !\Selector38~0_combout  & ( \Selector38~4_combout  ) ) # ( \Selector38~0_combout  & ( !\Selector38~4_combout  & ( (((\Selector38~8_combout  & \Selector27~0_combout )) # 
// (\Selector38~2_combout )) # (\Selector27~7_combout ) ) ) ) # ( !\Selector38~0_combout  & ( !\Selector38~4_combout  & ( ((\Selector38~8_combout  & \Selector27~0_combout )) # (\Selector38~2_combout ) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\Selector38~2_combout ),
	.datac(!\Selector38~8_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector38~0_combout ),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h333F777FFFFFFFFF;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N28
dffeas \memaddr_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector38~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N18
cyclonev_lcell_comb \wregval_M[20]~39 (
// Equation(s):
// \wregval_M[20]~39_combout  = (memaddr_M[20] & !\ldmem_M~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[20]),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~39 .extended_lut = "off";
defparam \wregval_M[20]~39 .lut_mask = 64'h0F000F000F000F00;
defparam \wregval_M[20]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N21
cyclonev_lcell_comb \wregval_M[20]~40 (
// Equation(s):
// \wregval_M[20]~40_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~40 .extended_lut = "off";
defparam \wregval_M[20]~40 .lut_mask = 64'h0F0F0F0F33333333;
defparam \wregval_M[20]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N54
cyclonev_lcell_comb \wregval_M[20]~41 (
// Equation(s):
// \wregval_M[20]~41_combout  = ( \wregval_M[20]~40_combout  & ( \dmem~6_combout  & ( ((dmem_rtl_0_bypass[69] & \wregval_M[29]~4_combout )) # (\wregval_M[20]~39_combout ) ) ) ) # ( !\wregval_M[20]~40_combout  & ( \dmem~6_combout  & ( ((dmem_rtl_0_bypass[69] 
// & \wregval_M[29]~4_combout )) # (\wregval_M[20]~39_combout ) ) ) ) # ( \wregval_M[20]~40_combout  & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & ((dmem_rtl_0_bypass[69]) # (dmem_rtl_0_bypass[70])))) # (\wregval_M[20]~39_combout ) ) ) ) # ( 
// !\wregval_M[20]~40_combout  & ( !\dmem~6_combout  & ( ((!dmem_rtl_0_bypass[70] & (dmem_rtl_0_bypass[69] & \wregval_M[29]~4_combout ))) # (\wregval_M[20]~39_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[70]),
	.datab(!dmem_rtl_0_bypass[69]),
	.datac(!\wregval_M[20]~39_combout ),
	.datad(!\wregval_M[29]~4_combout ),
	.datae(!\wregval_M[20]~40_combout ),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~41 .extended_lut = "off";
defparam \wregval_M[20]~41 .lut_mask = 64'h0F2F0F7F0F3F0F3F;
defparam \wregval_M[20]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N22
dffeas \regs[1][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N15
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[5][20]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[1][20]~q ) ) ) ) # ( !\regs[5][20]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[1][20]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[5][20]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][20]~q ))) ) ) ) # ( !\regs[5][20]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[0][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[4][20]~q ))) ) ) )

	.dataa(!\regs[1][20]~q ),
	.datab(!\regs[0][20]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][20]~q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[7][20]~q  & ( \regs[3][20]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][20]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][20]~q  & ( \regs[3][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # 
// (\regs[2][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[6][20]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][20]~q  & ( !\regs[3][20]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][20]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[6][20]~q )))) ) ) ) # ( !\regs[7][20]~q  & ( !\regs[3][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[2][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[6][20]~q ))))) ) ) )

	.dataa(!\regs[2][20]~q ),
	.datab(!\regs[6][20]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\regs[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[13][20]~q  & ( \regs[9][20]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][20]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][20]~q  & ( \regs[9][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) 
// # (\regs[8][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[12][20]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[13][20]~q  & ( !\regs[9][20]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][20]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[12][20]~q )))) ) ) ) # ( !\regs[13][20]~q  & ( !\regs[9][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[8][20]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[12][20]~q ))))) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[12][20]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[14][20]~q  & ( \regs[15][20]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[10][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][20]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][20]~q  & ( \regs[15][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[10][20]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[11][20]~q ))) ) ) ) # ( \regs[14][20]~q 
//  & ( !\regs[15][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[10][20]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[11][20]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][20]~q  & ( !\regs[15][20]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[10][20]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][20]~q )))) ) ) )

	.dataa(!\regs[11][20]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[10][20]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\regs[15][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N6
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~1_combout  & ( \Mux11~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux11~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux11~2_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux11~1_combout  & ( \Mux11~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & (\Mux11~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux11~2_combout ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux11~1_combout  & ( !\Mux11~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux11~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux11~2_combout ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux11~1_combout  & ( !\Mux11~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux11~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux11~2_combout ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\Mux11~0_combout ),
	.datac(!\Mux11~2_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\Mux11~1_combout ),
	.dataf(!\Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h220A770A225F775F;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \aluin1_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N12
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0]) # (aluin1_A[22]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[21] & ( (!aluin2_A[0] & ((aluin1_A[19]))) # (aluin2_A[0] & (aluin1_A[20])) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[21] & ( 
// (aluin1_A[22] & aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[21] & ( (!aluin2_A[0] & ((aluin1_A[19]))) # (aluin2_A[0] & (aluin1_A[20])) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[20]),
	.datad(!aluin1_A[19]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( aluin2_A[3] & ( \ShiftRight0~30_combout  & ( (!aluin2_A[2]) # (aluin1_A[31]) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~30_combout  & ( (!aluin2_A[2] & (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~31_combout ))) ) 
// ) ) # ( aluin2_A[3] & ( !\ShiftRight0~30_combout  & ( (aluin2_A[2] & aluin1_A[31]) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~30_combout  & ( (!aluin2_A[2] & (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~31_combout ))) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h447703034477CFCF;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( aluin2_A[4] & ( !\ShiftRight0~6_combout  & ( (!alufunc_A[0] & \ShiftRight0~55_combout ) ) ) ) # ( !aluin2_A[4] & ( !\ShiftRight0~6_combout  & ( (alufunc_A[0] & (!\ShiftLeft0~12_combout  & \ShiftLeft0~6_combout )) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~55_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h0050222200000000;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N33
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = (!\Selector55~1_combout  & !\Selector55~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector55~1_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'hF000F000F000F000;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( \Selector56~7_combout  & ( \Selector55~5_combout  & ( ((\Selector55~7_combout  & \Selector27~0_combout )) # (\Selector55~3_combout ) ) ) ) # ( \Selector56~7_combout  & ( !\Selector55~5_combout  & ( (((\Selector55~7_combout  & 
// \Selector27~0_combout )) # (\Selector27~1_combout )) # (\Selector55~3_combout ) ) ) )

	.dataa(!\Selector55~7_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector55~3_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector56~7_combout ),
	.dataf(!\Selector55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h00001FFF00001F1F;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \wregval_M[16]~51 (
// Equation(s):
// \wregval_M[16]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~51 .extended_lut = "off";
defparam \wregval_M[16]~51 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \wregval_M[16]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N15
cyclonev_lcell_comb \wregval_M[16]~52 (
// Equation(s):
// \wregval_M[16]~52_combout  = ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout ))) ) ) # ( !\ldmem_M~q  & ( memaddr_M[16] ) )

	.dataa(!\Equal6~6_combout ),
	.datab(!memaddr_M[16]),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal6~7_combout ),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~52 .extended_lut = "off";
defparam \wregval_M[16]~52 .lut_mask = 64'h33333333F0A0F0A0;
defparam \wregval_M[16]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \dmem_rtl_0_bypass[62] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \wregval_M[16]~53 (
// Equation(s):
// \wregval_M[16]~53_combout  = ( dmem_rtl_0_bypass[62] & ( \wregval_M[29]~4_combout  & ( ((!\dmem~6_combout  & ((\wregval_M[16]~51_combout ))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[61]))) # (\wregval_M[16]~52_combout ) ) ) ) # ( !dmem_rtl_0_bypass[62] & 
// ( \wregval_M[29]~4_combout  & ( (\wregval_M[16]~52_combout ) # (dmem_rtl_0_bypass[61]) ) ) ) # ( dmem_rtl_0_bypass[62] & ( !\wregval_M[29]~4_combout  & ( \wregval_M[16]~52_combout  ) ) ) # ( !dmem_rtl_0_bypass[62] & ( !\wregval_M[29]~4_combout  & ( 
// \wregval_M[16]~52_combout  ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[61]),
	.datac(!\wregval_M[16]~51_combout ),
	.datad(!\wregval_M[16]~52_combout ),
	.datae(!dmem_rtl_0_bypass[62]),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~53 .extended_lut = "off";
defparam \wregval_M[16]~53 .lut_mask = 64'h00FF00FF33FF1BFF;
defparam \wregval_M[16]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N49
dffeas \regs[15][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[14][16]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][16]~q ) ) ) ) # ( !\regs[14][16]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[15][16]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[14][16]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[10][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[11][16]~q ))) ) ) )

	.dataa(!\regs[15][16]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[10][16]~q ),
	.datad(!\regs[11][16]~q ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[5][16]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][16]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][16]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[4][16]~q ) ) ) ) # ( \regs[5][16]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][16]~q )) ) ) ) # ( !\regs[5][16]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][16]~q )) ) ) )

	.dataa(!\regs[1][16]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[0][16]~q ),
	.datad(!\regs[4][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[7][16]~q  & ( \regs[6][16]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][16]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][16]~q  & ( \regs[6][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # 
// (\regs[2][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[3][16]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[7][16]~q  & ( !\regs[6][16]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][16]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\regs[3][16]~q )))) ) ) ) # ( !\regs[7][16]~q  & ( !\regs[6][16]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[2][16]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[3][16]~q ))))) ) ) )

	.dataa(!\regs[2][16]~q ),
	.datab(!\regs[3][16]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\regs[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[13][16]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[12][16]~q ) ) ) ) # ( !\regs[13][16]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[12][16]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[13][16]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][16]~q )) ) ) ) # ( !\regs[13][16]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][16]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][16]~q )) ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\regs[8][16]~q ),
	.datac(!\regs[12][16]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][16]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h335533550F000FFF;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~2_combout  & ( \Mux15~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\Mux15~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # ((\Mux15~3_combout )))) ) ) ) # ( !\Mux15~2_combout  & ( \Mux15~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux15~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # ((\Mux15~3_combout )))) ) ) ) # ( \Mux15~2_combout  & ( !\Mux15~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\Mux15~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux15~3_combout ))) ) ) ) # ( !\Mux15~2_combout  
// & ( !\Mux15~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux15~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux15~3_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\Mux15~3_combout ),
	.datad(!\Mux15~0_combout ),
	.datae(!\Mux15~2_combout ),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \aluin1_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N42
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( aluin2_A[0] & ( aluin1_A[15] & ( (!aluin2_A[1]) # (aluin1_A[17]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[15] & ( (!aluin2_A[1] & ((aluin1_A[14]))) # (aluin2_A[1] & (aluin1_A[16])) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[15] & ( 
// (aluin2_A[1] & aluin1_A[17]) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[15] & ( (!aluin2_A[1] & ((aluin1_A[14]))) # (aluin2_A[1] & (aluin1_A[16])) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[17]),
	.datad(!aluin1_A[14]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~50_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~51_combout )) # (aluin2_A[2] & ((\ShiftRight0~34_combout ))) ) ) ) # ( !\ShiftRight0~50_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & 
// (\ShiftRight0~51_combout )) # (aluin2_A[2] & ((\ShiftRight0~34_combout ))) ) ) ) # ( \ShiftRight0~50_combout  & ( !aluin2_A[3] & ( (aluin2_A[2]) # (\ShiftRight0~49_combout ) ) ) ) # ( !\ShiftRight0~50_combout  & ( !aluin2_A[3] & ( (\ShiftRight0~49_combout 
//  & !aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~51_combout ),
	.datab(!\ShiftRight0~49_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\ShiftRight0~50_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h30303F3F505F505F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N15
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( !\ShiftRight0~6_combout  & ( (!alufunc_A[0] & ((!aluin2_A[4] & (\ShiftRight0~52_combout )) # (aluin2_A[4] & ((\ShiftRight0~48_combout ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~52_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~48_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h202A202A00000000;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N39
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( !aluin2_A[2] & ( (alufunc_A[0] & (!aluin2_A[4] & !aluin2_A[3])) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h5000500000000000;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( \ShiftRight0~6_combout  & ( \Selector27~2_combout  ) ) # ( !\ShiftRight0~6_combout  & ( (\Selector56~1_combout  & \ShiftLeft0~16_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector56~1_combout ),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'h0303030300FF00FF;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \Selector56~8 (
// Equation(s):
// \Selector56~8_combout  = (!\Selector56~2_combout  & !\Selector56~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector56~2_combout ),
	.datad(!\Selector56~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~8 .extended_lut = "off";
defparam \Selector56~8 .lut_mask = 64'hF000F000F000F000;
defparam \Selector56~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = ( alufunc_A[3] & ( !aluin2_A[2] $ (aluin1_A[2]) ) ) # ( !alufunc_A[3] & ( !aluin2_A[2] $ (!aluin1_A[2]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~4 .extended_lut = "off";
defparam \Selector56~4 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \Selector56~5 (
// Equation(s):
// \Selector56~5_combout  = ( alufunc_A[2] & ( !alufunc_A[0] & ( (\Selector56~4_combout  & (alufunc_A[1] & \Selector56~0_combout )) ) ) )

	.dataa(!\Selector56~4_combout ),
	.datab(!alufunc_A[1]),
	.datac(!\Selector56~0_combout ),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~5 .extended_lut = "off";
defparam \Selector56~5 .lut_mask = 64'h0000010100000000;
defparam \Selector56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Selector56~9 (
// Equation(s):
// \Selector56~9_combout  = ( \Selector56~10_combout  & ( \Selector56~7_combout  & ( (((!\Selector56~8_combout  & \Selector27~1_combout )) # (\Selector56~5_combout )) # (\Selector27~0_combout ) ) ) ) # ( !\Selector56~10_combout  & ( \Selector56~7_combout  & 
// ( ((!\Selector56~8_combout  & \Selector27~1_combout )) # (\Selector56~5_combout ) ) ) )

	.dataa(!\Selector56~8_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector56~5_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector56~10_combout ),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~9 .extended_lut = "off";
defparam \Selector56~9 .lut_mask = 64'h000000000FAF3FBF;
defparam \Selector56~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \wregval_M[21]~36 (
// Equation(s):
// \wregval_M[21]~36_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~36 .extended_lut = "off";
defparam \wregval_M[21]~36 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wregval_M[21]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N0
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = !alufunc_A[3] $ (!aluin2_A[21] $ (aluin1_A[21]))

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!aluin2_A[21]),
	.datad(!aluin1_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h5AA55AA55AA55AA5;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N54
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \Selector37~1_combout  & ( !alufunc_A[0] & ( (alufunc_A[1] & (\Selector56~0_combout  & alufunc_A[2])) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector56~0_combout ),
	.datac(gnd),
	.datad(!alufunc_A[2]),
	.datae(!\Selector37~1_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h0000001100000000;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~19_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "on";
defparam \Selector37~4 .lut_mask = 64'h0000000002000200;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~34_combout  & ( ((!aluin2_A[3] & (\ShiftLeft0~33_combout )) # (aluin2_A[3] & ((\ShiftLeft0~9_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~34_combout  & 
// ( (!aluin2_A[3] & (((aluin2_A[2])) # (\ShiftLeft0~33_combout ))) # (aluin2_A[3] & (((!aluin2_A[2] & \ShiftLeft0~9_combout )))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~33_combout  & (!aluin2_A[2]))) # 
// (aluin2_A[3] & (((\ShiftLeft0~9_combout ) # (aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & (\ShiftLeft0~33_combout )) # (aluin2_A[3] & ((\ShiftLeft0~9_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \ShiftLeft0~5_combout  & ( (\ShiftLeft0~55_combout ) # (aluin2_A[4]) ) ) # ( !\ShiftLeft0~5_combout  & ( (!aluin2_A[4] & \ShiftLeft0~55_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Selector37~8 (
// Equation(s):
// \Selector37~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & ((\Add1~73_sumout ))) # (alufunc_A[3] & (\Add2~73_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin1_A[21]) # ((!aluin2_A[21])))) # 
// (alufunc_A[0] & (!aluin1_A[21] & (!aluin2_A[21]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin1_A[21]),
	.datac(!aluin2_A[21]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~73_sumout ),
	.datag(!\Add2~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~8 .extended_lut = "on";
defparam \Selector37~8 .lut_mask = 64'h000A17E8AA0A17E8;
defparam \Selector37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \Selector37~0_combout  & ( \Selector37~8_combout  & ( (((\Selector37~4_combout ) # (\Selector37~2_combout )) # (\Selector27~0_combout )) # (\Selector27~7_combout ) ) ) ) # ( !\Selector37~0_combout  & ( \Selector37~8_combout  & ( 
// ((\Selector37~4_combout ) # (\Selector37~2_combout )) # (\Selector27~0_combout ) ) ) ) # ( \Selector37~0_combout  & ( !\Selector37~8_combout  & ( ((\Selector37~4_combout ) # (\Selector37~2_combout )) # (\Selector27~7_combout ) ) ) ) # ( 
// !\Selector37~0_combout  & ( !\Selector37~8_combout  & ( (\Selector37~4_combout ) # (\Selector37~2_combout ) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector37~4_combout ),
	.datae(!\Selector37~0_combout ),
	.dataf(!\Selector37~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'h0FFF5FFF3FFF7FFF;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \memaddr_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector37~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \wregval_M[21]~37 (
// Equation(s):
// \wregval_M[21]~37_combout  = ( \ldmem_M~q  & ( memaddr_M[21] & ( (!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout ))) ) ) ) # ( !\ldmem_M~q  & ( memaddr_M[21] ) ) # ( \ldmem_M~q  & ( !memaddr_M[21] & ( (!\WideNor0~combout  & 
// ((!\Equal6~6_combout ) # (!\Equal6~7_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Equal6~6_combout ),
	.datac(!\Equal6~7_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!memaddr_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~37 .extended_lut = "off";
defparam \wregval_M[21]~37 .lut_mask = 64'h0000FC00FFFFFC00;
defparam \wregval_M[21]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N44
dffeas \dmem_rtl_0_bypass[72] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N59
dffeas \dmem_rtl_0_bypass[71] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N57
cyclonev_lcell_comb \wregval_M[21]~38 (
// Equation(s):
// \wregval_M[21]~38_combout  = ( dmem_rtl_0_bypass[71] & ( \wregval_M[29]~4_combout  & ( (((!dmem_rtl_0_bypass[72]) # (\dmem~6_combout )) # (\wregval_M[21]~37_combout )) # (\wregval_M[21]~36_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( 
// \wregval_M[29]~4_combout  & ( ((\wregval_M[21]~36_combout  & (dmem_rtl_0_bypass[72] & !\dmem~6_combout ))) # (\wregval_M[21]~37_combout ) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\wregval_M[29]~4_combout  & ( \wregval_M[21]~37_combout  ) ) ) # ( 
// !dmem_rtl_0_bypass[71] & ( !\wregval_M[29]~4_combout  & ( \wregval_M[21]~37_combout  ) ) )

	.dataa(!\wregval_M[21]~36_combout ),
	.datab(!\wregval_M[21]~37_combout ),
	.datac(!dmem_rtl_0_bypass[72]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~38 .extended_lut = "off";
defparam \wregval_M[21]~38 .lut_mask = 64'h333333333733F7FF;
defparam \wregval_M[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \regs[9][21]~feeder (
// Equation(s):
// \regs[9][21]~feeder_combout  = ( \wregval_M[21]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][21]~feeder .extended_lut = "off";
defparam \regs[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N46
dffeas \regs[9][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[11][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[9][21]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][21]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[9][21]~q ) ) ) ) # ( \regs[11][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][21]~q ))) ) ) ) # ( !\regs[11][21]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[3][21]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][21]~q ),
	.datac(!\regs[1][21]~q ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[10][21]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[8][21]~q ) ) ) ) # ( !\regs[10][21]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[8][21]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[10][21]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][21]~q ))) ) ) ) # ( !\regs[10][21]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][21]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][21]~q ))) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!\regs[0][21]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[7][21]~q  & ( \regs[13][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[5][21]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[15][21]~q )))) ) ) ) # ( !\regs[7][21]~q  & ( \regs[13][21]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][21]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[15][21]~q )))) ) ) ) # ( \regs[7][21]~q  & ( !\regs[13][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[5][21]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[15][21]~q  & \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( !\regs[7][21]~q  & ( !\regs[13][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][21]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[15][21]~q  & \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][21]~q ),
	.datac(!\regs[15][21]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][21]~q ),
	.dataf(!\regs[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h220522AF770577AF;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[14][21]~q  & ( \regs[4][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[6][21]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[12][21]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][21]~q  & ( \regs[4][21]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[6][21]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[12][21]~q )))) ) ) ) # ( \regs[14][21]~q  & ( !\regs[4][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[6][21]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[12][21]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][21]~q 
//  & ( !\regs[4][21]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[6][21]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[12][21]~q )))) ) ) )

	.dataa(!\regs[6][21]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[12][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\regs[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~3_combout  & ( \Mux10~1_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux10~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux10~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux10~3_combout  & ( \Mux10~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & ((\Mux10~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux10~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout 
// )))) ) ) ) # ( \Mux10~3_combout  & ( !\Mux10~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux10~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux10~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux10~3_combout  & ( !\Mux10~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux10~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux10~2_combout )))) ) ) )

	.dataa(!\Mux10~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\Mux10~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\Mux10~3_combout ),
	.dataf(!\Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \aluin1_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N0
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & ((aluin1_A[20]))) # (aluin2_A[0] & (aluin1_A[21]))) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0])))) # (aluin2_A[1] & 
// ((!aluin2_A[0] & ((aluin1_A[20]))) # (aluin2_A[0] & (aluin1_A[21])))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[19] & ( (!aluin2_A[1] & (((!aluin2_A[0])))) # (aluin2_A[1] & ((!aluin2_A[0] & ((aluin1_A[20]))) # (aluin2_A[0] & (aluin1_A[21])))) ) ) ) # ( 
// !aluin1_A[18] & ( !aluin1_A[19] & ( (aluin2_A[1] & ((!aluin2_A[0] & ((aluin1_A[20]))) # (aluin2_A[0] & (aluin1_A[21])))) ) ) )

	.dataa(!aluin1_A[21]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~37_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftRight0~35_combout ))) # (aluin2_A[3] & (((\ShiftRight0~36_combout ) # (aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~34_combout  & 
// ( \ShiftRight0~37_combout  & ( (!aluin2_A[3] & (\ShiftRight0~35_combout  & (aluin2_A[2]))) # (aluin2_A[3] & (((\ShiftRight0~36_combout ) # (aluin2_A[2])))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[3] & 
// (((!aluin2_A[2])) # (\ShiftRight0~35_combout ))) # (aluin2_A[3] & (((!aluin2_A[2] & \ShiftRight0~36_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[3] & (\ShiftRight0~35_combout  & (aluin2_A[2]))) # 
// (aluin2_A[3] & (((!aluin2_A[2] & \ShiftRight0~36_combout )))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~35_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N54
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \ShiftRight0~38_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~6_combout  & ((!aluin2_A[4]) # (\Selector44~0_combout )))) ) ) # ( !\ShiftRight0~38_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~6_combout  & \Selector44~0_combout )) 
// ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h0808080888088808;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( \Selector27~0_combout  & ( \Selector44~2_combout  & ( ((\Selector44~4_combout ) # (\Selector27~1_combout )) # (\Selector44~8_combout ) ) ) ) # ( !\Selector27~0_combout  & ( \Selector44~2_combout  & ( (\Selector44~4_combout ) # 
// (\Selector27~1_combout ) ) ) ) # ( \Selector27~0_combout  & ( !\Selector44~2_combout  & ( (((\Selector27~1_combout  & \Selector44~1_combout )) # (\Selector44~4_combout )) # (\Selector44~8_combout ) ) ) ) # ( !\Selector27~0_combout  & ( 
// !\Selector44~2_combout  & ( ((\Selector27~1_combout  & \Selector44~1_combout )) # (\Selector44~4_combout ) ) ) )

	.dataa(!\Selector44~8_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector44~1_combout ),
	.datad(!\Selector44~4_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h03FF57FF33FF77FF;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \memaddr_M[14]~feeder (
// Equation(s):
// \memaddr_M[14]~feeder_combout  = \Selector44~5_combout 

	.dataa(gnd),
	.datab(!\Selector44~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[14]~feeder .extended_lut = "off";
defparam \memaddr_M[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \memaddr_M[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \memaddr_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N57
cyclonev_lcell_comb \wregval_M[11]~71 (
// Equation(s):
// \wregval_M[11]~71_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~71 .extended_lut = "off";
defparam \wregval_M[11]~71 .lut_mask = 64'h00550055FF55FF55;
defparam \wregval_M[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \wregval_M[11]~73 (
// Equation(s):
// \wregval_M[11]~73_combout  = ( \wregval_M[11]~71_combout  & ( \wregval_M[29]~4_combout  & ( (!dmem_rtl_0_bypass[51]) # (((!\dmem~6_combout  & dmem_rtl_0_bypass[52])) # (\wregval_M[11]~72_combout )) ) ) ) # ( !\wregval_M[11]~71_combout  & ( 
// \wregval_M[29]~4_combout  & ( ((!dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~6_combout )))) # (\wregval_M[11]~72_combout ) ) ) ) # ( \wregval_M[11]~71_combout  & ( !\wregval_M[29]~4_combout  & ( \wregval_M[11]~72_combout  ) ) ) # ( 
// !\wregval_M[11]~71_combout  & ( !\wregval_M[29]~4_combout  & ( \wregval_M[11]~72_combout  ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!dmem_rtl_0_bypass[52]),
	.datad(!\wregval_M[11]~72_combout ),
	.datae(!\wregval_M[11]~71_combout ),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~73 .extended_lut = "off";
defparam \wregval_M[11]~73 .lut_mask = 64'h00FF00FFC4FFCEFF;
defparam \wregval_M[11]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N26
dffeas \regs[6][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[14][11]~q  & ( \regs[4][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[6][11]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[12][11]~q )))) ) ) ) # ( !\regs[14][11]~q  & ( \regs[4][11]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[6][11]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[12][11]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[14][11]~q  & ( !\regs[4][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[6][11]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[12][11]~q )))) ) ) ) # ( 
// !\regs[14][11]~q  & ( !\regs[4][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[6][11]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[12][11]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[6][11]~q ),
	.datab(!\regs[12][11]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\regs[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \regs[7][11]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][11]~q ) ) ) ) # ( !\regs[7][11]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[15][11]~q  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][11]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][11]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][11]~q ))) ) ) ) # ( !\regs[7][11]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][11]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][11]~q ))) ) ) )

	.dataa(!\regs[5][11]~q ),
	.datab(!\regs[15][11]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][11]~q ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[11][11]~q  & ( \regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[3][11]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[9][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( \regs[1][11]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[3][11]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][11]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][11]~q  & ( !\regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[3][11]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[9][11]~q ))) ) ) ) # ( !\regs[11][11]~q  
// & ( !\regs[1][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[3][11]~q  & \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[9][11]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][11]~q ),
	.datac(!\regs[3][11]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\regs[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[10][11]~q  & ( \regs[2][11]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][11]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][11]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][11]~q  & ( \regs[2][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[0][11]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[10][11]~q  & ( !\regs[2][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][11]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[10][11]~q  & ( !\regs[2][11]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][11]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][11]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[0][11]~q ),
	.datac(!\regs[8][11]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h220A225F770A775F;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N9
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~2_combout  & ( \Mux20~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux20~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux20~3_combout )))) ) ) ) # ( !\Mux20~2_combout  & ( \Mux20~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux20~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux20~3_combout ))))) ) ) ) # ( \Mux20~2_combout  & ( !\Mux20~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux20~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux20~3_combout ))))) ) ) ) # ( !\Mux20~2_combout  & ( !\Mux20~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux20~1_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux20~3_combout ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\Mux20~1_combout ),
	.datac(!\Mux20~3_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\Mux20~2_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N10
dffeas \aluin1_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( aluin1_A[11] & ( aluin1_A[9] & ( ((!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & ((aluin1_A[10])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & 
// ((aluin1_A[10]))))) # (aluin2_A[0] & (((aluin2_A[1])))) ) ) ) # ( aluin1_A[11] & ( !aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & ((aluin1_A[10]))))) # (aluin2_A[0] & (((!aluin2_A[1])))) ) ) ) # ( !aluin1_A[11] & ( 
// !aluin1_A[9] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & ((aluin1_A[10]))))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[0]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h50305F30503F5F3F;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N12
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \ShiftLeft0~36_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~37_combout )) # (aluin2_A[3] & ((\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~37_combout 
// )) # (aluin2_A[3] & ((\ShiftLeft0~0_combout ))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftLeft0~1_combout ) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !aluin2_A[2] & ( (\ShiftLeft0~1_combout  & aluin2_A[3]) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h0033FF33550F550F;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N3
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftLeft0~38_combout  & ( (!\ShiftRight0~6_combout  & (!aluin2_A[4] & ((alufunc_A[0])))) # (\ShiftRight0~6_combout  & (((aluin1_A[31] & !alufunc_A[0])))) ) ) # ( !\ShiftLeft0~38_combout  & ( (aluin1_A[31] & 
// (\ShiftRight0~6_combout  & !alufunc_A[0])) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0300030003A003A0;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \Selector46~6_combout  & ( \Selector27~0_combout  & ( ((\Selector46~10_combout ) # (\Selector46~2_combout )) # (\Selector27~1_combout ) ) ) ) # ( !\Selector46~6_combout  & ( \Selector27~0_combout  & ( (((\Selector46~0_combout  & 
// \Selector27~1_combout )) # (\Selector46~10_combout )) # (\Selector46~2_combout ) ) ) ) # ( \Selector46~6_combout  & ( !\Selector27~0_combout  & ( (\Selector46~2_combout ) # (\Selector27~1_combout ) ) ) ) # ( !\Selector46~6_combout  & ( 
// !\Selector27~0_combout  & ( ((\Selector46~0_combout  & \Selector27~1_combout )) # (\Selector46~2_combout ) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!\Selector46~10_combout ),
	.datae(!\Selector46~6_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h1F1F3F3F1FFF3FFF;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \memaddr_M[12]~feeder (
// Equation(s):
// \memaddr_M[12]~feeder_combout  = ( \Selector46~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[12]~feeder .extended_lut = "off";
defparam \memaddr_M[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N49
dffeas \memaddr_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N33
cyclonev_lcell_comb \wregval_M[12]~57 (
// Equation(s):
// \wregval_M[12]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~57 .extended_lut = "off";
defparam \wregval_M[12]~57 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \wregval_M[12]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \wregval_M[12]~58 (
// Equation(s):
// \wregval_M[12]~58_combout  = ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout ))) ) ) # ( !\ldmem_M~q  & ( memaddr_M[12] ) )

	.dataa(!\Equal6~6_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!memaddr_M[12]),
	.datad(!\Equal6~7_combout ),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~58 .extended_lut = "off";
defparam \wregval_M[12]~58 .lut_mask = 64'h0F0F0F0FCC88CC88;
defparam \wregval_M[12]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~1_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N2
dffeas \dmem_rtl_0_bypass[53] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \dmem_rtl_0_bypass[54] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N51
cyclonev_lcell_comb \wregval_M[12]~59 (
// Equation(s):
// \wregval_M[12]~59_combout  = ( dmem_rtl_0_bypass[54] & ( \dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & !dmem_rtl_0_bypass[53])) # (\wregval_M[12]~58_combout ) ) ) ) # ( !dmem_rtl_0_bypass[54] & ( \dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & 
// !dmem_rtl_0_bypass[53])) # (\wregval_M[12]~58_combout ) ) ) ) # ( dmem_rtl_0_bypass[54] & ( !\dmem~6_combout  & ( ((\wregval_M[12]~57_combout  & \wregval_M[29]~4_combout )) # (\wregval_M[12]~58_combout ) ) ) ) # ( !dmem_rtl_0_bypass[54] & ( 
// !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & !dmem_rtl_0_bypass[53])) # (\wregval_M[12]~58_combout ) ) ) )

	.dataa(!\wregval_M[12]~57_combout ),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!\wregval_M[12]~58_combout ),
	.datad(!dmem_rtl_0_bypass[53]),
	.datae(!dmem_rtl_0_bypass[54]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~59 .extended_lut = "off";
defparam \wregval_M[12]~59 .lut_mask = 64'h3F0F1F1F3F0F3F0F;
defparam \wregval_M[12]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N8
dffeas \regs[15][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[14][12]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[15][12]~q ) ) ) ) # ( !\regs[14][12]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[15][12]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[14][12]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[10][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][12]~q )) ) ) ) # ( !\regs[14][12]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[10][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][12]~q )) ) ) )

	.dataa(!\regs[15][12]~q ),
	.datab(!\regs[11][12]~q ),
	.datac(!\regs[10][12]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[13][12]~q  & ( \regs[12][12]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][12]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][12]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][12]~q  & ( \regs[12][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[8][12]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][12]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[13][12]~q  & ( !\regs[12][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][12]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][12]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[13][12]~q  & ( !\regs[12][12]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[8][12]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[9][12]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][12]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][12]~q ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h202A252F707A757F;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[7][12]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[6][12]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][12]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[6][12]~q ) ) ) ) # ( \regs[7][12]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][12]~q )) ) ) ) # ( !\regs[7][12]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][12]~q )) ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regs[6][12]~q ),
	.datad(!\regs[2][12]~q ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[5][12]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[4][12]~q ) ) ) ) # ( !\regs[5][12]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][12]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[5][12]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][12]~q )) ) ) ) # ( !\regs[5][12]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][12]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][12]~q )) ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\regs[4][12]~q ),
	.datac(!\regs[0][12]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux19~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux19~3_combout )) ) ) ) # ( !\Mux19~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & ((\Mux19~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux19~3_combout )) ) ) ) # ( \Mux19~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\Mux19~2_combout ) ) ) ) # ( !\Mux19~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & \Mux19~2_combout ) ) ) )

	.dataa(!\Mux19~3_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\Mux19~1_combout ),
	.datad(!\Mux19~2_combout ),
	.datae(!\Mux19~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \aluin1_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( aluin1_A[10] & ( aluin2_A[1] & ( (aluin1_A[11]) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[10] & ( aluin2_A[1] & ( (!aluin2_A[0] & aluin1_A[11]) ) ) ) # ( aluin1_A[10] & ( !aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[13]))) # 
// (aluin2_A[0] & (aluin1_A[12])) ) ) ) # ( !aluin1_A[10] & ( !aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[13]))) # (aluin2_A[0] & (aluin1_A[12])) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[12]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[13]),
	.datae(!aluin1_A[10]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~9_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~10_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )) ) ) ) # ( !\ShiftLeft0~9_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~10_combout 
// ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )) ) ) ) # ( \ShiftLeft0~9_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftLeft0~4_combout ) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !aluin2_A[2] & ( (\ShiftLeft0~4_combout  & aluin2_A[3]) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h0033FF330F550F55;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \Selector43~0_combout  & ( \ShiftLeft0~11_combout  & ( (\Selector58~0_combout  & (!alufunc_A[1] & (alufunc_A[5] & !alufunc_A[2]))) ) ) )

	.dataa(!\Selector58~0_combout ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~0_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h0000000000000400;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N57
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( \Selector45~4_combout  ) # ( !\Selector45~4_combout  & ( (((\Selector45~8_combout  & \Selector27~0_combout )) # (\Selector45~5_combout )) # (\Selector45~1_combout ) ) )

	.dataa(!\Selector45~1_combout ),
	.datab(!\Selector45~5_combout ),
	.datac(!\Selector45~8_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\Selector45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \memaddr_M[13]~feeder (
// Equation(s):
// \memaddr_M[13]~feeder_combout  = \Selector45~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector45~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[13]~feeder .extended_lut = "off";
defparam \memaddr_M[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memaddr_M[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N55
dffeas \memaddr_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N57
cyclonev_lcell_comb \wregval_M[13]~54 (
// Equation(s):
// \wregval_M[13]~54_combout  = ( memaddr_M[13] & ( !\ldmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!memaddr_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~54 .extended_lut = "off";
defparam \wregval_M[13]~54 .lut_mask = 64'h00000000FF00FF00;
defparam \wregval_M[13]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N56
dffeas \dmem_rtl_0_bypass[56] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \RTval_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[13] .is_wysiwyg = "true";
defparam \RTval_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \wmemval_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N38
dffeas \dmem_rtl_0_bypass[55] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N0
cyclonev_lcell_comb \wregval_M[13]~55 (
// Equation(s):
// \wregval_M[13]~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~55 .extended_lut = "off";
defparam \wregval_M[13]~55 .lut_mask = 64'h303030303F3F3F3F;
defparam \wregval_M[13]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N36
cyclonev_lcell_comb \wregval_M[13]~56 (
// Equation(s):
// \wregval_M[13]~56_combout  = ( dmem_rtl_0_bypass[55] & ( \wregval_M[13]~55_combout  & ( (\wregval_M[13]~54_combout ) # (\wregval_M[29]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \wregval_M[13]~55_combout  & ( ((\wregval_M[29]~4_combout  & 
// (dmem_rtl_0_bypass[56] & !\dmem~6_combout ))) # (\wregval_M[13]~54_combout ) ) ) ) # ( dmem_rtl_0_bypass[55] & ( !\wregval_M[13]~55_combout  & ( ((\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[56]) # (\dmem~6_combout )))) # (\wregval_M[13]~54_combout ) 
// ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\wregval_M[13]~55_combout  & ( \wregval_M[13]~54_combout  ) ) )

	.dataa(!\wregval_M[29]~4_combout ),
	.datab(!\wregval_M[13]~54_combout ),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\wregval_M[13]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~56 .extended_lut = "off";
defparam \wregval_M[13]~56 .lut_mask = 64'h3333737737337777;
defparam \wregval_M[13]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \regs[1][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[11][13]~q  & ( \regs[3][13]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][13]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][13]~q  & ( \regs[3][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[1][13]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[9][13]~q )))) ) ) ) # ( \regs[11][13]~q  & 
// ( !\regs[3][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[1][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\regs[9][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[11][13]~q  & ( !\regs[3][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[1][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[9][13]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\regs[1][13]~q ),
	.datad(!\regs[9][13]~q ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\regs[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \regs[8][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[10][13]~q  & ( \regs[0][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[2][13]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[8][13]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][13]~q  & ( \regs[0][13]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[2][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[8][13]~q )))) ) ) ) # ( \regs[10][13]~q  & ( !\regs[0][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[2][13]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[8][13]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][13]~q  
// & ( !\regs[0][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[2][13]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[8][13]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][13]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][13]~q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\regs[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[14][13]~q  & ( \regs[6][13]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][13]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][13]~q  & ( \regs[6][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[4][13]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][13]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[14][13]~q  & 
// ( !\regs[6][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[4][13]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[12][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( !\regs[6][13]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[4][13]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[12][13]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][13]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[7][13]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][13]~q ) ) ) ) # ( !\regs[7][13]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[15][13]~q  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][13]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][13]~q ))) ) ) ) # ( !\regs[7][13]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[5][13]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[13][13]~q ))) ) ) )

	.dataa(!\regs[15][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][13]~q ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux18~3_combout  & ( (\Mux18~2_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux18~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux18~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\Mux18~1_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux18~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \Mux18~2_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\Mux18~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux18~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\Mux18~1_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\Mux18~2_combout ),
	.datac(!\Mux18~0_combout ),
	.datad(!\Mux18~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h0A5F22220A5F7777;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N37
dffeas \aluin1_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[14] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[13] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[12] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[11] ) ) )

	.dataa(!aluin1_A[14]),
	.datab(!aluin1_A[13]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[12]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( \ShiftRight0~27_combout  & ( aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftRight0~31_combout ) ) ) ) # ( !\ShiftRight0~27_combout  & ( aluin2_A[2] & ( (aluin2_A[3] & \ShiftRight0~31_combout ) ) ) ) # ( \ShiftRight0~27_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~26_combout )) # (aluin2_A[3] & ((\ShiftRight0~28_combout ))) ) ) ) # ( !\ShiftRight0~27_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~26_combout )) # (aluin2_A[3] & ((\ShiftRight0~28_combout ))) 
// ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\ShiftRight0~27_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h474747470033CCFF;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \Selector47~6 (
// Equation(s):
// \Selector47~6_combout  = ( !\ShiftLeft0~12_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~6_combout  & ((!aluin2_A[4] & ((\ShiftRight0~60_combout ))) # (aluin2_A[4] & (\ShiftRight0~30_combout ))))) ) ) # ( \ShiftLeft0~12_combout  & ( (!alufunc_A[0] & 
// (!\ShiftRight0~6_combout  & ((!aluin2_A[4] & ((\ShiftRight0~60_combout ))) # (aluin2_A[4] & (aluin1_A[31]))))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!alufunc_A[0]),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~60_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftRight0~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~6 .extended_lut = "on";
defparam \Selector47~6 .lut_mask = 64'h048C048C00000000;
defparam \Selector47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( \Selector47~0_combout  & ( \Selector47~2_combout  ) ) # ( !\Selector47~0_combout  & ( \Selector47~2_combout  ) ) # ( \Selector47~0_combout  & ( !\Selector47~2_combout  & ( ((\Selector47~10_combout  & \Selector27~0_combout )) # 
// (\Selector27~1_combout ) ) ) ) # ( !\Selector47~0_combout  & ( !\Selector47~2_combout  & ( (!\Selector47~6_combout  & (((\Selector47~10_combout  & \Selector27~0_combout )))) # (\Selector47~6_combout  & (((\Selector47~10_combout  & \Selector27~0_combout )) 
// # (\Selector27~1_combout ))) ) ) )

	.dataa(!\Selector47~6_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector47~10_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector47~0_combout ),
	.dataf(!\Selector47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h111F333FFFFFFFFF;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \memaddr_M[11]~feeder (
// Equation(s):
// \memaddr_M[11]~feeder_combout  = \Selector47~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector47~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[11]~feeder .extended_lut = "off";
defparam \memaddr_M[11]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \memaddr_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N52
dffeas \memaddr_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N9
cyclonev_lcell_comb \wregval_M[10]~74 (
// Equation(s):
// \wregval_M[10]~74_combout  = (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~74 .extended_lut = "off";
defparam \wregval_M[10]~74 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \wregval_M[10]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \wregval_M[10]~75 (
// Equation(s):
// \wregval_M[10]~75_combout  = ( \WideNor0~combout  & ( (!\ldmem_M~q  & memaddr_M[10]) ) ) # ( !\WideNor0~combout  & ( (!\ldmem_M~q  & (((memaddr_M[10])))) # (\ldmem_M~q  & ((!\Equal6~7_combout ) # ((!\Equal6~6_combout )))) ) )

	.dataa(!\Equal6~7_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[10]),
	.datad(!\Equal6~6_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~75 .extended_lut = "off";
defparam \wregval_M[10]~75 .lut_mask = 64'h3F2E3F2E0C0C0C0C;
defparam \wregval_M[10]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N33
cyclonev_lcell_comb \wregval_M[10]~76 (
// Equation(s):
// \wregval_M[10]~76_combout  = ( \dmem~6_combout  & ( \wregval_M[29]~4_combout  & ( (!dmem_rtl_0_bypass[49]) # (\wregval_M[10]~75_combout ) ) ) ) # ( !\dmem~6_combout  & ( \wregval_M[29]~4_combout  & ( ((!dmem_rtl_0_bypass[50] & (!dmem_rtl_0_bypass[49])) # 
// (dmem_rtl_0_bypass[50] & ((\wregval_M[10]~74_combout )))) # (\wregval_M[10]~75_combout ) ) ) ) # ( \dmem~6_combout  & ( !\wregval_M[29]~4_combout  & ( \wregval_M[10]~75_combout  ) ) ) # ( !\dmem~6_combout  & ( !\wregval_M[29]~4_combout  & ( 
// \wregval_M[10]~75_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(!dmem_rtl_0_bypass[50]),
	.datac(!\wregval_M[10]~74_combout ),
	.datad(!\wregval_M[10]~75_combout ),
	.datae(!\dmem~6_combout ),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~76 .extended_lut = "off";
defparam \wregval_M[10]~76 .lut_mask = 64'h00FF00FF8BFFAAFF;
defparam \wregval_M[10]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \regs[1][10]~feeder (
// Equation(s):
// \regs[1][10]~feeder_combout  = ( \wregval_M[10]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][10]~feeder .extended_lut = "off";
defparam \regs[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \regs[1][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[4][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][10]~q ) ) ) ) # ( !\regs[4][10]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[5][10]~q ) ) ) ) # ( \regs[4][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][10]~q )) ) ) ) # ( !\regs[4][10]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][10]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[1][10]~q ),
	.datac(!\regs[5][10]~q ),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[4][10]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[11][10]~q  & ( \regs[14][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[10][10]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[15][10]~q )))) ) ) ) # ( !\regs[11][10]~q  & ( \regs[14][10]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[10][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[15][10]~q )))) ) ) ) # ( \regs[11][10]~q  & ( !\regs[14][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[10][10]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[15][10]~q )))) ) ) ) # ( 
// !\regs[11][10]~q  & ( !\regs[14][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[10][10]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[15][10]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][10]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\regs[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[6][10]~q  & ( \regs[2][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][10]~q ))) ) ) ) # ( !\regs[6][10]~q  & ( \regs[2][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][10]~q )))) ) ) ) # ( \regs[6][10]~q  & ( !\regs[2][10]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][10]~q )))) ) ) ) # ( !\regs[6][10]~q  & ( !\regs[2][10]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][10]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][10]~q )))) ) ) )

	.dataa(!\regs[7][10]~q ),
	.datab(!\regs[3][10]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][10]~q ),
	.dataf(!\regs[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[12][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[9][10]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][10]~q ))) ) ) ) # ( !\regs[12][10]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  
// & (\regs[9][10]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][10]~q ))) ) ) ) # ( \regs[12][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[8][10]~q ) ) ) ) # ( !\regs[12][10]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[8][10]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[9][10]~q ),
	.datab(!\regs[8][10]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[13][10]~q ),
	.datae(!\regs[12][10]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux53~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\Mux53~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux53~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux53~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\Mux53~2_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux53~1_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \Mux53~3_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux53~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux53~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\Mux53~2_combout ))) ) ) )

	.dataa(!\Mux53~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\Mux53~3_combout ),
	.datad(!\Mux53~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\Mux53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h447703034477CFCF;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & ( (\Mux53~4_combout ) # (\WideOr2~0_combout ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & ( (!\WideOr2~0_combout  & 
// \Mux53~4_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\Mux53~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N10
dffeas \aluin2_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Selector48~9 (
// Equation(s):
// \Selector48~9_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & (\Add1~117_sumout )) # (alufunc_A[3] & ((\Add2~117_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[10]) # (!aluin1_A[10]))) # 
// (alufunc_A[0] & (!aluin2_A[10] & !aluin1_A[10]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Add1~117_sumout ),
	.datac(!aluin2_A[10]),
	.datad(!aluin1_A[10]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add2~117_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~9 .extended_lut = "on";
defparam \Selector48~9 .lut_mask = 64'h2222055F0A0AFAA0;
defparam \Selector48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \Selector48~1_combout  & ( \Selector48~5_combout  ) ) # ( !\Selector48~1_combout  & ( \Selector48~5_combout  ) ) # ( \Selector48~1_combout  & ( !\Selector48~5_combout  & ( ((\Selector48~9_combout  & \Selector27~0_combout )) # 
// (\Selector27~1_combout ) ) ) ) # ( !\Selector48~1_combout  & ( !\Selector48~5_combout  & ( (!\Selector48~9_combout  & (((\Selector48~3_combout  & \Selector27~1_combout )))) # (\Selector48~9_combout  & (((\Selector48~3_combout  & \Selector27~1_combout )) # 
// (\Selector27~0_combout ))) ) ) )

	.dataa(!\Selector48~9_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector48~3_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector48~1_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'h111F11FFFFFFFFFF;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N21
cyclonev_lcell_comb \memaddr_M[10]~feeder (
// Equation(s):
// \memaddr_M[10]~feeder_combout  = ( \Selector48~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector48~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[10]~feeder .extended_lut = "off";
defparam \memaddr_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N22
dffeas \memaddr_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~2_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \dmem_rtl_0_bypass[47] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \wregval_M[9]~106 (
// Equation(s):
// \wregval_M[9]~106_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[48] & (((dmem_rtl_0_bypass[47])))) # (dmem_rtl_0_bypass[48] & ((!\dmem~6_combout  & 
// (!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\dmem~6_combout  & ((dmem_rtl_0_bypass[47]))))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[48] & (((dmem_rtl_0_bypass[47])))) # 
// (dmem_rtl_0_bypass[48] & ((!\dmem~6_combout  & (!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )) # (\dmem~6_combout  & ((dmem_rtl_0_bypass[47]))))))) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[47]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~106 .extended_lut = "on";
defparam \wregval_M[9]~106 .lut_mask = 64'h1000100032333233;
defparam \wregval_M[9]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N42
cyclonev_lcell_comb \wregval_M[9]~61 (
// Equation(s):
// \wregval_M[9]~61_combout  = ( !\ldmem_M~q  & ( !memaddr_M[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!memaddr_M[9]),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~61 .extended_lut = "off";
defparam \wregval_M[9]~61 .lut_mask = 64'hFF00FF0000000000;
defparam \wregval_M[9]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \wregval_M[9]~62 (
// Equation(s):
// \wregval_M[9]~62_combout  = ( memaddr_M[4] & ( \Equal6~8_combout  & ( (!\wregval_M[9]~106_combout  & (!\wregval_M[9]~61_combout  & ((!\wregval_M[0]~60_combout ) # (\SW[9]~input_o )))) ) ) ) # ( !memaddr_M[4] & ( \Equal6~8_combout  & ( 
// (!\wregval_M[0]~60_combout  & (!\wregval_M[9]~106_combout  & !\wregval_M[9]~61_combout )) ) ) ) # ( memaddr_M[4] & ( !\Equal6~8_combout  & ( (!\wregval_M[9]~106_combout  & !\wregval_M[9]~61_combout ) ) ) ) # ( !memaddr_M[4] & ( !\Equal6~8_combout  & ( 
// (!\wregval_M[9]~106_combout  & !\wregval_M[9]~61_combout ) ) ) )

	.dataa(!\wregval_M[0]~60_combout ),
	.datab(!\SW[9]~input_o ),
	.datac(!\wregval_M[9]~106_combout ),
	.datad(!\wregval_M[9]~61_combout ),
	.datae(!memaddr_M[4]),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~62 .extended_lut = "off";
defparam \wregval_M[9]~62 .lut_mask = 64'hF000F000A000B000;
defparam \wregval_M[9]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N56
dffeas \regs[7][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[13][9]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][9]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][9]~q ))) ) ) ) # ( !\regs[13][9]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[7][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][9]~q ))) ) ) ) # ( \regs[13][9]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[5][9]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][9]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[5][9]~q ) ) ) )

	.dataa(!\regs[7][9]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[15][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[13][9]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[6][9]~q  & ( \regs[12][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((\regs[14][9]~q )))) ) ) ) # ( !\regs[6][9]~q  & ( \regs[12][9]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[14][9]~q )))) ) ) ) # ( \regs[6][9]~q  & ( !\regs[12][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((\regs[14][9]~q )))) ) ) ) # 
// ( !\regs[6][9]~q  & ( !\regs[12][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][9]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[14][9]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[4][9]~q ),
	.datad(!\regs[14][9]~q ),
	.datae(!\regs[6][9]~q ),
	.dataf(!\regs[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[2][9]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[10][9]~q ) ) ) ) # ( !\regs[2][9]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[10][9]~q ) ) ) ) # ( \regs[2][9]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][9]~q ))) ) ) ) # ( !\regs[2][9]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[0][9]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[8][9]~q ))) ) ) )

	.dataa(!\regs[0][9]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][9]~q ),
	.datad(!\regs[10][9]~q ),
	.datae(!\regs[2][9]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h474747470033CCFF;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[3][9]~q  & ( \regs[1][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][9]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][9]~q ))) ) ) ) # ( !\regs[3][9]~q  & ( \regs[1][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[9][9]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][9]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) ) ) ) # 
// ( \regs[3][9]~q  & ( !\regs[1][9]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \regs[9][9]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[11][9]~q ))) ) ) ) # ( !\regs[3][9]~q  & ( !\regs[1][9]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][9]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][9]~q )))) ) ) )

	.dataa(!\regs[11][9]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[9][9]~q ),
	.datae(!\regs[3][9]~q ),
	.dataf(!\regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux54~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux54~3_combout )) ) ) ) # ( !\Mux54~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  
// & ((\Mux54~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux54~3_combout )) ) ) ) # ( \Mux54~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\Mux54~0_combout ) ) ) ) # ( !\Mux54~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\Mux54~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux54~3_combout ),
	.datab(!\Mux54~1_combout ),
	.datac(!\Mux54~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\Mux54~2_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \Mux54~4_combout  & ( ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (!\WideOr2~0_combout )) # (\imem_rtl_0|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \Mux54~4_combout  & ( (!\WideOr2~0_combout ) # ((\imem_rtl_0|auto_generated|ram_block1a49~portadataout  & \imem_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( 
// \imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\Mux54~4_combout  & ( (\WideOr2~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\Mux54~4_combout  & ( (\imem_rtl_0|auto_generated|ram_block1a49~portadataout  & (\imem_rtl_0|auto_generated|address_reg_a [0] & \WideOr2~0_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h01010D0DF1F1FDFD;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \aluin2_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( aluin1_A[9] & ( !aluin2_A[9] $ (alufunc_A[3]) ) ) # ( !aluin1_A[9] & ( !aluin2_A[9] $ (!alufunc_A[3]) ) )

	.dataa(!aluin2_A[9]),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \Selector56~0_combout  & ( alufunc_A[2] & ( (!alufunc_A[1]) # ((\Selector49~4_combout  & !alufunc_A[0])) ) ) ) # ( \Selector56~0_combout  & ( !alufunc_A[2] & ( !alufunc_A[1] ) ) )

	.dataa(!\Selector49~4_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(gnd),
	.datae(!\Selector56~0_combout ),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'h0000F0F00000F4F4;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \Selector49~9 (
// Equation(s):
// \Selector49~9_combout  = ( \Selector49~8_combout  & ( \Selector49~6_combout  & ( ((\Selector27~1_combout  & ((\Selector49~3_combout ) # (\Selector49~1_combout )))) # (\Selector49~5_combout ) ) ) ) # ( !\Selector49~8_combout  & ( \Selector49~6_combout  & ( 
// ((\Selector27~1_combout  & ((\Selector49~3_combout ) # (\Selector49~1_combout )))) # (\Selector49~5_combout ) ) ) ) # ( \Selector49~8_combout  & ( !\Selector49~6_combout  & ( ((\Selector27~1_combout  & ((\Selector49~3_combout ) # (\Selector49~1_combout 
// )))) # (\Selector49~5_combout ) ) ) ) # ( !\Selector49~8_combout  & ( !\Selector49~6_combout  & ( (\Selector27~1_combout  & ((\Selector49~3_combout ) # (\Selector49~1_combout ))) ) ) )

	.dataa(!\Selector49~5_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector49~1_combout ),
	.datad(!\Selector49~3_combout ),
	.datae(!\Selector49~8_combout ),
	.dataf(!\Selector49~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~9 .extended_lut = "off";
defparam \Selector49~9 .lut_mask = 64'h0333577757775777;
defparam \Selector49~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \memaddr_M[9]~feeder (
// Equation(s):
// \memaddr_M[9]~feeder_combout  = ( \Selector49~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[9]~feeder .extended_lut = "off";
defparam \memaddr_M[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N37
dffeas \memaddr_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[9]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \wregval_M[8]~102 (
// Equation(s):
// \wregval_M[8]~102_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((!\dmem~6_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[45])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # 
// (dmem_rtl_0_bypass[46] & ((!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[45])))))) ) )

	.dataa(!dmem_rtl_0_bypass[45]),
	.datab(!dmem_rtl_0_bypass[46]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\wregval_M[29]~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~6_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~102 .extended_lut = "on";
defparam \wregval_M[8]~102 .lut_mask = 64'h0047004700550055;
defparam \wregval_M[8]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \wregval_M[8]~63 (
// Equation(s):
// \wregval_M[8]~63_combout  = (!\ldmem_M~q  & memaddr_M[8])

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~63 .extended_lut = "off";
defparam \wregval_M[8]~63 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \wregval_M[8]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \wregval_M[8]~64 (
// Equation(s):
// \wregval_M[8]~64_combout  = ( memaddr_M[4] & ( \Equal6~8_combout  & ( (((\SW[8]~input_o  & \wregval_M[0]~60_combout )) # (\wregval_M[8]~63_combout )) # (\wregval_M[8]~102_combout ) ) ) ) # ( !memaddr_M[4] & ( \Equal6~8_combout  & ( 
// (\wregval_M[8]~63_combout ) # (\wregval_M[8]~102_combout ) ) ) ) # ( memaddr_M[4] & ( !\Equal6~8_combout  & ( (\wregval_M[8]~63_combout ) # (\wregval_M[8]~102_combout ) ) ) ) # ( !memaddr_M[4] & ( !\Equal6~8_combout  & ( (\wregval_M[8]~63_combout ) # 
// (\wregval_M[8]~102_combout ) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\wregval_M[8]~102_combout ),
	.datac(!\wregval_M[0]~60_combout ),
	.datad(!\wregval_M[8]~63_combout ),
	.datae(!memaddr_M[4]),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~64 .extended_lut = "off";
defparam \wregval_M[8]~64 .lut_mask = 64'h33FF33FF33FF37FF;
defparam \wregval_M[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N41
dffeas \regs[15][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[11][8]~q  & ( \regs[14][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][8]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[15][8]~q ))) ) ) ) # ( !\regs[11][8]~q  & ( \regs[14][8]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[10][8]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[15][8]~q ))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[14][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][8]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[15][8]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[11][8]~q  & ( 
// !\regs[14][8]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[10][8]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[15][8]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][8]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][8]~q ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[14][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N21
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[12][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[13][8]~q ) ) ) ) # ( !\regs[12][8]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[13][8]~q ) ) ) ) # ( \regs[12][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][8]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][8]~q )) ) ) ) # ( !\regs[12][8]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][8]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][8]~q )) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][8]~q ),
	.datad(!\regs[13][8]~q ),
	.datae(!\regs[12][8]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[6][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[7][8]~q ) ) ) ) # ( !\regs[6][8]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[7][8]~q ) ) ) ) # ( \regs[6][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][8]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][8]~q )) ) ) ) # ( !\regs[6][8]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][8]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][8]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[3][8]~q ),
	.datac(!\regs[2][8]~q ),
	.datad(!\regs[7][8]~q ),
	.datae(!\regs[6][8]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[4][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[1][8]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][8]~q )) ) ) ) # ( !\regs[4][8]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[1][8]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][8]~q )) ) ) ) # ( \regs[4][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[0][8]~q ) ) ) ) # ( !\regs[4][8]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[0][8]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[0][8]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[5][8]~q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\regs[4][8]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~2_combout  & ( \Mux55~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux55~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux55~3_combout ))) ) ) ) # ( !\Mux55~2_combout  & ( \Mux55~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux55~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux55~3_combout )))) ) ) ) # ( \Mux55~2_combout  & ( !\Mux55~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux55~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux55~3_combout )))) ) ) ) # ( !\Mux55~2_combout  & ( !\Mux55~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux55~1_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux55~3_combout )))) ) ) )

	.dataa(!\Mux55~3_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\Mux55~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\Mux55~2_combout ),
	.dataf(!\Mux55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y30_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],\PC[5]~DUPLICATE_q ,PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|ram_block1a48~portadataout  ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( \WideOr2~0_combout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a16~portadataout  ) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( !\WideOr2~0_combout  & ( \Mux55~4_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( !\WideOr2~0_combout  & ( 
// \Mux55~4_combout  ) ) )

	.dataa(!\Mux55~4_combout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h5555555533330F0F;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N55
dffeas \aluin2_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( aluin1_A[8] & ( !alufunc_A[3] $ (aluin2_A[8]) ) ) # ( !aluin1_A[8] & ( !alufunc_A[3] $ (!aluin2_A[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \Selector50~3_combout  & ( (\Selector56~0_combout  & ((!alufunc_A[1]) # ((!alufunc_A[0] & alufunc_A[2])))) ) ) # ( !\Selector50~3_combout  & ( (\Selector56~0_combout  & !alufunc_A[1]) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'h5500550055045504;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \Selector50~8 (
// Equation(s):
// \Selector50~8_combout  = ( \Selector50~2_combout  & ( ((\Selector27~1_combout  & ((\Selector50~7_combout ) # (\Selector50~5_combout )))) # (\Selector50~4_combout ) ) ) # ( !\Selector50~2_combout  & ( (\Selector27~1_combout  & ((\Selector50~7_combout ) # 
// (\Selector50~5_combout ))) ) )

	.dataa(!\Selector50~4_combout ),
	.datab(!\Selector50~5_combout ),
	.datac(!\Selector27~1_combout ),
	.datad(!\Selector50~7_combout ),
	.datae(gnd),
	.dataf(!\Selector50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~8 .extended_lut = "off";
defparam \Selector50~8 .lut_mask = 64'h030F030F575F575F;
defparam \Selector50~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \memaddr_M[8]~feeder (
// Equation(s):
// \memaddr_M[8]~feeder_combout  = \Selector50~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector50~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[8]~feeder .extended_lut = "off";
defparam \memaddr_M[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memaddr_M[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N49
dffeas \memaddr_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~7_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[43]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \dmem_rtl_0_bypass[43] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N54
cyclonev_lcell_comb \wregval_M[7]~98 (
// Equation(s):
// \wregval_M[7]~98_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[44] & ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & 
// (!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[43])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[44] & 
// ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[43])))))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[44]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\wregval_M[29]~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[43]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~98 .extended_lut = "on";
defparam \wregval_M[7]~98 .lut_mask = 64'h0020002000FD00FD;
defparam \wregval_M[7]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \wregval_M[7]~78 (
// Equation(s):
// \wregval_M[7]~78_combout  = ( memaddr_M[4] & ( \wregval_M[0]~60_combout  & ( (!\wregval_M[7]~77_combout  & (!\wregval_M[7]~98_combout  & ((!\Equal6~8_combout ) # (\SW[7]~input_o )))) ) ) ) # ( !memaddr_M[4] & ( \wregval_M[0]~60_combout  & ( 
// (!\wregval_M[7]~77_combout  & (!\Equal6~8_combout  & !\wregval_M[7]~98_combout )) ) ) ) # ( memaddr_M[4] & ( !\wregval_M[0]~60_combout  & ( (!\wregval_M[7]~77_combout  & !\wregval_M[7]~98_combout ) ) ) ) # ( !memaddr_M[4] & ( !\wregval_M[0]~60_combout  & 
// ( (!\wregval_M[7]~77_combout  & !\wregval_M[7]~98_combout ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\wregval_M[7]~77_combout ),
	.datac(!\Equal6~8_combout ),
	.datad(!\wregval_M[7]~98_combout ),
	.datae(!memaddr_M[4]),
	.dataf(!\wregval_M[0]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~78 .extended_lut = "off";
defparam \wregval_M[7]~78 .lut_mask = 64'hCC00CC00C000C400;
defparam \wregval_M[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N38
dffeas \regs[13][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[7][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][7]~q ) ) ) ) # ( !\regs[7][7]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[15][7]~q  & \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[7][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[5][7]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[13][7]~q )) ) ) ) # ( !\regs[7][7]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[5][7]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[13][7]~q )) ) ) )

	.dataa(!\regs[13][7]~q ),
	.datab(!\regs[15][7]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[5][7]~q ),
	.datae(!\regs[7][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[10][7]~q  & ( \regs[8][7]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][7]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][7]~q  & ( \regs[8][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[0][7]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[2][7]~q )))) ) ) ) # ( \regs[10][7]~q  & ( 
// !\regs[8][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][7]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\regs[2][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[10][7]~q  & ( !\regs[8][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][7]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\regs[0][7]~q ),
	.datad(!\regs[2][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[11][7]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[3][7]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][7]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[3][7]~q ) ) ) ) # ( \regs[11][7]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][7]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][7]~q )) ) ) ) # ( !\regs[11][7]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][7]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][7]~q )) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\regs[1][7]~q ),
	.datad(!\regs[3][7]~q ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \regs[14][7]~q  & ( \regs[6][7]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][7]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][7]~q  & ( \regs[6][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[4][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][7]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[14][7]~q  & ( !\regs[6][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][7]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][7]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[14][7]~q 
//  & ( !\regs[6][7]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][7]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[12][7]~q ))))) ) ) )

	.dataa(!\regs[4][7]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[12][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h404C434F707C737F;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N9
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux24~3_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux24~2_combout  ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux24~1_combout  ) ) 
// ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \Mux24~0_combout  ) ) )

	.dataa(!\Mux24~3_combout ),
	.datab(!\Mux24~0_combout ),
	.datac(!\Mux24~2_combout ),
	.datad(!\Mux24~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \aluin1_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( aluin1_A[6] & ( aluin1_A[4] & ( ((!aluin2_A[1] & (aluin1_A[7])) # (aluin2_A[1] & ((aluin1_A[5])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[6] & ( aluin1_A[4] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[7])) # (aluin2_A[1] & 
// ((aluin1_A[5]))))) # (aluin2_A[0] & (aluin2_A[1])) ) ) ) # ( aluin1_A[6] & ( !aluin1_A[4] & ( (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[7])) # (aluin2_A[1] & ((aluin1_A[5]))))) # (aluin2_A[0] & (!aluin2_A[1])) ) ) ) # ( !aluin1_A[6] & ( !aluin1_A[4] & ( 
// (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[7])) # (aluin2_A[1] & ((aluin1_A[5]))))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[5]),
	.datae(!aluin1_A[6]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N51
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \ShiftLeft0~6_combout  & ( (\ShiftLeft0~7_combout ) # (aluin2_A[2]) ) ) # ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[2] & \ShiftLeft0~7_combout ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h2222222277777777;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \Selector51~7 (
// Equation(s):
// \Selector51~7_combout  = ( !alufunc_A[0] & ( aluin2_A[4] & ( (\ShiftRight0~6_combout  & aluin1_A[31]) ) ) ) # ( alufunc_A[0] & ( !aluin2_A[4] & ( (!aluin2_A[3] & (!\ShiftRight0~6_combout  & \ShiftLeft0~8_combout )) ) ) ) # ( !alufunc_A[0] & ( !aluin2_A[4] 
// & ( (\ShiftRight0~6_combout  & aluin1_A[31]) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!aluin1_A[31]),
	.datae(!alufunc_A[0]),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~7 .extended_lut = "off";
defparam \Selector51~7 .lut_mask = 64'h0033080800330000;
defparam \Selector51~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Selector51~8 (
// Equation(s):
// \Selector51~8_combout  = ( \Selector27~1_combout  & ( \Selector51~6_combout  ) ) # ( !\Selector27~1_combout  & ( \Selector51~6_combout  & ( (\Selector51~1_combout  & ((\Selector51~3_combout ) # (\Selector51~4_combout ))) ) ) ) # ( \Selector27~1_combout  & 
// ( !\Selector51~6_combout  & ( ((\Selector51~1_combout  & ((\Selector51~3_combout ) # (\Selector51~4_combout )))) # (\Selector51~7_combout ) ) ) ) # ( !\Selector27~1_combout  & ( !\Selector51~6_combout  & ( (\Selector51~1_combout  & ((\Selector51~3_combout 
// ) # (\Selector51~4_combout ))) ) ) )

	.dataa(!\Selector51~7_combout ),
	.datab(!\Selector51~1_combout ),
	.datac(!\Selector51~4_combout ),
	.datad(!\Selector51~3_combout ),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector51~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~8 .extended_lut = "off";
defparam \Selector51~8 .lut_mask = 64'h033357770333FFFF;
defparam \Selector51~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \memaddr_M[7]~feeder (
// Equation(s):
// \memaddr_M[7]~feeder_combout  = ( \Selector51~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector51~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[7]~feeder .extended_lut = "off";
defparam \memaddr_M[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N26
dffeas \memaddr_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \wregval_M[6]~79 (
// Equation(s):
// \wregval_M[6]~79_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~79 .extended_lut = "off";
defparam \wregval_M[6]~79 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \wregval_M[6]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N20
dffeas \dmem_rtl_0_bypass[41] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \wregval_M[6]~82 (
// Equation(s):
// \wregval_M[6]~82_combout  = ( dmem_rtl_0_bypass[41] & ( \dmem~6_combout  & ( \wregval_M[6]~81_combout  ) ) ) # ( !dmem_rtl_0_bypass[41] & ( \dmem~6_combout  & ( (\wregval_M[6]~81_combout  & !\wregval_M[29]~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[41] & ( 
// !\dmem~6_combout  & ( (\wregval_M[6]~81_combout  & ((!\wregval_M[29]~4_combout ) # ((!dmem_rtl_0_bypass[42]) # (\wregval_M[6]~79_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( !\dmem~6_combout  & ( (\wregval_M[6]~81_combout  & 
// ((!\wregval_M[29]~4_combout ) # ((dmem_rtl_0_bypass[42] & \wregval_M[6]~79_combout )))) ) ) )

	.dataa(!\wregval_M[6]~81_combout ),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!dmem_rtl_0_bypass[42]),
	.datad(!\wregval_M[6]~79_combout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~82 .extended_lut = "off";
defparam \wregval_M[6]~82 .lut_mask = 64'h4445545544445555;
defparam \wregval_M[6]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \regs[11][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \regs[14][6]~q  & ( \regs[15][6]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[10][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][6]~q  & ( \regs[15][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// \regs[10][6]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[11][6]~q ))) ) ) ) # ( \regs[14][6]~q  & ( !\regs[15][6]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[10][6]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][6]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[14][6]~q  & ( !\regs[15][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & ((\regs[10][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[11][6]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][6]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][6]~q ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\regs[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[13][6]~q  & ( \regs[12][6]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][6]~q  & ( \regs[12][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # 
// (\regs[8][6]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][6]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[13][6]~q  & ( !\regs[12][6]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[8][6]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[9][6]~q ))) ) ) ) # ( !\regs[13][6]~q  & ( !\regs[12][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][6]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][6]~q ),
	.datac(!\regs[8][6]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][6]~q ),
	.dataf(!\regs[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[5][6]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[1][6]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][6]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[1][6]~q ) ) ) ) # ( \regs[5][6]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][6]~q )) ) ) ) # ( !\regs[5][6]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[0][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[4][6]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\regs[4][6]~q ),
	.datac(!\regs[0][6]~q ),
	.datad(!\regs[1][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[7][6]~q  & ( \regs[3][6]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][6]~q  & ( \regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((\regs[2][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][6]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[7][6]~q  & ( !\regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][6]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[6][6]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][6]~q  & 
// ( !\regs[3][6]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[2][6]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\regs[6][6]~q )))) ) ) )

	.dataa(!\regs[6][6]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][6]~q ),
	.datae(!\regs[7][6]~q ),
	.dataf(!\regs[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux25~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux25~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux25~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( \Mux25~2_combout  & ( (\Mux25~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\Mux25~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\Mux25~1_combout 
// ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\Mux25~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( !\Mux25~2_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \Mux25~0_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\Mux25~3_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Mux25~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \aluin1_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N27
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( aluin2_A[6] & ( !alufunc_A[3] $ (aluin1_A[6]) ) ) # ( !aluin2_A[6] & ( !alufunc_A[3] $ (!aluin1_A[6]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!aluin1_A[6]),
	.datae(gnd),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( alufunc_A[1] & ( (alufunc_A[2] & (!alufunc_A[0] & (\Selector56~0_combout  & \Selector52~2_combout ))) ) ) # ( !alufunc_A[1] & ( \Selector56~0_combout  ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector52~2_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'h0F0F0F0F00040004;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \Selector52~7 (
// Equation(s):
// \Selector52~7_combout  = ( \Selector52~1_combout  & ( \Selector52~0_combout  & ( ((\Selector52~3_combout  & ((\Selector52~6_combout ) # (\Selector52~5_combout )))) # (\Selector27~1_combout ) ) ) ) # ( !\Selector52~1_combout  & ( \Selector52~0_combout  & ( 
// ((\Selector52~3_combout  & ((\Selector52~6_combout ) # (\Selector52~5_combout )))) # (\Selector27~1_combout ) ) ) ) # ( \Selector52~1_combout  & ( !\Selector52~0_combout  & ( ((\Selector52~3_combout  & ((\Selector52~6_combout ) # (\Selector52~5_combout 
// )))) # (\Selector27~1_combout ) ) ) ) # ( !\Selector52~1_combout  & ( !\Selector52~0_combout  & ( (\Selector52~3_combout  & ((\Selector52~6_combout ) # (\Selector52~5_combout ))) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector52~3_combout ),
	.datac(!\Selector52~5_combout ),
	.datad(!\Selector52~6_combout ),
	.datae(!\Selector52~1_combout ),
	.dataf(!\Selector52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~7 .extended_lut = "off";
defparam \Selector52~7 .lut_mask = 64'h0333577757775777;
defparam \Selector52~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \memaddr_M[6]~feeder (
// Equation(s):
// \memaddr_M[6]~feeder_combout  = ( \Selector52~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector52~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[6]~feeder .extended_lut = "off";
defparam \memaddr_M[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N52
dffeas \memaddr_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~10_combout  = !wmemval_M[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[35]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N14
dffeas \dmem_rtl_0_bypass[35] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \wregval_M[3]~91 (
// Equation(s):
// \wregval_M[3]~91_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[35]) # ((dmem_rtl_0_bypass[36] & !\dmem~6_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[36] & (((!dmem_rtl_0_bypass[35])))) # (dmem_rtl_0_bypass[36] & ((!\dmem~6_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[35]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[35] & 
// ((!dmem_rtl_0_bypass[36]) # (\dmem~6_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[36] & (((!dmem_rtl_0_bypass[35])))) # (dmem_rtl_0_bypass[36] & 
// ((!\dmem~6_combout  & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[35]))))) ) ) )

	.dataa(!dmem_rtl_0_bypass[36]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\dmem~6_combout ),
	.datad(!dmem_rtl_0_bypass[35]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~91 .extended_lut = "off";
defparam \wregval_M[3]~91 .lut_mask = 64'hBF10AF00BF10FF50;
defparam \wregval_M[3]~91 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \wregval_M[3]~92 (
// Equation(s):
// \wregval_M[3]~92_combout  = ( \Equal6~7_combout  & ( (\Equal6~6_combout  & ((!memaddr_M[4] & ((\KEY[3]~input_o ))) # (memaddr_M[4] & (!\SW[3]~input_o )))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!memaddr_M[4]),
	.datac(!\Equal6~6_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\Equal6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~92 .extended_lut = "off";
defparam \wregval_M[3]~92 .lut_mask = 64'h00000000020E020E;
defparam \wregval_M[3]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N15
cyclonev_lcell_comb \wregval_M[3]~93 (
// Equation(s):
// \wregval_M[3]~93_combout  = ( \WideNor0~combout  & ( (!\ldmem_M~q  & ((memaddr_M[3]))) # (\ldmem_M~q  & (\wregval_M[3]~91_combout )) ) ) # ( !\WideNor0~combout  & ( (!\ldmem_M~q  & (memaddr_M[3])) # (\ldmem_M~q  & ((!\wregval_M[3]~92_combout ))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[3]~91_combout ),
	.datac(!memaddr_M[3]),
	.datad(!\wregval_M[3]~92_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~93 .extended_lut = "off";
defparam \wregval_M[3]~93 .lut_mask = 64'h5F0A5F0A1B1B1B1B;
defparam \wregval_M[3]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N44
dffeas \regs[11][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[3][3]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][3]~q )) ) ) ) # ( !\regs[3][3]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\regs[9][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][3]~q )) ) ) ) # ( \regs[3][3]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[1][3]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][3]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[1][3]~q ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][3]~q ),
	.datac(!\regs[1][3]~q ),
	.datad(!\regs[9][3]~q ),
	.datae(!\regs[3][3]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[13][3]~q  & ( \regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][3]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][3]~q )))) ) ) ) # ( !\regs[13][3]~q  & ( \regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[7][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][3]~q )))) ) ) ) 
// # ( \regs[13][3]~q  & ( !\regs[5][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][3]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][3]~q )))) ) ) ) # ( !\regs[13][3]~q  & ( !\regs[5][3]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[7][3]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[15][3]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[7][3]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][3]~q ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\regs[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N12
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[2][3]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[8][3]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][3]~q )) ) ) ) # ( !\regs[2][3]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\regs[8][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[10][3]~q )) ) ) ) # ( \regs[2][3]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\regs[0][3]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][3]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[0][3]~q ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][3]~q ),
	.datac(!\regs[8][3]~q ),
	.datad(!\regs[0][3]~q ),
	.datae(!\regs[2][3]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N42
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[6][3]~q  & ( \regs[14][3]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][3]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][3]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][3]~q  & ( \regs[14][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][3]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[12][3]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[6][3]~q  & 
// ( !\regs[14][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[4][3]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[12][3]~q )))) ) ) ) # ( !\regs[6][3]~q  & ( !\regs[14][3]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[4][3]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[12][3]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[4][3]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[12][3]~q ),
	.datae(!\regs[6][3]~q ),
	.dataf(!\regs[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux60~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux60~2_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux60~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \Mux60~1_combout  & ( (\Mux60~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\Mux60~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux60~2_combout )) 
// # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux60~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\Mux60~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \Mux60~0_combout ) ) ) )

	.dataa(!\Mux60~2_combout ),
	.datab(!\Mux60~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\Mux60~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\Mux60~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N33
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (!\WideOr2~0_combout  & ((\Mux60~4_combout ))) # (\WideOr2~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a43~portadataout )) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a 
// [0] & ( (!\WideOr2~0_combout  & ((\Mux60~4_combout ))) # (\WideOr2~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a11~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datac(!\Mux60~4_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h0F550F550F330F33;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N34
dffeas \aluin2_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & (\ShiftLeft0~15_combout )) # (aluin2_A[2] & ((\ShiftLeft0~16_combout )))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  
// & ( (!aluin2_A[3] & (!aluin2_A[2])) # (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~15_combout )) # (aluin2_A[2] & ((\ShiftLeft0~16_combout ))))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (!aluin2_A[3] & (aluin2_A[2])) # 
// (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~15_combout )) # (aluin2_A[2] & ((\ShiftLeft0~16_combout ))))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~15_combout )) # (aluin2_A[2] & 
// ((\ShiftLeft0~16_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( aluin1_A[28] & ( aluin1_A[27] & ( ((!aluin2_A[0] & (aluin1_A[30])) # (aluin2_A[0] & ((aluin1_A[29])))) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[28] & ( aluin1_A[27] & ( (!aluin2_A[0] & (aluin1_A[30] & (!aluin2_A[1]))) # (aluin2_A[0] 
// & (((aluin1_A[29]) # (aluin2_A[1])))) ) ) ) # ( aluin1_A[28] & ( !aluin1_A[27] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[30]))) # (aluin2_A[0] & (((!aluin2_A[1] & aluin1_A[29])))) ) ) ) # ( !aluin1_A[28] & ( !aluin1_A[27] & ( (!aluin2_A[1] & 
// ((!aluin2_A[0] & (aluin1_A[30])) # (aluin2_A[0] & ((aluin1_A[29]))))) ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!aluin2_A[0]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[28]),
	.dataf(!aluin1_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( aluin2_A[2] & ( \ShiftLeft0~27_combout  & ( (!aluin2_A[3]) # (\ShiftLeft0~29_combout ) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~27_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~26_combout ))) # (aluin2_A[3] & (\ShiftLeft0~28_combout 
// )) ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~27_combout  & ( (aluin2_A[3] & \ShiftLeft0~29_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftLeft0~27_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~26_combout ))) # (aluin2_A[3] & (\ShiftLeft0~28_combout )) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftLeft0~26_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h3535000F3535F0FF;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N33
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \ShiftLeft0~30_combout  & ( (!aluin2_A[4]) # (\ShiftLeft0~17_combout ) ) ) # ( !\ShiftLeft0~30_combout  & ( (aluin2_A[4] & \ShiftLeft0~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !aluin2_A[30] $ (\aluin1_A[30]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( !aluin2_A[30] $ (\aluin1_A[30]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~39  = SHARE((!aluin2_A[30] & \aluin1_A[30]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[30]),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \aluin1_A[30]~DUPLICATE_q  & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[30]))))) ) ) # ( !\aluin1_A[30]~DUPLICATE_q  & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[30]))))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[30]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin1_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0154015415401540;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( aluin2_A[30] ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( aluin2_A[30] ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add1~42  ))

	.dataa(!aluin2_A[30]),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N36
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Selector28~0_combout  & ( \Add1~37_sumout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector28~0_combout  & ( \Add1~37_sumout  & ( (\Selector27~10_combout  & (\Selector27~0_combout  & ((!alufunc_A[3]) # (\Add2~37_sumout )))) ) ) 
// ) # ( \Selector28~0_combout  & ( !\Add1~37_sumout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector28~0_combout  & ( !\Add1~37_sumout  & ( (\Add2~37_sumout  & (\Selector27~10_combout  & (alufunc_A[3] & \Selector27~0_combout ))) ) ) )

	.dataa(!\Add2~37_sumout ),
	.datab(!\Selector27~10_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector28~0_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h000100FF003100FF;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N0
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( !aluin2_A[1] & ( !alufunc_A[0] & ( (!\ShiftLeft0~12_combout  & (!aluin2_A[4] & !aluin2_A[0])) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!aluin2_A[4]),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(!aluin2_A[1]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h8080000000000000;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \aluin1_A[30]~DUPLICATE_q  & ( (\Selector27~1_combout  & (((\Selector28~4_combout  & !\ShiftRight0~6_combout )) # (\Selector27~2_combout ))) ) ) # ( !\aluin1_A[30]~DUPLICATE_q  & ( (\Selector27~2_combout  & 
// (\Selector27~1_combout  & ((!\Selector28~4_combout ) # (\ShiftRight0~6_combout )))) ) )

	.dataa(!\Selector28~4_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector27~2_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\aluin1_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h000B000B004F004F;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \aluin1_A[30]~DUPLICATE_q  & ( !aluin2_A[30] $ (alufunc_A[3]) ) ) # ( !\aluin1_A[30]~DUPLICATE_q  & ( !aluin2_A[30] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[30]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin1_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( \Selector28~5_combout  & ( \Selector28~3_combout  ) ) # ( !\Selector28~5_combout  & ( \Selector28~3_combout  & ( (((\Selector28~2_combout  & \Selector27~7_combout )) # (\Selector28~1_combout )) # (\Selector27~9_combout ) ) ) ) # 
// ( \Selector28~5_combout  & ( !\Selector28~3_combout  ) ) # ( !\Selector28~5_combout  & ( !\Selector28~3_combout  & ( ((\Selector28~2_combout  & \Selector27~7_combout )) # (\Selector28~1_combout ) ) ) )

	.dataa(!\Selector27~9_combout ),
	.datab(!\Selector28~2_combout ),
	.datac(!\Selector27~7_combout ),
	.datad(!\Selector28~1_combout ),
	.datae(!\Selector28~5_combout ),
	.dataf(!\Selector28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "off";
defparam \Selector28~6 .lut_mask = 64'h03FFFFFF57FFFFFF;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N55
dffeas \memaddr_M[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector28~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \wregval_M[30]~10 (
// Equation(s):
// \wregval_M[30]~10_combout  = ( \Equal6~6_combout  & ( (!\ldmem_M~q  & (((memaddr_M[30])))) # (\ldmem_M~q  & (!\Equal6~7_combout  & ((!\WideNor0~combout )))) ) ) # ( !\Equal6~6_combout  & ( (!\ldmem_M~q  & (memaddr_M[30])) # (\ldmem_M~q  & 
// ((!\WideNor0~combout ))) ) )

	.dataa(!\Equal6~7_combout ),
	.datab(!memaddr_M[30]),
	.datac(!\ldmem_M~q ),
	.datad(!\WideNor0~combout ),
	.datae(!\Equal6~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~10 .extended_lut = "off";
defparam \wregval_M[30]~10 .lut_mask = 64'h3F303A303F303A30;
defparam \wregval_M[30]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N56
dffeas \RTval_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[30] .is_wysiwyg = "true";
defparam \RTval_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \wmemval_M[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N55
dffeas \dmem_rtl_0_bypass[89] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N38
dffeas \dmem_rtl_0_bypass[90] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \wregval_M[30]~9 (
// Equation(s):
// \wregval_M[30]~9_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~9 .extended_lut = "off";
defparam \wregval_M[30]~9 .lut_mask = 64'h05050505F5F5F5F5;
defparam \wregval_M[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \wregval_M[30]~11 (
// Equation(s):
// \wregval_M[30]~11_combout  = ( \wregval_M[30]~9_combout  & ( \wregval_M[29]~4_combout  & ( (((!\dmem~6_combout  & dmem_rtl_0_bypass[90])) # (dmem_rtl_0_bypass[89])) # (\wregval_M[30]~10_combout ) ) ) ) # ( !\wregval_M[30]~9_combout  & ( 
// \wregval_M[29]~4_combout  & ( ((dmem_rtl_0_bypass[89] & ((!dmem_rtl_0_bypass[90]) # (\dmem~6_combout )))) # (\wregval_M[30]~10_combout ) ) ) ) # ( \wregval_M[30]~9_combout  & ( !\wregval_M[29]~4_combout  & ( \wregval_M[30]~10_combout  ) ) ) # ( 
// !\wregval_M[30]~9_combout  & ( !\wregval_M[29]~4_combout  & ( \wregval_M[30]~10_combout  ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!\wregval_M[30]~10_combout ),
	.datac(!dmem_rtl_0_bypass[89]),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(!\wregval_M[30]~9_combout ),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~11 .extended_lut = "off";
defparam \wregval_M[30]~11 .lut_mask = 64'h333333333F373FBF;
defparam \wregval_M[30]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N12
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( \wregval_M[30]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \regs[8][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[9][30]~q  & ( \regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[8][30]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[11][30]~q )))) ) ) ) # ( !\regs[9][30]~q  & ( \regs[10][30]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][30]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[11][30]~q )))) ) ) ) # ( \regs[9][30]~q  & ( !\regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[8][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[11][30]~q )))) ) ) ) 
// # ( !\regs[9][30]~q  & ( !\regs[10][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[8][30]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[11][30]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][30]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[11][30]~q ),
	.datae(!\regs[9][30]~q ),
	.dataf(!\regs[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N24
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[14][30]~q  & ( \regs[12][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[13][30]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][30]~q )))) ) ) ) # ( !\regs[14][30]~q  & ( \regs[12][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[15][30]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[14][30]~q  & ( !\regs[12][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[13][30]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[15][30]~q )))) ) ) ) # ( !\regs[14][30]~q  & ( !\regs[12][30]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[13][30]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[15][30]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[13][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\regs[12][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N27
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[1][30]~q  & ( \regs[0][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][30]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][30]~q ))) ) ) ) # ( !\regs[1][30]~q  & ( \regs[0][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[2][30]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][30]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[1][30]~q  & ( !\regs[0][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[2][30]~q  & \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[3][30]~q ))) ) ) ) # ( !\regs[1][30]~q  & ( !\regs[0][30]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[2][30]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[3][30]~q )))) ) ) )

	.dataa(!\regs[3][30]~q ),
	.datab(!\regs[2][30]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\regs[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \regs[5][30]~q  & ( \regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][30]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[7][30]~q ))) ) ) ) # ( !\regs[5][30]~q  & ( \regs[6][30]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[4][30]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[7][30]~q ))) ) ) ) # ( \regs[5][30]~q  & ( !\regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[4][30]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[7][30]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[5][30]~q  & ( 
// !\regs[6][30]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[4][30]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[7][30]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[7][30]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][30]~q ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\regs[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux33~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux33~3_combout ))) ) ) ) # ( !\Mux33~2_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout 
//  & (\Mux33~1_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\Mux33~3_combout ))) ) ) ) # ( \Mux33~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (\Mux33~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux33~2_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \Mux33~0_combout ) 
// ) ) )

	.dataa(!\Mux33~1_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\Mux33~3_combout ),
	.datad(!\Mux33~0_combout ),
	.datae(!\Mux33~2_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \WideOr2~0_combout  & ( \Mux33~4_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( !\WideOr2~0_combout  & ( \Mux33~4_combout  ) ) # ( \WideOr2~0_combout  & ( !\Mux33~4_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h00003333FFFF3333;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \aluin2_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30] .is_wysiwyg = "true";
defparam \aluin2_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N0
cyclonev_lcell_comb \regs[4][31]~feeder (
// Equation(s):
// \regs[4][31]~feeder_combout  = ( \wregval_M[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][31]~feeder .extended_lut = "off";
defparam \regs[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \regs[4][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N56
dffeas \regs[7][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N28
dffeas \regs[6][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N50
dffeas \regs[5][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[5][31]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[6][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[7][31]~q )) ) ) ) # ( !\regs[5][31]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[6][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[7][31]~q )) ) ) ) # ( \regs[5][31]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\regs[4][31]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[5][31]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[4][31]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[4][31]~q ),
	.datac(!\regs[7][31]~q ),
	.datad(!\regs[6][31]~q ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \regs[11][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N27
cyclonev_lcell_comb \regs[8][31]~feeder (
// Equation(s):
// \regs[8][31]~feeder_combout  = ( \wregval_M[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][31]~feeder .extended_lut = "off";
defparam \regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N28
dffeas \regs[8][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N14
dffeas \regs[9][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \regs[10][31]~feeder (
// Equation(s):
// \regs[10][31]~feeder_combout  = ( \wregval_M[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][31]~feeder .extended_lut = "off";
defparam \regs[10][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N49
dffeas \regs[10][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[9][31]~q  & ( \regs[10][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[8][31]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[11][31]~q ))) ) ) ) # ( !\regs[9][31]~q  & ( \regs[10][31]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[8][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[11][31]~q ))) ) ) ) # ( \regs[9][31]~q  & ( !\regs[10][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[8][31]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][31]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[9][31]~q  & 
// ( !\regs[10][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[8][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\regs[11][31]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[11][31]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][31]~q ),
	.datae(!\regs[9][31]~q ),
	.dataf(!\regs[10][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N43
dffeas \regs[12][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \regs[15][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \regs[13][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[14][31]~q  & ( \regs[13][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[12][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][31]~q )))) ) ) ) # ( !\regs[14][31]~q  & ( \regs[13][31]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[12][31]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[15][31]~q )))) ) ) ) # ( \regs[14][31]~q  & ( !\regs[13][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[12][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][31]~q )))) ) ) 
// ) # ( !\regs[14][31]~q  & ( !\regs[13][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[12][31]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[15][31]~q )))) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[15][31]~q ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\regs[13][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N16
dffeas \regs[2][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N44
dffeas \regs[3][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \regs[0][31]~feeder (
// Equation(s):
// \regs[0][31]~feeder_combout  = ( \wregval_M[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][31]~feeder .extended_lut = "off";
defparam \regs[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \regs[0][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N52
dffeas \regs[1][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N51
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[1][31]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[3][31]~q ) ) ) ) # ( !\regs[1][31]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[3][31]~q ) ) ) ) # ( \regs[1][31]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[0][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[2][31]~q )) ) ) ) # ( !\regs[1][31]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[0][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[2][31]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[2][31]~q ),
	.datac(!\regs[3][31]~q ),
	.datad(!\regs[0][31]~q ),
	.datae(!\regs[1][31]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N45
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \Mux32~3_combout  & ( \Mux32~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux32~1_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Mux32~2_combout ))) ) ) ) # ( !\Mux32~3_combout  & ( \Mux32~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux32~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux32~2_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) ) ) ) # ( \Mux32~3_combout  & ( !\Mux32~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux32~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Mux32~2_combout ))) ) 
// ) ) # ( !\Mux32~3_combout  & ( !\Mux32~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux32~1_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\Mux32~2_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\Mux32~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Mux32~1_combout ),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \Mux32~4_combout  & ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( !\Mux32~4_combout  & ( \WideOr2~0_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) ) # ( \Mux32~4_combout  & ( !\WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\Mux32~4_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N58
dffeas \aluin2_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31] .is_wysiwyg = "true";
defparam \aluin2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !aluin2_A[28] & ( !aluin2_A[27] & ( (!aluin2_A[30] & (!aluin2_A[29] & (!aluin2_A[31] & !aluin2_A[26]))) ) ) )

	.dataa(!aluin2_A[30]),
	.datab(!aluin2_A[29]),
	.datac(!aluin2_A[31]),
	.datad(!aluin2_A[26]),
	.datae(!aluin2_A[28]),
	.dataf(!aluin2_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !aluin2_A[15] & ( (!aluin2_A[10] & (!aluin2_A[11] & !aluin2_A[14])) ) )

	.dataa(!aluin2_A[10]),
	.datab(!aluin2_A[11]),
	.datac(!aluin2_A[14]),
	.datad(gnd),
	.datae(!aluin2_A[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8080000080800000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N51
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( !aluin2_A[6] & ( (!aluin2_A[7] & !aluin2_A[5]) ) )

	.dataa(!aluin2_A[7]),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hA0A0A0A000000000;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !aluin2_A[25] & ( !aluin2_A[20] & ( (!aluin2_A[24] & (!aluin2_A[22] & (!aluin2_A[23] & !aluin2_A[21]))) ) ) )

	.dataa(!aluin2_A[24]),
	.datab(!aluin2_A[22]),
	.datac(!aluin2_A[23]),
	.datad(!aluin2_A[21]),
	.datae(!aluin2_A[25]),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !aluin2_A[17] & ( (!aluin2_A[16] & (!aluin2_A[18] & !aluin2_A[19])) ) )

	.dataa(!aluin2_A[16]),
	.datab(!aluin2_A[18]),
	.datac(!aluin2_A[19]),
	.datad(gnd),
	.datae(!aluin2_A[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8080000080800000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !aluin2_A[8] & ( !aluin2_A[13] & ( (!aluin2_A[12] & !aluin2_A[9]) ) ) )

	.dataa(!aluin2_A[12]),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(gnd),
	.datae(!aluin2_A[8]),
	.dataf(!aluin2_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'hA0A0000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~3_combout  & ( (!\ShiftRight0~0_combout ) # ((!\ShiftRight0~4_combout ) # ((!\ShiftRight0~5_combout ) # (!\ShiftRight0~1_combout ))) ) ) ) # ( !\ShiftRight0~2_combout  & ( 
// \ShiftRight0~3_combout  ) ) # ( \ShiftRight0~2_combout  & ( !\ShiftRight0~3_combout  ) ) # ( !\ShiftRight0~2_combout  & ( !\ShiftRight0~3_combout  ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( aluin1_A[5] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[3]))) # (aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[6])))) ) ) ) # ( !aluin1_A[5] & ( aluin1_A[4] & ( (!aluin2_A[0] & (aluin1_A[3] & 
// ((!aluin2_A[1])))) # (aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[6])))) ) ) ) # ( aluin1_A[5] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[3]))) # (aluin2_A[0] & (((aluin1_A[6] & aluin2_A[1])))) ) ) ) # ( !aluin1_A[5] & ( !aluin1_A[4] 
// & ( (!aluin2_A[0] & (aluin1_A[3] & ((!aluin2_A[1])))) # (aluin2_A[0] & (((aluin1_A[6] & aluin2_A[1])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[6]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[5]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h220522AF770577AF;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((aluin2_A[3]) # (\ShiftRight0~53_combout )))) # (aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~27_combout ))) ) ) ) # ( !\ShiftRight0~26_combout  & 
// ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~53_combout  & !aluin2_A[3])))) # (aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~27_combout ))) ) ) ) # ( \ShiftRight0~26_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & 
// (((aluin2_A[3]) # (\ShiftRight0~53_combout )))) # (aluin2_A[2] & (\ShiftRight0~27_combout  & ((aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~53_combout  & !aluin2_A[3])))) # 
// (aluin2_A[2] & (\ShiftRight0~27_combout  & ((aluin2_A[3])))) ) ) )

	.dataa(!\ShiftRight0~27_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~53_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \ShiftRight0~54_combout  & ( (!alufunc_A[0] & ((!\ShiftRight0~6_combout  & ((!aluin2_A[4]))) # (\ShiftRight0~6_combout  & (aluin1_A[31])))) ) ) # ( !\ShiftRight0~54_combout  & ( (!alufunc_A[0] & (\ShiftRight0~6_combout  & 
// aluin1_A[31])) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h020202028A028A02;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \Selector55~4 (
// Equation(s):
// \Selector55~4_combout  = ( \Selector55~3_combout  & ( \Selector55~1_combout  ) ) # ( !\Selector55~3_combout  & ( \Selector55~1_combout  & ( ((\Selector27~0_combout  & \Selector55~7_combout )) # (\Selector27~1_combout ) ) ) ) # ( \Selector55~3_combout  & ( 
// !\Selector55~1_combout  ) ) # ( !\Selector55~3_combout  & ( !\Selector55~1_combout  & ( (!\Selector55~0_combout  & (\Selector27~0_combout  & (\Selector55~7_combout ))) # (\Selector55~0_combout  & (((\Selector27~0_combout  & \Selector55~7_combout )) # 
// (\Selector27~1_combout ))) ) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector55~7_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector55~3_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4 .extended_lut = "off";
defparam \Selector55~4 .lut_mask = 64'h0357FFFF03FFFFFF;
defparam \Selector55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \memaddr_M[3]~feeder (
// Equation(s):
// \memaddr_M[3]~feeder_combout  = ( \Selector55~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[3]~feeder .extended_lut = "off";
defparam \memaddr_M[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N37
dffeas \memaddr_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y10_N44
dffeas \dmem_rtl_0_bypass[37] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \dmem_rtl_0_bypass[38] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \wregval_M[4]~3 (
// Equation(s):
// \wregval_M[4]~3_combout  = ( dmem_rtl_0_bypass[37] & ( dmem_rtl_0_bypass[38] & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( dmem_rtl_0_bypass[38] & ( (!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !dmem_rtl_0_bypass[38] ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\dmem~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!dmem_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~3 .extended_lut = "off";
defparam \wregval_M[4]~3 .lut_mask = 64'h0000FFFF404C737F;
defparam \wregval_M[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \wregval_M[4]~5 (
// Equation(s):
// \wregval_M[4]~5_combout  = ( \ldmem_M~q  & ( \Equal6~8_combout  & ( (!\wregval_M[29]~4_combout  & (memaddr_M[4] & ((\SW[4]~input_o )))) # (\wregval_M[29]~4_combout  & (((\wregval_M[4]~3_combout )))) ) ) ) # ( !\ldmem_M~q  & ( \Equal6~8_combout  & ( 
// (!\wregval_M[29]~4_combout  & (memaddr_M[4])) # (\wregval_M[29]~4_combout  & ((\wregval_M[4]~3_combout ))) ) ) ) # ( \ldmem_M~q  & ( !\Equal6~8_combout  & ( (\wregval_M[4]~3_combout  & \wregval_M[29]~4_combout ) ) ) ) # ( !\ldmem_M~q  & ( 
// !\Equal6~8_combout  & ( (!\wregval_M[29]~4_combout  & (memaddr_M[4])) # (\wregval_M[29]~4_combout  & ((\wregval_M[4]~3_combout ))) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\wregval_M[4]~3_combout ),
	.datac(!\wregval_M[29]~4_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(!\ldmem_M~q ),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~5 .extended_lut = "off";
defparam \wregval_M[4]~5 .lut_mask = 64'h5353030353530353;
defparam \wregval_M[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \regs[2][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[6][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][4]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][4]~q ))) ) ) ) # ( !\regs[6][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[3][4]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][4]~q ))) ) ) ) # ( \regs[6][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[2][4]~q ) ) ) ) # ( !\regs[6][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][4]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[7][4]~q ),
	.datae(!\regs[6][4]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[12][4]~q  & ( \regs[9][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][4]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][4]~q ))) ) ) ) # ( !\regs[12][4]~q  & ( \regs[9][4]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[8][4]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][4]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[12][4]~q  & ( !\regs[9][4]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// \regs[8][4]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[13][4]~q ))) ) ) ) # ( !\regs[12][4]~q  & ( !\regs[9][4]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[8][4]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][4]~q  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\regs[8][4]~q ),
	.datae(!\regs[12][4]~q ),
	.dataf(!\regs[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N48
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[11][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[15][4]~q ) ) ) ) # ( !\regs[11][4]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[15][4]~q  & \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[11][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][4]~q )) ) ) ) # ( !\regs[11][4]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][4]~q )) ) ) )

	.dataa(!\regs[14][4]~q ),
	.datab(!\regs[15][4]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\regs[10][4]~q ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[4][4]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][4]~q ) ) ) ) # ( !\regs[4][4]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\regs[5][4]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[4][4]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][4]~q )) ) ) ) # ( !\regs[4][4]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[0][4]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[1][4]~q )) ) ) )

	.dataa(!\regs[5][4]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[1][4]~q ),
	.datad(!\regs[0][4]~q ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~3_combout  & ( \Mux59~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\Mux59~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\Mux59~1_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( !\Mux59~3_combout  & ( \Mux59~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\Mux59~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \Mux59~1_combout )))) ) ) ) # ( \Mux59~3_combout  & ( !\Mux59~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux59~2_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\Mux59~1_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\Mux59~3_combout  & ( !\Mux59~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux59~2_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \Mux59~1_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\Mux59~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\Mux59~1_combout ),
	.datae(!\Mux59~3_combout ),
	.dataf(!\Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \Mux59~4_combout  & ( (!\WideOr2~0_combout ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a12~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// (\imem_rtl_0|auto_generated|ram_block1a44~portadataout ))) ) ) # ( !\Mux59~4_combout  & ( (\WideOr2~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a44~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(!\Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h01310131CDFDCDFD;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N37
dffeas \aluin2_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \Selector54~8 (
// Equation(s):
// \Selector54~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & ((\Add1~1_sumout ))) # (alufunc_A[3] & (\Add2~1_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[4]) # ((!aluin1_A[4])))) # (alufunc_A[0] 
// & (!aluin2_A[4] & (!aluin1_A[4]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[4]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~1_sumout ),
	.datag(!\Add2~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~8 .extended_lut = "on";
defparam \Selector54~8 .lut_mask = 64'h000A17E8AA0A17E8;
defparam \Selector54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \Selector54~5 (
// Equation(s):
// \Selector54~5_combout  = ( \Selector54~1_combout  ) # ( !\Selector54~1_combout  & ( (((\Selector27~0_combout  & \Selector54~8_combout )) # (\Selector54~4_combout )) # (\Selector54~3_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector54~8_combout ),
	.datac(!\Selector54~3_combout ),
	.datad(!\Selector54~4_combout ),
	.datae(gnd),
	.dataf(!\Selector54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~5 .extended_lut = "off";
defparam \Selector54~5 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \Selector54~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \memaddr_M[4]~feeder (
// Equation(s):
// \memaddr_M[4]~feeder_combout  = \Selector54~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector54~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[4]~feeder .extended_lut = "off";
defparam \memaddr_M[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memaddr_M[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \memaddr_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \wregval_M[2]~89 (
// Equation(s):
// \wregval_M[2]~89_combout  = ( \Equal6~6_combout  & ( (\Equal6~7_combout  & ((!memaddr_M[4] & (\KEY[2]~input_o )) # (memaddr_M[4] & ((!\SW[2]~input_o ))))) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal6~7_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~89 .extended_lut = "off";
defparam \wregval_M[2]~89 .lut_mask = 64'h0000000013021302;
defparam \wregval_M[2]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N41
dffeas \dmem_rtl_0_bypass[34] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N56
dffeas \RTval_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[2] .is_wysiwyg = "true";
defparam \RTval_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N59
dffeas \wmemval_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~9_combout  = !wmemval_M[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[33]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N35
dffeas \dmem_rtl_0_bypass[33] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \wregval_M[2]~88 (
// Equation(s):
// \wregval_M[2]~88_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( dmem_rtl_0_bypass[33] & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[34] & ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( dmem_rtl_0_bypass[33] & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[34] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !dmem_rtl_0_bypass[33] & ( ((!dmem_rtl_0_bypass[34]) # ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~6_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !dmem_rtl_0_bypass[33] & ( ((!dmem_rtl_0_bypass[34]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\dmem~6_combout ) ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[34]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!dmem_rtl_0_bypass[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~88 .extended_lut = "off";
defparam \wregval_M[2]~88 .lut_mask = 64'hDDFDDFFF00200222;
defparam \wregval_M[2]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N51
cyclonev_lcell_comb \wregval_M[2]~90 (
// Equation(s):
// \wregval_M[2]~90_combout  = ( \wregval_M[2]~88_combout  & ( (!\ldmem_M~q  & (((memaddr_M[2])))) # (\ldmem_M~q  & (((!\wregval_M[2]~89_combout )) # (\WideNor0~combout ))) ) ) # ( !\wregval_M[2]~88_combout  & ( (!\ldmem_M~q  & (((memaddr_M[2])))) # 
// (\ldmem_M~q  & (!\WideNor0~combout  & (!\wregval_M[2]~89_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\wregval_M[2]~89_combout ),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[2]),
	.datae(gnd),
	.dataf(!\wregval_M[2]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~90 .extended_lut = "off";
defparam \wregval_M[2]~90 .lut_mask = 64'h08F808F80DFD0DFD;
defparam \wregval_M[2]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \regs[3][2]~feeder (
// Equation(s):
// \regs[3][2]~feeder_combout  = ( \wregval_M[2]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~feeder .extended_lut = "off";
defparam \regs[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N50
dffeas \regs[3][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[6][2]~q  & ( \regs[2][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][2]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][2]~q )))) ) ) ) # ( !\regs[6][2]~q  & ( \regs[2][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][2]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][2]~q ))))) ) ) ) # ( \regs[6][2]~q  & ( !\regs[2][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][2]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][2]~q ))))) ) ) ) # ( !\regs[6][2]~q  & ( !\regs[2][2]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[3][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[7][2]~q ))))) ) ) )

	.dataa(!\regs[3][2]~q ),
	.datab(!\regs[7][2]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][2]~q ),
	.dataf(!\regs[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[4][2]~q  & ( \regs[5][2]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[1][2]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][2]~q  & ( \regs[5][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][2]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[1][2]~q )))) ) ) ) # ( \regs[4][2]~q  
// & ( !\regs[5][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[0][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\regs[1][2]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[4][2]~q  & ( !\regs[5][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[0][2]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[1][2]~q ))))) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[1][2]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h470047CC473347FF;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[12][2]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[13][2]~q ) ) ) ) # ( !\regs[12][2]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \regs[13][2]~q ) ) ) ) # ( \regs[12][2]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][2]~q )) ) ) ) # ( !\regs[12][2]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[8][2]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[9][2]~q )) ) ) )

	.dataa(!\regs[9][2]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[13][2]~q ),
	.datae(!\regs[12][2]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[11][2]~q  & ( \regs[14][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[10][2]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[15][2]~q ))) ) ) ) # ( !\regs[11][2]~q  & ( \regs[14][2]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[10][2]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[15][2]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][2]~q  & ( !\regs[14][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[10][2]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\regs[15][2]~q ))) ) ) ) # ( !\regs[11][2]~q 
//  & ( !\regs[14][2]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[10][2]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\regs[15][2]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[15][2]~q ),
	.datab(!\regs[10][2]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\regs[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux61~3_combout  & ( (\Mux61~1_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux61~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux61~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\Mux61~2_combout )) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux61~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \Mux61~1_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux61~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\Mux61~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (\Mux61~2_combout )) ) ) )

	.dataa(!\Mux61~2_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\Mux61~0_combout ),
	.datad(!\Mux61~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N39
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\WideOr2~0_combout  & (((\Mux61~4_combout )))) # (\WideOr2~0_combout  & (((!\imem_rtl_0|auto_generated|address_reg_a [0])) # 
// (\imem_rtl_0|auto_generated|ram_block1a42~portadataout ))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\WideOr2~0_combout  & (((\Mux61~4_combout )))) # (\WideOr2~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a42~portadataout 
//  & (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\Mux61~4_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h0F110F110FDD0FDD;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N40
dffeas \aluin2_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \Selector56~10 (
// Equation(s):
// \Selector56~10_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~81_sumout )) # (alufunc_A[3] & ((\Add2~81_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[2] & ((!aluin1_A[2]) # (!alufunc_A[0]))) # (aluin2_A[2] 
// & (!aluin1_A[2] & !alufunc_A[0]))))) ) )

	.dataa(!\Add1~81_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!aluin1_A[2]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~10 .extended_lut = "on";
defparam \Selector56~10 .lut_mask = 64'h4747333C00003CCC;
defparam \Selector56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \Selector56~6 (
// Equation(s):
// \Selector56~6_combout  = ( \Selector27~0_combout  & ( \Selector56~2_combout  & ( ((\Selector27~1_combout ) # (\Selector56~5_combout )) # (\Selector56~10_combout ) ) ) ) # ( !\Selector27~0_combout  & ( \Selector56~2_combout  & ( (\Selector27~1_combout ) # 
// (\Selector56~5_combout ) ) ) ) # ( \Selector27~0_combout  & ( !\Selector56~2_combout  & ( (((\Selector56~3_combout  & \Selector27~1_combout )) # (\Selector56~5_combout )) # (\Selector56~10_combout ) ) ) ) # ( !\Selector27~0_combout  & ( 
// !\Selector56~2_combout  & ( ((\Selector56~3_combout  & \Selector27~1_combout )) # (\Selector56~5_combout ) ) ) )

	.dataa(!\Selector56~10_combout ),
	.datab(!\Selector56~3_combout ),
	.datac(!\Selector56~5_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~6 .extended_lut = "off";
defparam \Selector56~6 .lut_mask = 64'h0F3F5F7F0FFF5FFF;
defparam \Selector56~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \memaddr_M[2]~feeder (
// Equation(s):
// \memaddr_M[2]~feeder_combout  = ( \Selector56~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector56~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[2]~feeder .extended_lut = "off";
defparam \memaddr_M[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N4
dffeas \memaddr_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~8_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N35
dffeas \dmem_rtl_0_bypass[39] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \wregval_M[5]~94 (
// Equation(s):
// \wregval_M[5]~94_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[40] & ((dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & 
// (!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[39])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_M[29]~4_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[40] & 
// ((dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & (!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[39])))))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\wregval_M[29]~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[39]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~94 .extended_lut = "on";
defparam \wregval_M[5]~94 .lut_mask = 64'h0020002000FD00FD;
defparam \wregval_M[5]~94 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \wregval_M[5]~84 (
// Equation(s):
// \wregval_M[5]~84_combout  = ( memaddr_M[4] & ( \Equal6~8_combout  & ( (!\wregval_M[5]~83_combout  & (!\wregval_M[5]~94_combout  & ((!\wregval_M[0]~60_combout ) # (\SW[5]~input_o )))) ) ) ) # ( !memaddr_M[4] & ( \Equal6~8_combout  & ( 
// (!\wregval_M[5]~83_combout  & (!\wregval_M[5]~94_combout  & !\wregval_M[0]~60_combout )) ) ) ) # ( memaddr_M[4] & ( !\Equal6~8_combout  & ( (!\wregval_M[5]~83_combout  & !\wregval_M[5]~94_combout ) ) ) ) # ( !memaddr_M[4] & ( !\Equal6~8_combout  & ( 
// (!\wregval_M[5]~83_combout  & !\wregval_M[5]~94_combout ) ) ) )

	.dataa(!\wregval_M[5]~83_combout ),
	.datab(!\wregval_M[5]~94_combout ),
	.datac(!\wregval_M[0]~60_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(!memaddr_M[4]),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~84 .extended_lut = "off";
defparam \wregval_M[5]~84 .lut_mask = 64'h8888888880808088;
defparam \wregval_M[5]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas \regs[13][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N57
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[7][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[15][5]~q ) ) ) ) # ( !\regs[7][5]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[15][5]~q ) ) ) ) # ( \regs[7][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[5][5]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[13][5]~q )) ) ) ) # ( !\regs[7][5]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[5][5]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[13][5]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[13][5]~q ),
	.datac(!\regs[5][5]~q ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[7][5]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[11][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[3][5]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][5]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[3][5]~q ) ) ) ) # ( \regs[11][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][5]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][5]~q )) ) ) ) # ( !\regs[11][5]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][5]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][5]~q )) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\regs[1][5]~q ),
	.datad(!\regs[3][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[14][5]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (\regs[6][5]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][5]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[6][5]~q ) ) ) ) # ( \regs[14][5]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][5]~q ))) ) ) ) # ( !\regs[14][5]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[4][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[12][5]~q ))) ) ) )

	.dataa(!\regs[4][5]~q ),
	.datab(!\regs[12][5]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[6][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[10][5]~q  & ( \regs[2][5]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][5]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[10][5]~q  & ( \regs[2][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[0][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( \regs[10][5]~q  & ( !\regs[2][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][5]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[8][5]~q ))))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[10][5]~q  
// & ( !\regs[2][5]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[0][5]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[8][5]~q ))))) ) ) )

	.dataa(!\regs[0][5]~q ),
	.datab(!\regs[8][5]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\regs[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \Mux26~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux26~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux26~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \Mux26~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) 
// # (\Mux26~2_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\Mux26~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\Mux26~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\Mux26~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\Mux26~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  
// & \Mux26~2_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\Mux26~3_combout ),
	.datac(!\Mux26~2_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.dataf(!\Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h050511BBAFAF11BB;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \aluin1_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \Selector53~7 (
// Equation(s):
// \Selector53~7_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~5_sumout )) # (alufunc_A[3] & (((\Add2~5_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[5] & ((!alufunc_A[0]) # (!aluin1_A[5]))) # (aluin2_A[5] & 
// (!alufunc_A[0] & !aluin1_A[5]))))) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[5]),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[5]),
	.datag(!\Add2~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~7 .extended_lut = "on";
defparam \Selector53~7 .lut_mask = 64'h4700333C47003CCC;
defparam \Selector53~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \Selector53~5 (
// Equation(s):
// \Selector53~5_combout  = ( \Selector53~1_combout  ) # ( !\Selector53~1_combout  & ( (((\Selector27~0_combout  & \Selector53~7_combout )) # (\Selector53~4_combout )) # (\Selector53~3_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector53~7_combout ),
	.datac(!\Selector53~3_combout ),
	.datad(!\Selector53~4_combout ),
	.datae(gnd),
	.dataf(!\Selector53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~5 .extended_lut = "off";
defparam \Selector53~5 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \Selector53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N21
cyclonev_lcell_comb \memaddr_M[5]~feeder (
// Equation(s):
// \memaddr_M[5]~feeder_combout  = \Selector53~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector53~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[5]~feeder .extended_lut = "off";
defparam \memaddr_M[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memaddr_M[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N22
dffeas \memaddr_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \Equal6~7 (
// Equation(s):
// \Equal6~7_combout  = ( !memaddr_M[5] & ( memaddr_M[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!memaddr_M[5]),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~7 .extended_lut = "off";
defparam \Equal6~7 .lut_mask = 64'h00000000FFFF0000;
defparam \Equal6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \wregval_M[14]~69 (
// Equation(s):
// \wregval_M[14]~69_combout  = ( \WideNor0~combout  & ( (!\ldmem_M~q  & memaddr_M[14]) ) ) # ( !\WideNor0~combout  & ( (!\ldmem_M~q  & (((memaddr_M[14])))) # (\ldmem_M~q  & ((!\Equal6~7_combout ) # ((!\Equal6~6_combout )))) ) )

	.dataa(!\Equal6~7_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\Equal6~6_combout ),
	.datad(!memaddr_M[14]),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~69 .extended_lut = "off";
defparam \wregval_M[14]~69 .lut_mask = 64'h32FE32FE00CC00CC;
defparam \wregval_M[14]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N43
dffeas \RTval_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux49~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[14] .is_wysiwyg = "true";
defparam \RTval_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N47
dffeas \wmemval_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~4_combout  = !wmemval_M[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[57]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N59
dffeas \dmem_rtl_0_bypass[57] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N51
cyclonev_lcell_comb \wregval_M[14]~68 (
// Equation(s):
// \wregval_M[14]~68_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~68 .extended_lut = "off";
defparam \wregval_M[14]~68 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \wregval_M[14]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N3
cyclonev_lcell_comb \wregval_M[14]~70 (
// Equation(s):
// \wregval_M[14]~70_combout  = ( dmem_rtl_0_bypass[57] & ( \wregval_M[14]~68_combout  & ( ((dmem_rtl_0_bypass[58] & (!\dmem~6_combout  & \wregval_M[29]~4_combout ))) # (\wregval_M[14]~69_combout ) ) ) ) # ( !dmem_rtl_0_bypass[57] & ( 
// \wregval_M[14]~68_combout  & ( (\wregval_M[14]~69_combout ) # (\wregval_M[29]~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[57] & ( !\wregval_M[14]~68_combout  & ( \wregval_M[14]~69_combout  ) ) ) # ( !dmem_rtl_0_bypass[57] & ( !\wregval_M[14]~68_combout  & ( 
// ((\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[58]) # (\dmem~6_combout )))) # (\wregval_M[14]~69_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!\dmem~6_combout ),
	.datac(!\wregval_M[29]~4_combout ),
	.datad(!\wregval_M[14]~69_combout ),
	.datae(!dmem_rtl_0_bypass[57]),
	.dataf(!\wregval_M[14]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~70 .extended_lut = "off";
defparam \wregval_M[14]~70 .lut_mask = 64'h0BFF00FF0FFF04FF;
defparam \wregval_M[14]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N20
dffeas \regs[13][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[12][14]~q  & ( \regs[8][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[9][14]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][14]~q ))) ) ) ) # ( !\regs[12][14]~q  & ( \regs[8][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[9][14]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][14]~q )))) ) ) ) # ( \regs[12][14]~q  & ( !\regs[8][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[9][14]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][14]~q )))) ) ) ) # ( !\regs[12][14]~q  & ( !\regs[8][14]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[9][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[13][14]~q )))) ) ) )

	.dataa(!\regs[13][14]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][14]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\regs[12][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[6][14]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][14]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][14]~q )) ) ) ) # ( !\regs[6][14]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[3][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][14]~q )) ) ) ) # ( \regs[6][14]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][14]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][14]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[2][14]~q ) ) ) 
// )

	.dataa(!\regs[7][14]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[2][14]~q ),
	.datad(!\regs[3][14]~q ),
	.datae(!\regs[6][14]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N39
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[4][14]~q  & ( \regs[1][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[0][14]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][14]~q )))) ) ) ) # ( !\regs[4][14]~q  & ( \regs[1][14]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[0][14]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[5][14]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[4][14]~q  & ( !\regs[1][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[0][14]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[5][14]~q )))) ) ) ) # ( 
// !\regs[4][14]~q  & ( !\regs[1][14]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[0][14]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[5][14]~q  & \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\regs[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[11][14]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) # (\regs[15][14]~q ) ) ) ) # ( !\regs[11][14]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[15][14]~q ) ) ) ) # ( \regs[11][14]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][14]~q ))) ) ) ) # ( !\regs[11][14]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[10][14]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[14][14]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][14]~q ),
	.datac(!\regs[10][14]~q ),
	.datad(!\regs[14][14]~q ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N42
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~3_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (\Mux49~2_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux49~3_combout  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux49~2_combout ) ) ) ) # ( \Mux49~3_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux49~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux49~1_combout )) ) ) ) # ( !\Mux49~3_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\Mux49~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\Mux49~1_combout )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\Mux49~1_combout ),
	.datac(!\Mux49~2_combout ),
	.datad(!\Mux49~0_combout ),
	.datae(!\Mux49~3_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N39
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ( \WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) ) # ( !\WideOr2~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux49~4_combout  ) ) ) # ( 
// !\WideOr2~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux49~4_combout  ) ) )

	.dataa(!\Mux49~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h555500005555FFFF;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N40
dffeas \aluin2_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14] .is_wysiwyg = "true";
defparam \aluin2_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Selector43~10 (
// Equation(s):
// \Selector43~10_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~21_sumout )) # (alufunc_A[3] & ((\Add2~21_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[15] & ((!aluin1_A[15]) # (!alufunc_A[0]))) # 
// (aluin2_A[15] & (!aluin1_A[15] & !alufunc_A[0]))))) ) )

	.dataa(!\Add1~21_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[15]),
	.datad(!aluin1_A[15]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~10 .extended_lut = "on";
defparam \Selector43~10 .lut_mask = 64'h4747333C00003CCC;
defparam \Selector43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Selector43~10_combout  & ( (((\Selector43~1_combout  & \Selector27~1_combout )) # (\Selector27~0_combout )) # (\Selector43~3_combout ) ) ) # ( !\Selector43~10_combout  & ( ((\Selector43~1_combout  & \Selector27~1_combout )) # 
// (\Selector43~3_combout ) ) )

	.dataa(!\Selector43~1_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector43~3_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\Selector43~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \memaddr_M[15]~feeder (
// Equation(s):
// \memaddr_M[15]~feeder_combout  = ( \Selector43~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[15]~feeder .extended_lut = "off";
defparam \memaddr_M[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N40
dffeas \memaddr_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[15]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( !memaddr_M[15] & ( \WideNor0~2_combout  & ( (\WideNor0~1_combout  & (\MemWE~0_combout  & (\WideNor0~0_combout  & \WideNor0~3_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(!memaddr_M[15]),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h0000000000010000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \RTval_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[15] .is_wysiwyg = "true";
defparam \RTval_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N53
dffeas \wmemval_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \wregval_M[15]~65 (
// Equation(s):
// \wregval_M[15]~65_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~65 .extended_lut = "off";
defparam \wregval_M[15]~65 .lut_mask = 64'h333300003333FFFF;
defparam \wregval_M[15]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~3_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N22
dffeas \dmem_rtl_0_bypass[59] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \dmem_rtl_0_bypass[60] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \wregval_M[15]~66 (
// Equation(s):
// \wregval_M[15]~66_combout  = ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\Equal6~7_combout ) # (!\Equal6~6_combout ))) ) ) # ( !\ldmem_M~q  & ( memaddr_M[15] ) )

	.dataa(!\Equal6~7_combout ),
	.datab(!\Equal6~6_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!memaddr_M[15]),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~66 .extended_lut = "off";
defparam \wregval_M[15]~66 .lut_mask = 64'h00FF00FFE0E0E0E0;
defparam \wregval_M[15]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N27
cyclonev_lcell_comb \wregval_M[15]~67 (
// Equation(s):
// \wregval_M[15]~67_combout  = ( \wregval_M[15]~66_combout  & ( \wregval_M[29]~4_combout  ) ) # ( !\wregval_M[15]~66_combout  & ( \wregval_M[29]~4_combout  & ( (!\dmem~6_combout  & ((!dmem_rtl_0_bypass[60] & ((!dmem_rtl_0_bypass[59]))) # 
// (dmem_rtl_0_bypass[60] & (\wregval_M[15]~65_combout )))) # (\dmem~6_combout  & (((!dmem_rtl_0_bypass[59])))) ) ) ) # ( \wregval_M[15]~66_combout  & ( !\wregval_M[29]~4_combout  ) )

	.dataa(!\wregval_M[15]~65_combout ),
	.datab(!\dmem~6_combout ),
	.datac(!dmem_rtl_0_bypass[59]),
	.datad(!dmem_rtl_0_bypass[60]),
	.datae(!\wregval_M[15]~66_combout ),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~67 .extended_lut = "off";
defparam \wregval_M[15]~67 .lut_mask = 64'h0000FFFFF074FFFF;
defparam \wregval_M[15]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N45
cyclonev_lcell_comb \regs[12][15]~feeder (
// Equation(s):
// \regs[12][15]~feeder_combout  = ( \wregval_M[15]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][15]~feeder .extended_lut = "off";
defparam \regs[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N46
dffeas \regs[12][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N18
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[6][15]~q  & ( \regs[14][15]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[4][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][15]~q  & ( \regs[14][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// \regs[4][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[12][15]~q ))) ) ) ) # ( \regs[6][15]~q  & ( !\regs[14][15]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[4][15]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][15]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[6][15]~q  & ( !\regs[14][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout 
//  & ((\regs[4][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[12][15]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[12][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][15]~q ),
	.datae(!\regs[6][15]~q ),
	.dataf(!\regs[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[3][15]~q  & ( \regs[1][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][15]~q ))) ) ) ) # ( !\regs[3][15]~q  & ( \regs[1][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][15]~q )))) ) ) ) # ( \regs[3][15]~q  & ( !\regs[1][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][15]~q )))) ) ) ) # ( !\regs[3][15]~q  & ( !\regs[1][15]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((\regs[9][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[11][15]~q )))) ) ) )

	.dataa(!\regs[11][15]~q ),
	.datab(!\regs[9][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][15]~q ),
	.dataf(!\regs[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N12
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[13][15]~q  & ( \regs[7][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[5][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[15][15]~q )))) ) ) ) # ( !\regs[13][15]~q  & ( \regs[7][15]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][15]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[15][15]~q )))) ) ) ) # ( \regs[13][15]~q  & ( !\regs[7][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[5][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[15][15]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) 
// # ( !\regs[13][15]~q  & ( !\regs[7][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[5][15]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[15][15]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][15]~q ),
	.datac(!\regs[15][15]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[13][15]~q ),
	.dataf(!\regs[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h220522AF770577AF;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N36
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[2][15]~q  & ( \regs[10][15]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[2][15]~q  & ( \regs[10][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[2][15]~q  & ( !\regs[10][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[8][15]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[2][15]~q  
// & ( !\regs[10][15]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[0][15]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[8][15]~q )))) ) ) )

	.dataa(!\regs[8][15]~q ),
	.datab(!\regs[0][15]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[2][15]~q ),
	.dataf(!\regs[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux48~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux48~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux48~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux48~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout 
// ) # (\Mux48~2_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux48~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux48~1_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\Mux48~3_combout ))) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux48~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout 
//  & \Mux48~2_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\Mux48~1_combout ),
	.datac(!\Mux48~2_combout ),
	.datad(!\Mux48~3_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \Mux48~4_combout  & ( (!\WideOr2~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) ) # ( !\Mux48~4_combout  & ( (\WideOr2~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h03030303CFCFCFCF;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \aluin2_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15] .is_wysiwyg = "true";
defparam \aluin2_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( aluin1_A[15] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[15]))))) ) ) # ( !aluin1_A[15] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[15]))))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[15]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'h0154015415401540;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \Selector43~7 (
// Equation(s):
// \Selector43~7_combout  = ( \Add2~21_sumout  & ( \Selector27~10_combout  & ( (\Selector27~0_combout  & (((alufunc_A[3]) # (\Add1~21_sumout )) # (\Selector43~6_combout ))) ) ) ) # ( !\Add2~21_sumout  & ( \Selector27~10_combout  & ( (\Selector27~0_combout  & 
// (((\Add1~21_sumout  & !alufunc_A[3])) # (\Selector43~6_combout ))) ) ) ) # ( \Add2~21_sumout  & ( !\Selector27~10_combout  & ( (\Selector43~6_combout  & \Selector27~0_combout ) ) ) ) # ( !\Add2~21_sumout  & ( !\Selector27~10_combout  & ( 
// (\Selector43~6_combout  & \Selector27~0_combout ) ) ) )

	.dataa(!\Selector43~6_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Add1~21_sumout ),
	.datad(!alufunc_A[3]),
	.datae(!\Add2~21_sumout ),
	.dataf(!\Selector27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~7 .extended_lut = "off";
defparam \Selector43~7 .lut_mask = 64'h1111111113111333;
defparam \Selector43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \Selector43~9 (
// Equation(s):
// \Selector43~9_combout  = ( \Selector27~0_combout  & ( \Selector56~7_combout  & ( (((\Selector27~1_combout  & \Selector43~1_combout )) # (\Selector43~10_combout )) # (\Selector43~3_combout ) ) ) ) # ( !\Selector27~0_combout  & ( \Selector56~7_combout  & ( 
// ((\Selector27~1_combout  & \Selector43~1_combout )) # (\Selector43~3_combout ) ) ) )

	.dataa(!\Selector43~3_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector43~1_combout ),
	.datad(!\Selector43~10_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~9 .extended_lut = "off";
defparam \Selector43~9 .lut_mask = 64'h00000000575757FF;
defparam \Selector43~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N32
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \Selector56~7_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\dmem_rtl_0|auto_generated|addrstall_reg_b [0])))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Selector43~8_combout )) # 
// (\Selector43~7_combout ))) ) ) # ( !\Selector56~7_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \dmem_rtl_0|auto_generated|addrstall_reg_b [0]) ) )

	.dataa(!\Selector43~7_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector43~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datae(gnd),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h00CC00CC31FD31FD;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \RTval_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[1] .is_wysiwyg = "true";
defparam \RTval_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \wmemval_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N53
dffeas \dmem_rtl_0_bypass[32] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \dmem_rtl_0_bypass[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \wregval_M[1]~85 (
// Equation(s):
// \wregval_M[1]~85_combout  = ( dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((!dmem_rtl_0_bypass[32]) # (\dmem~6_combout )) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & (!\dmem~6_combout  & dmem_rtl_0_bypass[32])) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// ((!dmem_rtl_0_bypass[32]) # (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[32] & 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(!\dmem~6_combout ),
	.datac(!dmem_rtl_0_bypass[32]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~85 .extended_lut = "off";
defparam \wregval_M[1]~85 .lut_mask = 64'h000CF3FF0404F7F7;
defparam \wregval_M[1]~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \wregval_M[1]~86 (
// Equation(s):
// \wregval_M[1]~86_combout  = ( \SW[1]~input_o  & ( (\KEY[1]~input_o  & !memaddr_M[4]) ) ) # ( !\SW[1]~input_o  & ( (memaddr_M[4]) # (\KEY[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!memaddr_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~86 .extended_lut = "off";
defparam \wregval_M[1]~86 .lut_mask = 64'h3F3F3F3F30303030;
defparam \wregval_M[1]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \Selector57~2 (
// Equation(s):
// \Selector57~2_combout  = ( \ShiftLeft0~3_combout  & ( \ShiftRight0~6_combout  & ( \Selector27~2_combout  ) ) ) # ( !\ShiftLeft0~3_combout  & ( \ShiftRight0~6_combout  & ( \Selector27~2_combout  ) ) ) # ( \ShiftLeft0~3_combout  & ( !\ShiftRight0~6_combout  
// & ( \Selector56~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector27~2_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~2 .extended_lut = "off";
defparam \Selector57~2 .lut_mask = 64'h000000FF0F0F0F0F;
defparam \Selector57~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N54
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( aluin2_A[1] & ( aluin1_A[4] & ( (aluin1_A[3]) # (aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[4] & ( (!aluin2_A[0] & (aluin1_A[1])) # (aluin2_A[0] & ((aluin1_A[2]))) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[4] & ( (!aluin2_A[0] 
// & aluin1_A[3]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (aluin1_A[1])) # (aluin2_A[0] & ((aluin1_A[2]))) ) ) )

	.dataa(!aluin1_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[2]),
	.datad(!aluin1_A[3]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~20_combout  & ( (!aluin2_A[2] & (((aluin2_A[3]) # (\ShiftRight0~41_combout )))) # (aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~22_combout ))) ) ) ) # ( !\ShiftRight0~21_combout  & 
// ( \ShiftRight0~20_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~41_combout  & !aluin2_A[3])))) # (aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~22_combout ))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (!aluin2_A[2] & 
// (((aluin2_A[3]) # (\ShiftRight0~41_combout )))) # (aluin2_A[2] & (\ShiftRight0~22_combout  & ((aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~41_combout  & !aluin2_A[3])))) # 
// (aluin2_A[2] & (\ShiftRight0~22_combout  & ((aluin2_A[3])))) ) ) )

	.dataa(!\ShiftRight0~22_combout ),
	.datab(!\ShiftRight0~41_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h300530F53F053FF5;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( aluin2_A[3] & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2]) # (\ShiftRight0~18_combout ) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & (\ShiftRight0~23_combout )) # (aluin2_A[2] & 
// ((\ShiftRight0~16_combout ))) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~17_combout  & ( (\ShiftRight0~18_combout  & aluin2_A[2]) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & (\ShiftRight0~23_combout )) # (aluin2_A[2] & 
// ((\ShiftRight0~16_combout ))) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~16_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h303F0505303FF5F5;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \Selector57~3 (
// Equation(s):
// \Selector57~3_combout  = ( !\ShiftRight0~6_combout  & ( (!alufunc_A[0] & ((!aluin2_A[4] & (\ShiftRight0~42_combout )) # (aluin2_A[4] & ((\ShiftRight0~40_combout ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~3 .extended_lut = "off";
defparam \Selector57~3 .lut_mask = 64'h220A220A00000000;
defparam \Selector57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \Selector57~5 (
// Equation(s):
// \Selector57~5_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~25_sumout )) # (alufunc_A[3] & ((\Add2~25_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin1_A[1] & ((!aluin2_A[1]) # (!alufunc_A[0]))) # (aluin1_A[1] 
// & (!aluin2_A[1] & !alufunc_A[0]))))) ) )

	.dataa(!aluin1_A[1]),
	.datab(!\Add1~25_sumout ),
	.datac(!aluin2_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add2~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~5 .extended_lut = "on";
defparam \Selector57~5 .lut_mask = 64'h3300055F0F00FAA0;
defparam \Selector57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = ( aluin2_A[1] & ( aluin1_A[1] & ( alufunc_A[3] ) ) ) # ( !aluin2_A[1] & ( aluin1_A[1] & ( !alufunc_A[3] ) ) ) # ( aluin2_A[1] & ( !aluin1_A[1] & ( !alufunc_A[3] ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[1] & ( alufunc_A[3] ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~0 .extended_lut = "off";
defparam \Selector57~0 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \Selector57~1 (
// Equation(s):
// \Selector57~1_combout  = ( \Selector57~0_combout  & ( (!alufunc_A[0] & (\Selector56~0_combout  & (alufunc_A[2] & alufunc_A[1]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Selector56~0_combout ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~1 .extended_lut = "off";
defparam \Selector57~1 .lut_mask = 64'h0000000000020002;
defparam \Selector57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \Selector57~4 (
// Equation(s):
// \Selector57~4_combout  = ( \Selector57~5_combout  & ( \Selector57~1_combout  ) ) # ( !\Selector57~5_combout  & ( \Selector57~1_combout  ) ) # ( \Selector57~5_combout  & ( !\Selector57~1_combout  & ( ((\Selector27~1_combout  & ((\Selector57~3_combout ) # 
// (\Selector57~2_combout )))) # (\Selector27~0_combout ) ) ) ) # ( !\Selector57~5_combout  & ( !\Selector57~1_combout  & ( (\Selector27~1_combout  & ((\Selector57~3_combout ) # (\Selector57~2_combout ))) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector57~2_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector57~3_combout ),
	.datae(!\Selector57~5_combout ),
	.dataf(!\Selector57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~4 .extended_lut = "off";
defparam \Selector57~4 .lut_mask = 64'h11551F5FFFFFFFFF;
defparam \Selector57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N49
dffeas \memaddr_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector57~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \wregval_M[1]~87 (
// Equation(s):
// \wregval_M[1]~87_combout  = ( memaddr_M[1] & ( \Equal6~8_combout  & ( (!\ldmem_M~q ) # ((!\WideNor0~combout  & ((!\wregval_M[1]~86_combout ))) # (\WideNor0~combout  & (\wregval_M[1]~85_combout ))) ) ) ) # ( !memaddr_M[1] & ( \Equal6~8_combout  & ( 
// (\ldmem_M~q  & ((!\WideNor0~combout  & ((!\wregval_M[1]~86_combout ))) # (\WideNor0~combout  & (\wregval_M[1]~85_combout )))) ) ) ) # ( memaddr_M[1] & ( !\Equal6~8_combout  & ( (!\ldmem_M~q ) # ((\WideNor0~combout  & \wregval_M[1]~85_combout )) ) ) ) # ( 
// !memaddr_M[1] & ( !\Equal6~8_combout  & ( (\ldmem_M~q  & (\WideNor0~combout  & \wregval_M[1]~85_combout )) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\WideNor0~combout ),
	.datac(!\wregval_M[1]~85_combout ),
	.datad(!\wregval_M[1]~86_combout ),
	.datae(!memaddr_M[1]),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~87 .extended_lut = "off";
defparam \wregval_M[1]~87 .lut_mask = 64'h0101ABAB4501EFAB;
defparam \wregval_M[1]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N8
dffeas \regs[10][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \regs[2][1]~q  & ( \regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[0][1]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[10][1]~q ))) ) ) ) # ( !\regs[2][1]~q  & ( \regs[8][1]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[0][1]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[10][1]~q ))) ) ) ) # ( \regs[2][1]~q  & ( !\regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\regs[0][1]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[10][1]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[2][1]~q  & ( 
// !\regs[8][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & \regs[0][1]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (\regs[10][1]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\regs[10][1]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][1]~q ),
	.datae(!\regs[2][1]~q ),
	.dataf(!\regs[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[6][1]~q  & ( \regs[12][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[4][1]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][1]~q )))) ) ) ) # ( !\regs[6][1]~q  & ( \regs[12][1]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\regs[4][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[14][1]~q  & 
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[6][1]~q  & ( !\regs[12][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[4][1]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\regs[14][1]~q )))) ) ) ) # ( 
// !\regs[6][1]~q  & ( !\regs[12][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\regs[4][1]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\regs[14][1]~q  & \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[4][1]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\regs[14][1]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\regs[6][1]~q ),
	.dataf(!\regs[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[3][1]~q  & ( \regs[11][1]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][1]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][1]~q  & ( \regs[11][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][1]~q  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\regs[9][1]~q )))) ) ) ) # ( \regs[3][1]~q  
// & ( !\regs[11][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\regs[1][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (((\regs[9][1]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[3][1]~q  & ( !\regs[11][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[1][1]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[9][1]~q ))))) ) ) )

	.dataa(!\regs[1][1]~q ),
	.datab(!\regs[9][1]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\regs[3][1]~q ),
	.dataf(!\regs[11][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \regs[13][1]~q  & ( \regs[5][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][1]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][1]~q ))) ) ) ) # ( !\regs[13][1]~q  & ( \regs[5][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][1]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][1]~q )))) ) ) ) # ( \regs[13][1]~q  & ( !\regs[5][1]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][1]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][1]~q )))) ) ) ) # ( !\regs[13][1]~q  & ( !\regs[5][1]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ((\regs[7][1]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & (\regs[15][1]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][1]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\regs[7][1]~q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\regs[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux62~3_combout  & ( (\Mux62~1_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \Mux62~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux62~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\Mux62~2_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux62~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & \Mux62~1_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\Mux62~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\Mux62~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\Mux62~2_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\Mux62~0_combout ),
	.datac(!\Mux62~1_combout ),
	.datad(!\Mux62~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Mux62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h22770A0A22775F5F;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N9
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \Mux62~4_combout  & ( (!\WideOr2~0_combout ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imem_rtl_0|auto_generated|ram_block1a41~portadataout )))) ) ) # ( !\Mux62~4_combout  & ( (\WideOr2~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a41~portadataout ))))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h00530053FF53FF53;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N10
dffeas \aluin2_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( aluin1_A[18] & ( aluin1_A[16] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[17])) # (aluin2_A[1] & ((aluin1_A[19])))) ) ) ) # ( !aluin1_A[18] & ( aluin1_A[16] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[17]))) # 
// (aluin2_A[1] & (((aluin1_A[19] & aluin2_A[0])))) ) ) ) # ( aluin1_A[18] & ( !aluin1_A[16] & ( (!aluin2_A[1] & (aluin1_A[17] & ((aluin2_A[0])))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[19])))) ) ) ) # ( !aluin1_A[18] & ( !aluin1_A[16] & ( 
// (aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[17])) # (aluin2_A[1] & ((aluin1_A[19]))))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[19]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h00473347CC47FF47;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( ((!aluin2_A[2] & (\ShiftRight0~14_combout )) # (aluin2_A[2] & ((\ShiftRight0~7_combout )))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  
// & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~14_combout )) # (aluin2_A[2] & ((\ShiftRight0~7_combout ))))) # (aluin2_A[3] & (((aluin2_A[2])))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & 
// (\ShiftRight0~14_combout )) # (aluin2_A[2] & ((\ShiftRight0~7_combout ))))) # (aluin2_A[3] & (((!aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~14_combout )) # 
// (aluin2_A[2] & ((\ShiftRight0~7_combout ))))) ) ) )

	.dataa(!\ShiftRight0~14_combout ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~43_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "on";
defparam \Selector42~4 .lut_mask = 64'h0000000002000200;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N18
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~42_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & (\ShiftLeft0~37_combout )) # (aluin2_A[2] & ((\ShiftLeft0~1_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( \ShiftLeft0~42_combout  & 
// ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftLeft0~37_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~1_combout  & aluin2_A[3])))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~42_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~37_combout  & ((aluin2_A[3])))) 
// # (aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftLeft0~1_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~42_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~37_combout )) # (aluin2_A[2] & ((\ShiftLeft0~1_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h00530F53F053FF53;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N3
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( aluin2_A[4] & ( (!\ShiftLeft0~12_combout  & \ShiftLeft0~0_combout ) ) ) # ( !aluin2_A[4] & ( \ShiftLeft0~60_combout  ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftLeft0~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h0F0F0F0F22222222;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( alufunc_A[3] & ( !aluin1_A[16] $ (aluin2_A[16]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[16] $ (!aluin2_A[16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[16]),
	.datad(!aluin2_A[16]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \Selector56~0_combout  & ( (alufunc_A[1] & (\Selector42~1_combout  & (!alufunc_A[0] & alufunc_A[2]))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector42~1_combout ),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h0000000000100010;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \Selector42~8 (
// Equation(s):
// \Selector42~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add1~109_sumout )))) # (alufunc_A[3] & (\Add2~109_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[16]) # ((!aluin1_A[16])))) # 
// (alufunc_A[0] & (!aluin2_A[16] & ((!aluin1_A[16])))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[16]),
	.datad(!\Add1~109_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[16]),
	.datag(!\Add2~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~8 .extended_lut = "on";
defparam \Selector42~8 .lut_mask = 64'h048C5656048C6A6A;
defparam \Selector42~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Selector42~2_combout  & ( \Selector42~8_combout  ) ) # ( !\Selector42~2_combout  & ( \Selector42~8_combout  & ( (((\Selector27~7_combout  & \Selector42~0_combout )) # (\Selector27~0_combout )) # (\Selector42~4_combout ) ) ) ) # 
// ( \Selector42~2_combout  & ( !\Selector42~8_combout  ) ) # ( !\Selector42~2_combout  & ( !\Selector42~8_combout  & ( ((\Selector27~7_combout  & \Selector42~0_combout )) # (\Selector42~4_combout ) ) ) )

	.dataa(!\Selector42~4_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector27~7_combout ),
	.datad(!\Selector42~0_combout ),
	.datae(!\Selector42~2_combout ),
	.dataf(!\Selector42~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \memaddr_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector42~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \Selector41~8 (
// Equation(s):
// \Selector41~8_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~105_sumout )) # (alufunc_A[3] & ((\Add2~105_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[17] & ((!aluin1_A[17]) # (!alufunc_A[0]))) # 
// (aluin2_A[17] & (!aluin1_A[17] & !alufunc_A[0]))))) ) )

	.dataa(!\Add1~105_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[17]),
	.datad(!aluin1_A[17]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~8 .extended_lut = "on";
defparam \Selector41~8 .lut_mask = 64'h4747333C00003CCC;
defparam \Selector41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~9_combout  & ( aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftLeft0~4_combout ) ) ) ) # ( !\ShiftLeft0~9_combout  & ( aluin2_A[2] & ( (\ShiftLeft0~4_combout  & aluin2_A[3]) ) ) ) # ( \ShiftLeft0~9_combout  & ( !aluin2_A[2] 
// & ( (!aluin2_A[3] & (\ShiftLeft0~34_combout )) # (aluin2_A[3] & ((\ShiftLeft0~10_combout ))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~34_combout )) # (aluin2_A[3] & ((\ShiftLeft0~10_combout ))) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h550F550F0033FF33;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N9
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \ShiftLeft0~59_combout  & ( (!aluin2_A[4]) # ((\ShiftLeft0~3_combout  & !\ShiftLeft0~12_combout )) ) ) # ( !\ShiftLeft0~59_combout  & ( (\ShiftLeft0~3_combout  & (aluin2_A[4] & !\ShiftLeft0~12_combout )) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h05000500F5F0F5F0;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( aluin1_A[17] & ( !aluin2_A[17] $ (alufunc_A[3]) ) ) # ( !aluin1_A[17] & ( !aluin2_A[17] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[17]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N45
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( !alufunc_A[0] & ( (\Selector56~0_combout  & (\Selector41~1_combout  & (alufunc_A[1] & alufunc_A[2]))) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector41~1_combout ),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h0001000100000000;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~40_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "on";
defparam \Selector41~4 .lut_mask = 64'h0000000002000200;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Selector41~2_combout  & ( \Selector41~4_combout  ) ) # ( !\Selector41~2_combout  & ( \Selector41~4_combout  ) ) # ( \Selector41~2_combout  & ( !\Selector41~4_combout  ) ) # ( !\Selector41~2_combout  & ( !\Selector41~4_combout  
// & ( (!\Selector27~7_combout  & (\Selector27~0_combout  & (\Selector41~8_combout ))) # (\Selector27~7_combout  & (((\Selector27~0_combout  & \Selector41~8_combout )) # (\Selector41~0_combout ))) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector41~8_combout ),
	.datad(!\Selector41~0_combout ),
	.datae(!\Selector41~2_combout ),
	.dataf(!\Selector41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h0357FFFFFFFFFFFF;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N37
dffeas \memaddr_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector41~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N0
cyclonev_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = ( memaddr_M[18] & ( memaddr_M[19] & ( (memaddr_M[16] & memaddr_M[17]) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[16]),
	.datac(!memaddr_M[17]),
	.datad(gnd),
	.datae(!memaddr_M[18]),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~4 .extended_lut = "off";
defparam \Equal6~4 .lut_mask = 64'h0000000000000303;
defparam \Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N36
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( aluin2_A[1] & ( aluin1_A[2] & ( (!aluin2_A[0]) # (aluin1_A[3]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[2] & ( (!aluin2_A[0] & (aluin1_A[0])) # (aluin2_A[0] & ((aluin1_A[1]))) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[2] & ( (aluin1_A[3] 
// & aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[2] & ( (!aluin2_A[0] & (aluin1_A[0])) # (aluin2_A[0] & ((aluin1_A[1]))) ) ) )

	.dataa(!aluin1_A[0]),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~13_combout  ) ) ) # ( !aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~11_combout  ) ) ) # ( aluin2_A[3] & ( !aluin2_A[2] & ( \ShiftRight0~12_combout  ) ) ) # ( !aluin2_A[3] & ( 
// !aluin2_A[2] & ( \ShiftRight0~44_combout  ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = ( \ShiftRight0~45_combout  & ( (!alufunc_A[0]) # ((!\ShiftLeft0~12_combout  & \ShiftLeft0~0_combout )) ) ) # ( !\ShiftRight0~45_combout  & ( (!\ShiftLeft0~12_combout  & (\ShiftLeft0~0_combout  & alufunc_A[0])) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~2 .extended_lut = "off";
defparam \Selector58~2 .lut_mask = 64'h02020202F2F2F2F2;
defparam \Selector58~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \Selector58~3 (
// Equation(s):
// \Selector58~3_combout  = ( aluin1_A[31] & ( \ShiftRight0~6_combout  & ( !alufunc_A[0] ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[4] & (((\Selector58~2_combout )))) # (aluin2_A[4] & (!alufunc_A[0] & ((\ShiftRight0~43_combout )))) ) 
// ) ) # ( !aluin1_A[31] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[4] & (((\Selector58~2_combout )))) # (aluin2_A[4] & (!alufunc_A[0] & ((\ShiftRight0~43_combout )))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!aluin2_A[4]),
	.datac(!\Selector58~2_combout ),
	.datad(!\ShiftRight0~43_combout ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~3 .extended_lut = "off";
defparam \Selector58~3 .lut_mask = 64'h0C2E0C2E0000AAAA;
defparam \Selector58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N45
cyclonev_lcell_comb \Selector58~4 (
// Equation(s):
// \Selector58~4_combout  = ( \Selector58~0_combout  & ( (!alufunc_A[2] & (!alufunc_A[1] & (\Selector58~3_combout  & alufunc_A[5]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector58~3_combout ),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\Selector58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~4 .extended_lut = "off";
defparam \Selector58~4 .lut_mask = 64'h0000000000080008;
defparam \Selector58~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N51
cyclonev_lcell_comb \Selector58~14 (
// Equation(s):
// \Selector58~14_combout  = ( alufunc_A[3] & ( (!alufunc_A[5] & (!alufunc_A[2] & !alufunc_A[4])) ) )

	.dataa(!alufunc_A[5]),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~14 .extended_lut = "off";
defparam \Selector58~14 .lut_mask = 64'h00000000A000A000;
defparam \Selector58~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \Selector58~1 (
// Equation(s):
// \Selector58~1_combout  = (!alufunc_A[1] & !alufunc_A[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~1 .extended_lut = "off";
defparam \Selector58~1 .lut_mask = 64'hF000F000F000F000;
defparam \Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \Selector58~20 (
// Equation(s):
// \Selector58~20_combout  = ( !alufunc_A[2] & ( (\Selector58~1_combout  & (((!alufunc_A[3] & (\Add1~29_sumout )) # (alufunc_A[3] & ((\Add2~29_sumout )))))) ) ) # ( alufunc_A[2] & ( (\Selector58~1_combout  & ((!alufunc_A[3] $ (((!aluin2_A[0]) # 
// (!aluin1_A[0])))))) ) )

	.dataa(!\Selector58~1_combout ),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[0]),
	.datad(!\Add2~29_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add1~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~20 .extended_lut = "on";
defparam \Selector58~20 .lut_mask = 64'h0505010100555454;
defparam \Selector58~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( aluin2_A[24] & ( (aluin1_A[25] & !aluin2_A[25]) ) ) # ( !aluin2_A[24] & ( (!aluin1_A[25] & (aluin1_A[24] & !aluin2_A[25])) # (aluin1_A[25] & ((!aluin2_A[25]) # (aluin1_A[24]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[25]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[25]),
	.datae(gnd),
	.dataf(!aluin2_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h3F033F0333003300;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N27
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( aluin1_A[28] & ( (!aluin2_A[28]) # ((!aluin2_A[27] & aluin1_A[27])) ) ) # ( !aluin1_A[28] & ( (!aluin2_A[27] & (aluin1_A[27] & !aluin2_A[28])) ) )

	.dataa(!aluin2_A[27]),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(!aluin2_A[28]),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h0A000A00FF0AFF0A;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N39
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( aluin1_A[28] & ( (aluin2_A[28] & (!aluin2_A[27] $ (aluin1_A[27]))) ) ) # ( !aluin1_A[28] & ( (!aluin2_A[28] & (!aluin2_A[27] $ (aluin1_A[27]))) ) )

	.dataa(!aluin2_A[27]),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(!aluin2_A[28]),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( aluin2_A[26] & ( \LessThan1~0_combout  & ( (!\LessThan1~7_combout  & ((!\LessThan1~8_combout ) # (!aluin1_A[26]))) ) ) ) # ( !aluin2_A[26] & ( \LessThan1~0_combout  & ( (!\LessThan1~8_combout  & (!aluin1_A[26] & 
// !\LessThan1~7_combout )) ) ) ) # ( aluin2_A[26] & ( !\LessThan1~0_combout  & ( !\LessThan1~7_combout  ) ) ) # ( !aluin2_A[26] & ( !\LessThan1~0_combout  & ( !\LessThan1~7_combout  ) ) )

	.dataa(!\LessThan1~8_combout ),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan1~7_combout ),
	.datad(gnd),
	.datae(!aluin2_A[26]),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'hF0F0F0F08080E0E0;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( aluin2_A[31] & ( aluin1_A[31] & ( (!aluin2_A[30] & (!\aluin1_A[30]~DUPLICATE_q  & (!aluin1_A[29] $ (aluin2_A[29])))) # (aluin2_A[30] & (\aluin1_A[30]~DUPLICATE_q  & (!aluin1_A[29] $ (aluin2_A[29])))) ) ) ) # ( !aluin2_A[31] & ( 
// !aluin1_A[31] & ( (!aluin2_A[30] & (!\aluin1_A[30]~DUPLICATE_q  & (!aluin1_A[29] $ (aluin2_A[29])))) # (aluin2_A[30] & (\aluin1_A[30]~DUPLICATE_q  & (!aluin1_A[29] $ (aluin2_A[29])))) ) ) )

	.dataa(!aluin2_A[30]),
	.datab(!aluin1_A[29]),
	.datac(!aluin2_A[29]),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(!aluin2_A[31]),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h8241000000008241;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N54
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( aluin1_A[24] & ( (aluin2_A[24] & (!aluin2_A[25] $ (aluin1_A[25]))) ) ) # ( !aluin1_A[24] & ( (!aluin2_A[24] & (!aluin2_A[25] $ (aluin1_A[25]))) ) )

	.dataa(!aluin2_A[24]),
	.datab(!aluin2_A[25]),
	.datac(gnd),
	.datad(!aluin1_A[25]),
	.datae(!aluin1_A[24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h8822441188224411;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N36
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~0_combout  & ( (\LessThan1~5_combout  & (!aluin1_A[26] $ (aluin2_A[26]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(!aluin2_A[26]),
	.datad(!\LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000000C300C3;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( !aluin2_A[22] & ( aluin2_A[23] & ( (aluin1_A[22] & (\LessThan1~6_combout  & aluin1_A[23])) ) ) ) # ( aluin2_A[22] & ( !aluin2_A[23] & ( (\LessThan1~6_combout  & aluin1_A[23]) ) ) ) # ( !aluin2_A[22] & ( !aluin2_A[23] & ( 
// (\LessThan1~6_combout  & ((aluin1_A[23]) # (aluin1_A[22]))) ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[22]),
	.datac(!\LessThan1~6_combout ),
	.datad(!aluin1_A[23]),
	.datae(!aluin2_A[22]),
	.dataf(!aluin2_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h030F000F00030000;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N45
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( aluin1_A[25] & ( (\LessThan1~0_combout  & (aluin2_A[25] & (!aluin2_A[26] $ (aluin1_A[26])))) ) ) # ( !aluin1_A[25] & ( (\LessThan1~0_combout  & (!aluin2_A[25] & (!aluin2_A[26] $ (aluin1_A[26])))) ) )

	.dataa(!aluin2_A[26]),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan1~0_combout ),
	.datad(!aluin2_A[25]),
	.datae(gnd),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0900090000090009;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( aluin1_A[23] & ( aluin1_A[22] & ( (aluin2_A[22] & aluin2_A[23]) ) ) ) # ( !aluin1_A[23] & ( aluin1_A[22] & ( (aluin2_A[22] & !aluin2_A[23]) ) ) ) # ( aluin1_A[23] & ( !aluin1_A[22] & ( (!aluin2_A[22] & aluin2_A[23]) ) ) ) # ( 
// !aluin1_A[23] & ( !aluin1_A[22] & ( (!aluin2_A[22] & !aluin2_A[23]) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[22]),
	.datac(!aluin2_A[23]),
	.datad(gnd),
	.datae(!aluin1_A[23]),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'hC0C00C0C30300303;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N48
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( aluin1_A[24] & ( aluin2_A[24] & ( (\Equal4~0_combout  & \Equal4~1_combout ) ) ) ) # ( !aluin1_A[24] & ( !aluin2_A[24] & ( (\Equal4~0_combout  & \Equal4~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Equal4~0_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(gnd),
	.datae(!aluin1_A[24]),
	.dataf(!aluin2_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0303000000000303;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \Selector58~9 (
// Equation(s):
// \Selector58~9_combout  = ( \aluin1_A[30]~DUPLICATE_q  & ( (!aluin2_A[30]) # ((aluin1_A[29] & !aluin2_A[29])) ) ) # ( !\aluin1_A[30]~DUPLICATE_q  & ( (aluin1_A[29] & (!aluin2_A[30] & !aluin2_A[29])) ) )

	.dataa(gnd),
	.datab(!aluin1_A[29]),
	.datac(!aluin2_A[30]),
	.datad(!aluin2_A[29]),
	.datae(gnd),
	.dataf(!\aluin1_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~9 .extended_lut = "off";
defparam \Selector58~9 .lut_mask = 64'h30003000F3F0F3F0;
defparam \Selector58~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \Selector58~10 (
// Equation(s):
// \Selector58~10_combout  = ( \Selector58~9_combout  & ( (!alufunc_A[0] & (alufunc_A[1] & (aluin1_A[31] & !aluin2_A[31]))) ) ) # ( !\Selector58~9_combout  & ( (!alufunc_A[0] & (alufunc_A[1] & ((!aluin2_A[31]) # (aluin1_A[31])))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(!\Selector58~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~10 .extended_lut = "off";
defparam \Selector58~10 .lut_mask = 64'h2202220202000200;
defparam \Selector58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( aluin2_A[8] & ( aluin1_A[8] & ( (!aluin2_A[9] & (((!aluin2_A[7] & aluin1_A[7])) # (aluin1_A[9]))) # (aluin2_A[9] & (!aluin2_A[7] & (aluin1_A[9] & aluin1_A[7]))) ) ) ) # ( !aluin2_A[8] & ( aluin1_A[8] & ( (!aluin2_A[9]) # 
// (aluin1_A[9]) ) ) ) # ( aluin2_A[8] & ( !aluin1_A[8] & ( (!aluin2_A[9] & aluin1_A[9]) ) ) ) # ( !aluin2_A[8] & ( !aluin1_A[8] & ( (!aluin2_A[9] & (((!aluin2_A[7] & aluin1_A[7])) # (aluin1_A[9]))) # (aluin2_A[9] & (!aluin2_A[7] & (aluin1_A[9] & 
// aluin1_A[7]))) ) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin2_A[7]),
	.datac(!aluin1_A[9]),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[8]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0A8E0A0AAFAF0A8E;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N33
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( aluin2_A[5] & ( (aluin1_A[4] & (aluin1_A[5] & !aluin2_A[4])) ) ) # ( !aluin2_A[5] & ( ((aluin1_A[4] & !aluin2_A[4])) # (aluin1_A[5]) ) )

	.dataa(!aluin1_A[4]),
	.datab(gnd),
	.datac(!aluin1_A[5]),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h5F0F5F0F05000500;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N18
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( aluin2_A[2] & ( aluin1_A[0] & ( (aluin1_A[2] & ((!aluin2_A[1] & ((!aluin2_A[0]) # (aluin1_A[1]))) # (aluin2_A[1] & (aluin1_A[1] & !aluin2_A[0])))) ) ) ) # ( !aluin2_A[2] & ( aluin1_A[0] & ( ((!aluin2_A[1] & ((!aluin2_A[0]) # 
// (aluin1_A[1]))) # (aluin2_A[1] & (aluin1_A[1] & !aluin2_A[0]))) # (aluin1_A[2]) ) ) ) # ( aluin2_A[2] & ( !aluin1_A[0] & ( (!aluin2_A[1] & (aluin1_A[2] & aluin1_A[1])) ) ) ) # ( !aluin2_A[2] & ( !aluin1_A[0] & ( ((!aluin2_A[1] & aluin1_A[1])) # 
// (aluin1_A[2]) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!aluin1_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin2_A[2]),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h3B3B0202BF3B2302;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( aluin1_A[5] & ( aluin2_A[5] & ( !aluin1_A[4] $ (aluin2_A[4]) ) ) ) # ( !aluin1_A[5] & ( !aluin2_A[5] & ( !aluin1_A[4] $ (aluin2_A[4]) ) ) )

	.dataa(!aluin1_A[4]),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!aluin1_A[5]),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hA5A500000000A5A5;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( aluin2_A[3] & ( aluin1_A[3] & ( (!\LessThan1~13_combout  & ((!\LessThan1~12_combout ) # (!\LessThan0~4_combout ))) ) ) ) # ( !aluin2_A[3] & ( aluin1_A[3] & ( (!\LessThan1~13_combout  & !\LessThan0~4_combout ) ) ) ) # ( 
// aluin2_A[3] & ( !aluin1_A[3] & ( !\LessThan1~13_combout  ) ) ) # ( !aluin2_A[3] & ( !aluin1_A[3] & ( (!\LessThan1~13_combout  & ((!\LessThan1~12_combout ) # (!\LessThan0~4_combout ))) ) ) )

	.dataa(!\LessThan1~13_combout ),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan0~4_combout ),
	.datad(gnd),
	.datae(!aluin2_A[3]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'hA8A8AAAAA0A0A8A8;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( aluin2_A[8] & ( aluin1_A[8] & ( (!aluin2_A[9] & (!aluin1_A[9] & (!aluin2_A[7] $ (aluin1_A[7])))) # (aluin2_A[9] & (aluin1_A[9] & (!aluin2_A[7] $ (aluin1_A[7])))) ) ) ) # ( !aluin2_A[8] & ( !aluin1_A[8] & ( (!aluin2_A[9] & 
// (!aluin1_A[9] & (!aluin2_A[7] $ (aluin1_A[7])))) # (aluin2_A[9] & (aluin1_A[9] & (!aluin2_A[7] $ (aluin1_A[7])))) ) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin2_A[7]),
	.datac(!aluin1_A[9]),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[8]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h8421000000008421;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \Equal4~5_combout  & ( (!\LessThan1~15_combout  & ((!aluin2_A[6] & (!aluin1_A[6] & \LessThan1~14_combout )) # (aluin2_A[6] & ((!aluin1_A[6]) # (\LessThan1~14_combout ))))) ) ) # ( !\Equal4~5_combout  & ( !\LessThan1~15_combout  
// ) )

	.dataa(!aluin2_A[6]),
	.datab(!aluin1_A[6]),
	.datac(!\LessThan1~15_combout ),
	.datad(!\LessThan1~14_combout ),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'hF0F0F0F040D040D0;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( aluin2_A[15] & ( (aluin1_A[15] & (!aluin1_A[14] $ (aluin2_A[14]))) ) ) # ( !aluin2_A[15] & ( (!aluin1_A[15] & (!aluin1_A[14] $ (aluin2_A[14]))) ) )

	.dataa(!aluin1_A[14]),
	.datab(!aluin1_A[15]),
	.datac(!aluin2_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h8484848421212121;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( aluin2_A[20] & ( (aluin1_A[20] & (!aluin1_A[21] $ (aluin2_A[21]))) ) ) # ( !aluin2_A[20] & ( (!aluin1_A[20] & (!aluin1_A[21] $ (aluin2_A[21]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[21]),
	.datac(!aluin2_A[21]),
	.datad(!aluin1_A[20]),
	.datae(gnd),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( aluin2_A[18] & ( (aluin1_A[18] & (\LessThan1~1_combout  & (!aluin2_A[19] $ (aluin1_A[19])))) ) ) # ( !aluin2_A[18] & ( (!aluin1_A[18] & (\LessThan1~1_combout  & (!aluin2_A[19] $ (aluin1_A[19])))) ) )

	.dataa(!aluin2_A[19]),
	.datab(!aluin1_A[19]),
	.datac(!aluin1_A[18]),
	.datad(!\LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0090009000090009;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \LessThan1~2_combout  & ( (!aluin1_A[16] & (!aluin2_A[16] & (!aluin1_A[17] $ (aluin2_A[17])))) # (aluin1_A[16] & (aluin2_A[16] & (!aluin1_A[17] $ (aluin2_A[17])))) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[17]),
	.datac(!aluin2_A[16]),
	.datad(!aluin2_A[17]),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000084218421;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( aluin1_A[12] & ( \LessThan1~3_combout  & ( (aluin2_A[12] & (\Equal4~4_combout  & (!aluin1_A[13] $ (aluin2_A[13])))) ) ) ) # ( !aluin1_A[12] & ( \LessThan1~3_combout  & ( (!aluin2_A[12] & (\Equal4~4_combout  & (!aluin1_A[13] $ 
// (aluin2_A[13])))) ) ) )

	.dataa(!aluin2_A[12]),
	.datab(!aluin1_A[13]),
	.datac(!\Equal4~4_combout ),
	.datad(!aluin2_A[13]),
	.datae(!aluin1_A[12]),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h0000000008020401;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( aluin2_A[16] & ( (aluin1_A[17] & !aluin2_A[17]) ) ) # ( !aluin2_A[16] & ( (!aluin1_A[16] & (aluin1_A[17] & !aluin2_A[17])) # (aluin1_A[16] & ((!aluin2_A[17]) # (aluin1_A[17]))) ) )

	.dataa(!aluin1_A[16]),
	.datab(gnd),
	.datac(!aluin1_A[17]),
	.datad(!aluin2_A[17]),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( aluin2_A[18] & ( (!aluin2_A[19] & (aluin1_A[19] & \LessThan1~1_combout )) ) ) # ( !aluin2_A[18] & ( (\LessThan1~1_combout  & ((!aluin2_A[19] & ((aluin1_A[18]) # (aluin1_A[19]))) # (aluin2_A[19] & (aluin1_A[19] & aluin1_A[18])))) 
// ) )

	.dataa(!aluin2_A[19]),
	.datab(!aluin1_A[19]),
	.datac(!\LessThan1~1_combout ),
	.datad(!aluin1_A[18]),
	.datae(gnd),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h020B020B02020202;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( aluin1_A[12] & ( (!aluin2_A[12] & ((!aluin2_A[13]) # (aluin1_A[13]))) # (aluin2_A[12] & (aluin1_A[13] & !aluin2_A[13])) ) ) # ( !aluin1_A[12] & ( (aluin1_A[13] & !aluin2_A[13]) ) )

	.dataa(!aluin2_A[12]),
	.datab(!aluin1_A[13]),
	.datac(!aluin2_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h30303030B2B2B2B2;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \LessThan1~20_combout  & ( aluin2_A[15] & ( (aluin1_A[15] & ((!aluin2_A[14]) # (aluin1_A[14]))) ) ) ) # ( !\LessThan1~20_combout  & ( aluin2_A[15] & ( (aluin1_A[14] & (!aluin2_A[14] & aluin1_A[15])) ) ) ) # ( 
// \LessThan1~20_combout  & ( !aluin2_A[15] & ( ((!aluin2_A[14]) # (aluin1_A[15])) # (aluin1_A[14]) ) ) ) # ( !\LessThan1~20_combout  & ( !aluin2_A[15] & ( ((aluin1_A[14] & !aluin2_A[14])) # (aluin1_A[15]) ) ) )

	.dataa(!aluin1_A[14]),
	.datab(gnd),
	.datac(!aluin2_A[14]),
	.datad(!aluin1_A[15]),
	.datae(!\LessThan1~20_combout ),
	.dataf(!aluin2_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'h50FFF5FF005000F5;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( !\LessThan1~18_combout  & ( \LessThan1~21_combout  & ( (!\LessThan1~3_combout  & ((!\LessThan1~19_combout ) # (!\LessThan1~2_combout ))) ) ) ) # ( !\LessThan1~18_combout  & ( !\LessThan1~21_combout  & ( (!\LessThan1~19_combout ) 
// # (!\LessThan1~2_combout ) ) ) )

	.dataa(!\LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\LessThan1~19_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(!\LessThan1~18_combout ),
	.dataf(!\LessThan1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'hFFF00000AAA00000;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( aluin2_A[20] & ( (aluin1_A[21] & !aluin2_A[21]) ) ) # ( !aluin2_A[20] & ( (!aluin1_A[21] & (!aluin2_A[21] & aluin1_A[20])) # (aluin1_A[21] & ((!aluin2_A[21]) # (aluin1_A[20]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[21]),
	.datac(!aluin2_A[21]),
	.datad(!aluin1_A[20]),
	.datae(gnd),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h30F330F330303030;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( aluin1_A[11] & ( (aluin2_A[11] & (!aluin1_A[10] $ (aluin2_A[10]))) ) ) # ( !aluin1_A[11] & ( (!aluin2_A[11] & (!aluin1_A[10] $ (aluin2_A[10]))) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h8282828241414141;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( aluin1_A[11] & ( (!aluin2_A[11]) # ((aluin1_A[10] & !aluin2_A[10])) ) ) # ( !aluin1_A[11] & ( (!aluin2_A[11] & (aluin1_A[10] & !aluin2_A[10])) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h20202020BABABABA;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \Selector58~11 (
// Equation(s):
// \Selector58~11_combout  = ( \Equal4~3_combout  & ( \LessThan1~11_combout  & ( (!\LessThan1~4_combout  & (\LessThan1~22_combout  & !\LessThan1~17_combout )) ) ) ) # ( !\Equal4~3_combout  & ( \LessThan1~11_combout  & ( (!\LessThan1~4_combout  & 
// (\LessThan1~22_combout  & !\LessThan1~17_combout )) ) ) ) # ( \Equal4~3_combout  & ( !\LessThan1~11_combout  & ( (\LessThan1~22_combout  & (!\LessThan1~17_combout  & ((!\LessThan1~4_combout ) # (\LessThan1~16_combout )))) ) ) ) # ( !\Equal4~3_combout  & ( 
// !\LessThan1~11_combout  & ( (\LessThan1~22_combout  & !\LessThan1~17_combout ) ) ) )

	.dataa(!\LessThan1~16_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\LessThan1~22_combout ),
	.datad(!\LessThan1~17_combout ),
	.datae(!\Equal4~3_combout ),
	.dataf(!\LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~11 .extended_lut = "off";
defparam \Selector58~11 .lut_mask = 64'h0F000D000C000C00;
defparam \Selector58~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \Selector58~12 (
// Equation(s):
// \Selector58~12_combout  = ( \Selector58~10_combout  & ( \Selector58~11_combout  & ( (!\Equal4~6_combout ) # ((\LessThan1~9_combout  & !\LessThan1~10_combout )) ) ) ) # ( \Selector58~10_combout  & ( !\Selector58~11_combout  & ( (!\Equal4~6_combout ) # 
// ((\LessThan1~9_combout  & (!\LessThan1~10_combout  & !\Equal4~2_combout ))) ) ) )

	.dataa(!\LessThan1~9_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\LessThan1~10_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(!\Selector58~10_combout ),
	.dataf(!\Selector58~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~12 .extended_lut = "off";
defparam \Selector58~12 .lut_mask = 64'h0000DCCC0000DCDC;
defparam \Selector58~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \Selector58~5 (
// Equation(s):
// \Selector58~5_combout  = ( alufunc_A[0] & ( (\Equal4~6_combout  & !alufunc_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal4~6_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~5 .extended_lut = "off";
defparam \Selector58~5 .lut_mask = 64'h000000000F000F00;
defparam \Selector58~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \Selector58~7 (
// Equation(s):
// \Selector58~7_combout  = ( aluin2_A[29] & ( aluin1_A[29] & ( (!\aluin1_A[30]~DUPLICATE_q  & aluin2_A[30]) ) ) ) # ( !aluin2_A[29] & ( aluin1_A[29] & ( (!\aluin1_A[30]~DUPLICATE_q  & aluin2_A[30]) ) ) ) # ( aluin2_A[29] & ( !aluin1_A[29] & ( 
// (!\aluin1_A[30]~DUPLICATE_q ) # (aluin2_A[30]) ) ) ) # ( !aluin2_A[29] & ( !aluin1_A[29] & ( (!\aluin1_A[30]~DUPLICATE_q  & aluin2_A[30]) ) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!aluin2_A[30]),
	.datad(gnd),
	.datae(!aluin2_A[29]),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~7 .extended_lut = "off";
defparam \Selector58~7 .lut_mask = 64'h0C0CCFCF0C0C0C0C;
defparam \Selector58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \Selector58~8 (
// Equation(s):
// \Selector58~8_combout  = ( aluin1_A[31] & ( (alufunc_A[0] & (!alufunc_A[1] & ((!aluin2_A[31]) # (\Selector58~7_combout )))) ) ) # ( !aluin1_A[31] & ( (alufunc_A[0] & (!alufunc_A[1] & (!aluin2_A[31] & \Selector58~7_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!aluin2_A[31]),
	.datad(!\Selector58~7_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~8 .extended_lut = "off";
defparam \Selector58~8 .lut_mask = 64'h0040004040444044;
defparam \Selector58~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N48
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = ( aluin1_A[1] & ( (aluin2_A[1] & (!aluin1_A[2] $ (aluin2_A[2]))) ) ) # ( !aluin1_A[1] & ( (!aluin2_A[1] & (!aluin1_A[2] $ (aluin2_A[2]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[2]),
	.datac(!aluin2_A[1]),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N0
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( aluin2_A[0] & ( aluin1_A[3] & ( (\Equal4~7_combout  & (aluin2_A[3] & (aluin1_A[0] & \LessThan0~4_combout ))) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[3] & ( (\Equal4~7_combout  & (aluin2_A[3] & (!aluin1_A[0] & \LessThan0~4_combout ))) ) 
// ) ) # ( aluin2_A[0] & ( !aluin1_A[3] & ( (\Equal4~7_combout  & (!aluin2_A[3] & (aluin1_A[0] & \LessThan0~4_combout ))) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[3] & ( (\Equal4~7_combout  & (!aluin2_A[3] & (!aluin1_A[0] & \LessThan0~4_combout ))) ) ) )

	.dataa(!\Equal4~7_combout ),
	.datab(!aluin2_A[3]),
	.datac(!aluin1_A[0]),
	.datad(!\LessThan0~4_combout ),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'h0040000400100001;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Equal4~9 (
// Equation(s):
// \Equal4~9_combout  = ( \Equal4~5_combout  & ( (\Equal4~8_combout  & (\Equal4~6_combout  & (!aluin2_A[6] $ (aluin1_A[6])))) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!aluin2_A[6]),
	.datad(!aluin1_A[6]),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~9 .extended_lut = "off";
defparam \Equal4~9 .lut_mask = 64'h0000000010011001;
defparam \Equal4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \Selector58~6 (
// Equation(s):
// \Selector58~6_combout  = ( \Equal4~3_combout  & ( \LessThan1~4_combout  & ( (!alufunc_A[0] & (!alufunc_A[1] & (\Equal4~9_combout  & \Equal4~2_combout ))) # (alufunc_A[0] & (alufunc_A[1] & ((!\Equal4~9_combout ) # (!\Equal4~2_combout )))) ) ) ) # ( 
// !\Equal4~3_combout  & ( \LessThan1~4_combout  & ( (alufunc_A[0] & alufunc_A[1]) ) ) ) # ( \Equal4~3_combout  & ( !\LessThan1~4_combout  & ( (alufunc_A[0] & alufunc_A[1]) ) ) ) # ( !\Equal4~3_combout  & ( !\LessThan1~4_combout  & ( (alufunc_A[0] & 
// alufunc_A[1]) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!\Equal4~9_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(!\Equal4~3_combout ),
	.dataf(!\LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~6 .extended_lut = "off";
defparam \Selector58~6 .lut_mask = 64'h1111111111111118;
defparam \Selector58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N18
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( aluin2_A[28] & ( aluin2_A[27] & ( (!aluin1_A[28]) # (!aluin1_A[27]) ) ) ) # ( !aluin2_A[28] & ( aluin2_A[27] & ( (!aluin1_A[28] & !aluin1_A[27]) ) ) ) # ( aluin2_A[28] & ( !aluin2_A[27] & ( !aluin1_A[28] ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin2_A[28]),
	.dataf(!aluin2_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h0000AAAA8888EEEE;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N0
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( aluin2_A[25] & ( aluin1_A[25] & ( (!aluin1_A[24] & aluin2_A[24]) ) ) ) # ( aluin2_A[25] & ( !aluin1_A[25] ) ) # ( !aluin2_A[25] & ( !aluin1_A[25] & ( (!aluin1_A[24] & aluin2_A[24]) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(gnd),
	.datac(!aluin2_A[24]),
	.datad(gnd),
	.datae(!aluin2_A[25]),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0A0AFFFF00000A0A;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N42
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \LessThan1~0_combout  & ( (!\LessThan0~13_combout  & ((!aluin2_A[26] & ((!\LessThan0~14_combout ) # (aluin1_A[26]))) # (aluin2_A[26] & (aluin1_A[26] & !\LessThan0~14_combout )))) ) ) # ( !\LessThan1~0_combout  & ( 
// !\LessThan0~13_combout  ) )

	.dataa(!aluin2_A[26]),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'hF0F0F0F0B020B020;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( aluin2_A[22] & ( aluin2_A[23] & ( (\LessThan1~6_combout  & ((!aluin1_A[22]) # (!aluin1_A[23]))) ) ) ) # ( !aluin2_A[22] & ( aluin2_A[23] & ( (\LessThan1~6_combout  & !aluin1_A[23]) ) ) ) # ( aluin2_A[22] & ( !aluin2_A[23] & ( 
// (!aluin1_A[22] & (\LessThan1~6_combout  & !aluin1_A[23])) ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[22]),
	.datac(!\LessThan1~6_combout ),
	.datad(!aluin1_A[23]),
	.datae(!aluin2_A[22]),
	.dataf(!aluin2_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h00000C000F000F0C;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( aluin1_A[17] & ( aluin2_A[16] & ( (aluin2_A[17] & !aluin1_A[16]) ) ) ) # ( !aluin1_A[17] & ( aluin2_A[16] & ( (!aluin1_A[16]) # (aluin2_A[17]) ) ) ) # ( !aluin1_A[17] & ( !aluin2_A[16] & ( aluin2_A[17] ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[17]),
	.datac(!aluin1_A[16]),
	.datad(gnd),
	.datae(!aluin1_A[17]),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h33330000F3F33030;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( aluin1_A[18] & ( aluin2_A[18] & ( (\LessThan1~1_combout  & ((!aluin2_A[19] & (\LessThan0~0_combout  & !aluin1_A[19])) # (aluin2_A[19] & ((!aluin1_A[19]) # (\LessThan0~0_combout ))))) ) ) ) # ( !aluin1_A[18] & ( aluin2_A[18] & ( 
// (\LessThan1~1_combout  & ((!aluin1_A[19]) # (aluin2_A[19]))) ) ) ) # ( aluin1_A[18] & ( !aluin2_A[18] & ( (aluin2_A[19] & (\LessThan1~1_combout  & !aluin1_A[19])) ) ) ) # ( !aluin1_A[18] & ( !aluin2_A[18] & ( (\LessThan1~1_combout  & ((!aluin2_A[19] & 
// (\LessThan0~0_combout  & !aluin1_A[19])) # (aluin2_A[19] & ((!aluin1_A[19]) # (\LessThan0~0_combout ))))) ) ) )

	.dataa(!aluin2_A[19]),
	.datab(!\LessThan1~1_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!aluin1_A[19]),
	.datae(!aluin1_A[18]),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h1301110033111301;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N57
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !\LessThan0~1_combout  & ( (!aluin1_A[21] & (!aluin2_A[21] & ((!aluin2_A[20]) # (aluin1_A[20])))) # (aluin1_A[21] & ((!aluin2_A[20]) # ((!aluin2_A[21]) # (aluin1_A[20])))) ) )

	.dataa(!aluin2_A[20]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[21]),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hBF23BF2300000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( aluin1_A[11] & ( (aluin2_A[11] & (!aluin1_A[10] & aluin2_A[10])) ) ) # ( !aluin1_A[11] & ( ((!aluin1_A[10] & aluin2_A[10])) # (aluin2_A[11]) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h5D5D5D5D04040404;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N6
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( aluin2_A[2] & ( aluin1_A[0] & ( (!aluin1_A[2]) # ((aluin2_A[1] & !aluin1_A[1])) ) ) ) # ( !aluin2_A[2] & ( aluin1_A[0] & ( (aluin2_A[1] & (!aluin1_A[2] & !aluin1_A[1])) ) ) ) # ( aluin2_A[2] & ( !aluin1_A[0] & ( (!aluin1_A[2]) # 
// ((!aluin2_A[1] & (!aluin1_A[1] & aluin2_A[0])) # (aluin2_A[1] & ((!aluin1_A[1]) # (aluin2_A[0])))) ) ) ) # ( !aluin2_A[2] & ( !aluin1_A[0] & ( (!aluin1_A[2] & ((!aluin2_A[1] & (!aluin1_A[1] & aluin2_A[0])) # (aluin2_A[1] & ((!aluin1_A[1]) # 
// (aluin2_A[0]))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!aluin1_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin2_A[2]),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h40C4DCFD4040DCDC;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( aluin2_A[5] & ( (!aluin1_A[5]) # ((!aluin1_A[4] & aluin2_A[4])) ) ) # ( !aluin2_A[5] & ( (!aluin1_A[5] & (!aluin1_A[4] & aluin2_A[4])) ) )

	.dataa(gnd),
	.datab(!aluin1_A[5]),
	.datac(!aluin1_A[4]),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( aluin2_A[3] & ( aluin1_A[3] & ( (!\LessThan0~6_combout  & ((!\LessThan0~5_combout ) # (!\LessThan0~4_combout ))) ) ) ) # ( !aluin2_A[3] & ( aluin1_A[3] & ( !\LessThan0~6_combout  ) ) ) # ( aluin2_A[3] & ( !aluin1_A[3] & ( 
// (!\LessThan0~6_combout  & !\LessThan0~4_combout ) ) ) ) # ( !aluin2_A[3] & ( !aluin1_A[3] & ( (!\LessThan0~6_combout  & ((!\LessThan0~5_combout ) # (!\LessThan0~4_combout ))) ) ) )

	.dataa(!\LessThan0~5_combout ),
	.datab(!\LessThan0~6_combout ),
	.datac(!\LessThan0~4_combout ),
	.datad(gnd),
	.datae(!aluin2_A[3]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'hC8C8C0C0CCCCC8C8;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( aluin2_A[8] & ( aluin1_A[8] & ( (!aluin2_A[9] & (aluin2_A[7] & (!aluin1_A[9] & !aluin1_A[7]))) # (aluin2_A[9] & ((!aluin1_A[9]) # ((aluin2_A[7] & !aluin1_A[7])))) ) ) ) # ( !aluin2_A[8] & ( aluin1_A[8] & ( (aluin2_A[9] & 
// !aluin1_A[9]) ) ) ) # ( aluin2_A[8] & ( !aluin1_A[8] & ( (!aluin1_A[9]) # (aluin2_A[9]) ) ) ) # ( !aluin2_A[8] & ( !aluin1_A[8] & ( (!aluin2_A[9] & (aluin2_A[7] & (!aluin1_A[9] & !aluin1_A[7]))) # (aluin2_A[9] & ((!aluin1_A[9]) # ((aluin2_A[7] & 
// !aluin1_A[7])))) ) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin2_A[7]),
	.datac(!aluin1_A[9]),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[8]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h7150F5F550507150;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N21
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( aluin1_A[6] & ( (!\LessThan0~8_combout  & (((!\Equal4~5_combout ) # (!aluin2_A[6])) # (\LessThan0~7_combout ))) ) ) # ( !aluin1_A[6] & ( (!\LessThan0~8_combout  & ((!\Equal4~5_combout ) # ((\LessThan0~7_combout  & 
// !aluin2_A[6])))) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\LessThan0~8_combout ),
	.datad(!aluin2_A[6]),
	.datae(gnd),
	.dataf(!aluin1_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'hD0C0D0C0F0D0F0D0;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( aluin1_A[12] & ( (!aluin1_A[13] & aluin2_A[13]) ) ) # ( !aluin1_A[12] & ( (!aluin2_A[12] & (!aluin1_A[13] & aluin2_A[13])) # (aluin2_A[12] & ((!aluin1_A[13]) # (aluin2_A[13]))) ) )

	.dataa(!aluin2_A[12]),
	.datab(!aluin1_A[13]),
	.datac(!aluin2_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h4D4D4D4D0C0C0C0C;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( aluin1_A[14] & ( (!aluin2_A[15] & (\LessThan0~10_combout  & (aluin2_A[14] & !aluin1_A[15]))) # (aluin2_A[15] & ((!aluin1_A[15]) # ((\LessThan0~10_combout  & aluin2_A[14])))) ) ) # ( !aluin1_A[14] & ( (!aluin2_A[15] & 
// (!aluin1_A[15] & ((aluin2_A[14]) # (\LessThan0~10_combout )))) # (aluin2_A[15] & (((!aluin1_A[15]) # (aluin2_A[14])) # (\LessThan0~10_combout ))) ) )

	.dataa(!\LessThan0~10_combout ),
	.datab(!aluin2_A[15]),
	.datac(!aluin2_A[14]),
	.datad(!aluin1_A[15]),
	.datae(gnd),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h7F137F1337013701;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan0~11_combout  & ( \Equal4~3_combout  & ( ((\LessThan1~4_combout  & ((!\LessThan0~9_combout ) # (\LessThan0~3_combout )))) # (\LessThan1~3_combout ) ) ) ) # ( !\LessThan0~11_combout  & ( \Equal4~3_combout  & ( 
// (\LessThan1~4_combout  & ((!\LessThan0~9_combout ) # (\LessThan0~3_combout ))) ) ) ) # ( \LessThan0~11_combout  & ( !\Equal4~3_combout  & ( ((\LessThan1~4_combout  & \LessThan0~3_combout )) # (\LessThan1~3_combout ) ) ) ) # ( !\LessThan0~11_combout  & ( 
// !\Equal4~3_combout  & ( (\LessThan1~4_combout  & \LessThan0~3_combout ) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\LessThan0~3_combout ),
	.datac(!\LessThan0~9_combout ),
	.datad(!\LessThan1~3_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\Equal4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h111111FF515151FF;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~2_combout  & ( \LessThan0~12_combout  & ( (\LessThan0~15_combout  & (!\Equal4~2_combout  & !\LessThan0~16_combout )) ) ) ) # ( !\LessThan0~2_combout  & ( \LessThan0~12_combout  & ( (\LessThan0~15_combout  & 
// (!\Equal4~2_combout  & !\LessThan0~16_combout )) ) ) ) # ( \LessThan0~2_combout  & ( !\LessThan0~12_combout  & ( (\LessThan0~15_combout  & !\LessThan0~16_combout ) ) ) ) # ( !\LessThan0~2_combout  & ( !\LessThan0~12_combout  & ( (\LessThan0~15_combout  & 
// (!\Equal4~2_combout  & !\LessThan0~16_combout )) ) ) )

	.dataa(!\LessThan0~15_combout ),
	.datab(!\Equal4~2_combout ),
	.datac(!\LessThan0~16_combout ),
	.datad(gnd),
	.datae(!\LessThan0~2_combout ),
	.dataf(!\LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h4040505040404040;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \Selector58~13 (
// Equation(s):
// \Selector58~13_combout  = ( \LessThan0~17_combout  & ( (!\Selector58~12_combout  & (!\Selector58~8_combout  & !\Selector58~6_combout )) ) ) # ( !\LessThan0~17_combout  & ( (!\Selector58~12_combout  & (!\Selector58~5_combout  & (!\Selector58~8_combout  & 
// !\Selector58~6_combout ))) ) )

	.dataa(!\Selector58~12_combout ),
	.datab(!\Selector58~5_combout ),
	.datac(!\Selector58~8_combout ),
	.datad(!\Selector58~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~13 .extended_lut = "off";
defparam \Selector58~13 .lut_mask = 64'h80008000A000A000;
defparam \Selector58~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \Selector58~16 (
// Equation(s):
// \Selector58~16_combout  = ( !alufunc_A[1] & ( (alufunc_A[2] & (alufunc_A[0] & (!alufunc_A[3] $ (((!aluin1_A[0] & !aluin2_A[0])))))) ) ) # ( alufunc_A[1] & ( (alufunc_A[2] & (!alufunc_A[0] & (!alufunc_A[3] $ ((!\Add1~29_sumout ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!\Add1~29_sumout ),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(!aluin1_A[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~16 .extended_lut = "on";
defparam \Selector58~16 .lut_mask = 64'h0012120000221200;
defparam \Selector58~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \Selector58~15 (
// Equation(s):
// \Selector58~15_combout  = ( \Selector58~13_combout  & ( \Selector58~16_combout  & ( (\Selector56~0_combout ) # (\Selector58~4_combout ) ) ) ) # ( !\Selector58~13_combout  & ( \Selector58~16_combout  & ( ((\Selector58~14_combout ) # (\Selector56~0_combout 
// )) # (\Selector58~4_combout ) ) ) ) # ( \Selector58~13_combout  & ( !\Selector58~16_combout  & ( ((\Selector56~0_combout  & \Selector58~20_combout )) # (\Selector58~4_combout ) ) ) ) # ( !\Selector58~13_combout  & ( !\Selector58~16_combout  & ( 
// (((\Selector56~0_combout  & \Selector58~20_combout )) # (\Selector58~14_combout )) # (\Selector58~4_combout ) ) ) )

	.dataa(!\Selector58~4_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector58~14_combout ),
	.datad(!\Selector58~20_combout ),
	.datae(!\Selector58~13_combout ),
	.dataf(!\Selector58~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~15 .extended_lut = "off";
defparam \Selector58~15 .lut_mask = 64'h5F7F55777F7F7777;
defparam \Selector58~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \memaddr_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector58~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N0
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( memaddr_M[14] & ( !memaddr_M[1] & ( (memaddr_M[13] & (!memaddr_M[0] & memaddr_M[15])) ) ) )

	.dataa(!memaddr_M[13]),
	.datab(!memaddr_M[0]),
	.datac(!memaddr_M[15]),
	.datad(gnd),
	.datae(!memaddr_M[14]),
	.dataf(!memaddr_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0000040400000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N33
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( aluin1_A[31] ) + ( aluin2_A[31] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!aluin2_A[31]),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF00000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !aluin2_A[31] $ (aluin1_A[31]) ) + ( \Add2~39  ) + ( \Add2~38  ))

	.dataa(!aluin2_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h000000000000AA55;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \Selector27~11 (
// Equation(s):
// \Selector27~11_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add1~33_sumout )) # (alufunc_A[3] & ((\Add2~33_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[31] & ((!aluin1_A[31]) # (!alufunc_A[0]))) # 
// (aluin2_A[31] & (!aluin1_A[31] & !alufunc_A[0]))))) ) )

	.dataa(!\Add1~33_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[31]),
	.datad(!aluin1_A[31]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add2~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~11 .extended_lut = "on";
defparam \Selector27~11 .lut_mask = 64'h4747333C00003CCC;
defparam \Selector27~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftLeft0~6_combout  & ( ((!aluin2_A[3] & (\ShiftLeft0~18_combout )) # (aluin2_A[3] & ((\ShiftLeft0~7_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~19_combout  & ( \ShiftLeft0~6_combout  & ( 
// (!aluin2_A[3] & (\ShiftLeft0~18_combout  & (!aluin2_A[2]))) # (aluin2_A[3] & (((\ShiftLeft0~7_combout ) # (aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[3] & (((aluin2_A[2])) # (\ShiftLeft0~18_combout ))) # 
// (aluin2_A[3] & (((!aluin2_A[2] & \ShiftLeft0~7_combout )))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & (\ShiftLeft0~18_combout )) # (aluin2_A[3] & ((\ShiftLeft0~7_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[24] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[25] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[26] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[27] ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[25]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h0F0F333300FF5555;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( aluin1_A[31] & ( aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[29]))) # (aluin2_A[0] & (aluin1_A[28])) ) ) ) # ( !aluin1_A[31] & ( aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[29]))) # (aluin2_A[0] & (aluin1_A[28])) ) ) ) # ( 
// aluin1_A[31] & ( !aluin2_A[1] & ( (!aluin2_A[0]) # (aluin1_A[30]) ) ) ) # ( !aluin1_A[31] & ( !aluin2_A[1] & ( (aluin2_A[0] & aluin1_A[30]) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[28]),
	.datac(!aluin1_A[30]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[31]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (\ShiftLeft0~23_combout ) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftLeft0~23_combout ) ) ) ) # ( \ShiftLeft0~24_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (\ShiftLeft0~22_combout )) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (\ShiftLeft0~22_combout )) ) ) 
// )

	.dataa(!\ShiftLeft0~22_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \ShiftLeft0~25_combout  & ( (!aluin2_A[4]) # (\ShiftLeft0~20_combout ) ) ) # ( !\ShiftLeft0~25_combout  & ( (aluin2_A[4] & \ShiftLeft0~20_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N51
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( alufunc_A[3] & ( !aluin1_A[31] $ (aluin2_A[31]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[31] $ (!aluin2_A[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( !alufunc_A[0] & ( (\Selector27~4_combout  & (alufunc_A[2] & (alufunc_A[1] & \Selector56~0_combout ))) ) )

	.dataa(!\Selector27~4_combout ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'h0001000100000000;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \Selector58~0_combout  & ( (!alufunc_A[2] & (!alufunc_A[1] & (alufunc_A[5] & \Selector27~2_combout ))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\Selector58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h0000000000080008;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \Selector27~8 (
// Equation(s):
// \Selector27~8_combout  = ( \Selector27~0_combout  & ( \Selector27~6_combout  ) ) # ( !\Selector27~0_combout  & ( \Selector27~6_combout  ) ) # ( \Selector27~0_combout  & ( !\Selector27~6_combout  & ( (((\Selector27~7_combout  & \Selector27~3_combout )) # 
// (\Selector27~5_combout )) # (\Selector27~11_combout ) ) ) ) # ( !\Selector27~0_combout  & ( !\Selector27~6_combout  & ( ((\Selector27~7_combout  & \Selector27~3_combout )) # (\Selector27~5_combout ) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\Selector27~11_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\Selector27~5_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~8 .extended_lut = "off";
defparam \Selector27~8 .lut_mask = 64'h05FF37FFFFFFFFFF;
defparam \Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \memaddr_M[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector27~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N42
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( aluin1_A[28] & ( !aluin2_A[28] $ (alufunc_A[3]) ) ) # ( !aluin1_A[28] & ( !aluin2_A[28] $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[28]),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N30
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( aluin1_A[26] & ( aluin1_A[28] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[27])) # (aluin2_A[1] & ((aluin1_A[25])))) ) ) ) # ( !aluin1_A[26] & ( aluin1_A[28] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[27]))) # 
// (aluin2_A[1] & (((aluin2_A[0] & aluin1_A[25])))) ) ) ) # ( aluin1_A[26] & ( !aluin1_A[28] & ( (!aluin2_A[1] & (aluin1_A[27] & (aluin2_A[0]))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[25])))) ) ) ) # ( !aluin1_A[26] & ( !aluin1_A[28] & ( (aluin2_A[0] 
// & ((!aluin2_A[1] & (aluin1_A[27])) # (aluin2_A[1] & ((aluin1_A[25]))))) ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[25]),
	.datae(!aluin1_A[26]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N30
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( aluin1_A[23] & ( aluin1_A[22] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[24]))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[21])))) ) ) ) # ( !aluin1_A[23] & ( aluin1_A[22] & ( (!aluin2_A[1] & (aluin1_A[24] & 
// ((!aluin2_A[0])))) # (aluin2_A[1] & (((!aluin2_A[0]) # (aluin1_A[21])))) ) ) ) # ( aluin1_A[23] & ( !aluin1_A[22] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[24]))) # (aluin2_A[1] & (((aluin1_A[21] & aluin2_A[0])))) ) ) ) # ( !aluin1_A[23] & ( 
// !aluin1_A[22] & ( (!aluin2_A[1] & (aluin1_A[24] & ((!aluin2_A[0])))) # (aluin2_A[1] & (((aluin1_A[21] & aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[21]),
	.datac(!aluin2_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[23]),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N54
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( aluin2_A[3] & ( \ShiftLeft0~40_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~41_combout ))) # (aluin2_A[2] & (\ShiftLeft0~42_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~40_combout  & ( (\ShiftLeft0~39_combout ) # 
// (aluin2_A[2]) ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~40_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~41_combout ))) # (aluin2_A[2] & (\ShiftLeft0~42_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftLeft0~40_combout  & ( (!aluin2_A[2] & \ShiftLeft0~39_combout ) 
// ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~39_combout ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!\ShiftLeft0~41_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h222205AF777705AF;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N30
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \ShiftLeft0~38_combout  & ( (\ShiftLeft0~43_combout ) # (aluin2_A[4]) ) ) # ( !\ShiftLeft0~38_combout  & ( (!aluin2_A[4] & \ShiftLeft0~43_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( !alufunc_A[0] & ( (!\ShiftLeft0~12_combout  & ((!aluin2_A[4] & ((!\ShiftRight0~6_combout  & (\ShiftRight0~9_combout )) # (\ShiftRight0~6_combout  & ((aluin1_A[31]))))) # (aluin2_A[4] & (((aluin1_A[31])))))) # 
// (\ShiftLeft0~12_combout  & (((aluin1_A[31])))) ) ) # ( alufunc_A[0] & ( (((\Selector30~0_combout  & ((!\ShiftRight0~6_combout ))))) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!\ShiftLeft0~12_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!aluin2_A[4]),
	.datae(!alufunc_A[0]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!aluin1_A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "on";
defparam \Selector30~4 .lut_mask = 64'h470F0F0F0F0F0000;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N12
cyclonev_lcell_comb \Selector30~8 (
// Equation(s):
// \Selector30~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add1~45_sumout )))) # (alufunc_A[3] & (\Add2~45_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[28]) # ((!aluin1_A[28])))) # 
// (alufunc_A[0] & (!aluin2_A[28] & ((!aluin1_A[28])))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!aluin2_A[28]),
	.datad(!\Add1~45_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!aluin1_A[28]),
	.datag(!\Add2~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~8 .extended_lut = "on";
defparam \Selector30~8 .lut_mask = 64'h048C5656048C6A6A;
defparam \Selector30~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N48
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector27~0_combout  & ( \Selector27~9_combout  & ( (((\Selector27~1_combout  & \Selector30~4_combout )) # (\Selector30~8_combout )) # (\Selector30~2_combout ) ) ) ) # ( !\Selector27~0_combout  & ( \Selector27~9_combout  & ( 
// ((\Selector27~1_combout  & \Selector30~4_combout )) # (\Selector30~2_combout ) ) ) ) # ( \Selector27~0_combout  & ( !\Selector27~9_combout  & ( ((\Selector27~1_combout  & \Selector30~4_combout )) # (\Selector30~8_combout ) ) ) ) # ( !\Selector27~0_combout 
//  & ( !\Selector27~9_combout  & ( (\Selector27~1_combout  & \Selector30~4_combout ) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector30~2_combout ),
	.datac(!\Selector30~4_combout ),
	.datad(!\Selector30~8_combout ),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h050505FF373737FF;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N49
dffeas \memaddr_M[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector30~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N24
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( memaddr_M[30] & ( memaddr_M[27] & ( (memaddr_M[26] & (memaddr_M[29] & (memaddr_M[31] & memaddr_M[28]))) ) ) )

	.dataa(!memaddr_M[26]),
	.datab(!memaddr_M[29]),
	.datac(!memaddr_M[31]),
	.datad(!memaddr_M[28]),
	.datae(!memaddr_M[30]),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h0000000000000001;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N6
cyclonev_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = ( memaddr_M[23] & ( memaddr_M[22] & ( (memaddr_M[24] & (memaddr_M[25] & (memaddr_M[21] & memaddr_M[20]))) ) ) )

	.dataa(!memaddr_M[24]),
	.datab(!memaddr_M[25]),
	.datac(!memaddr_M[21]),
	.datad(!memaddr_M[20]),
	.datae(!memaddr_M[23]),
	.dataf(!memaddr_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~2 .extended_lut = "off";
defparam \Equal6~2 .lut_mask = 64'h0000000000000001;
defparam \Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N24
cyclonev_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ( !memaddr_M[9] & ( (!memaddr_M[6] & (!memaddr_M[2] & !memaddr_M[3])) ) )

	.dataa(!memaddr_M[6]),
	.datab(gnd),
	.datac(!memaddr_M[2]),
	.datad(!memaddr_M[3]),
	.datae(gnd),
	.dataf(!memaddr_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~3 .extended_lut = "off";
defparam \Equal6~3 .lut_mask = 64'hA000A00000000000;
defparam \Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = ( !memaddr_M[10] & ( memaddr_M[12] & ( (!memaddr_M[8] & !memaddr_M[11]) ) ) )

	.dataa(!memaddr_M[8]),
	.datab(gnd),
	.datac(!memaddr_M[11]),
	.datad(gnd),
	.datae(!memaddr_M[10]),
	.dataf(!memaddr_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~5 .extended_lut = "off";
defparam \Equal6~5 .lut_mask = 64'h00000000A0A00000;
defparam \Equal6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N18
cyclonev_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = ( \Equal6~3_combout  & ( \Equal6~5_combout  & ( (\Equal6~4_combout  & (\Equal6~0_combout  & (\Equal6~1_combout  & \Equal6~2_combout ))) ) ) )

	.dataa(!\Equal6~4_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\Equal6~1_combout ),
	.datad(!\Equal6~2_combout ),
	.datae(!\Equal6~3_combout ),
	.dataf(!\Equal6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~6 .extended_lut = "off";
defparam \Equal6~6 .lut_mask = 64'h0000000000000001;
defparam \Equal6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \wregval_M[31]~7 (
// Equation(s):
// \wregval_M[31]~7_combout  = ( memaddr_M[31] & ( (!\ldmem_M~q ) # ((!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout )))) ) ) # ( !memaddr_M[31] & ( (\ldmem_M~q  & (!\WideNor0~combout  & ((!\Equal6~6_combout ) # (!\Equal6~7_combout )))) ) 
// )

	.dataa(!\ldmem_M~q ),
	.datab(!\Equal6~6_combout ),
	.datac(!\Equal6~7_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!memaddr_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~7 .extended_lut = "off";
defparam \wregval_M[31]~7 .lut_mask = 64'h54005400FEAAFEAA;
defparam \wregval_M[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N47
dffeas \RTval_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[31] .is_wysiwyg = "true";
defparam \RTval_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \wmemval_M[31]~feeder (
// Equation(s):
// \wmemval_M[31]~feeder_combout  = ( RTval_A[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[31]~feeder .extended_lut = "off";
defparam \wmemval_M[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N49
dffeas \wmemval_M[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N15
cyclonev_lcell_comb \wregval_M[31]~6 (
// Equation(s):
// \wregval_M[31]~6_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~6 .extended_lut = "off";
defparam \wregval_M[31]~6 .lut_mask = 64'h550055FF550055FF;
defparam \wregval_M[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \dmem_rtl_0_bypass[92] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N56
dffeas \dmem_rtl_0_bypass[91] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \wregval_M[31]~8 (
// Equation(s):
// \wregval_M[31]~8_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem~6_combout  & ( (\wregval_M[31]~7_combout ) # (\wregval_M[29]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem~6_combout  & ( \wregval_M[31]~7_combout  ) ) ) # ( dmem_rtl_0_bypass[91] & ( 
// !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & ((!dmem_rtl_0_bypass[92]) # (\wregval_M[31]~6_combout )))) # (\wregval_M[31]~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem~6_combout  & ( ((\wregval_M[29]~4_combout  & (\wregval_M[31]~6_combout 
//  & dmem_rtl_0_bypass[92]))) # (\wregval_M[31]~7_combout ) ) ) )

	.dataa(!\wregval_M[29]~4_combout ),
	.datab(!\wregval_M[31]~7_combout ),
	.datac(!\wregval_M[31]~6_combout ),
	.datad(!dmem_rtl_0_bypass[92]),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~8 .extended_lut = "off";
defparam \wregval_M[31]~8 .lut_mask = 64'h3337773733337777;
defparam \wregval_M[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N37
dffeas \regs[14][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N36
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[13][31]~q  & ( \regs[15][31]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[12][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[14][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][31]~q  & ( \regs[15][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// ((\regs[12][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[14][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) 
// ) ) # ( \regs[13][31]~q  & ( !\regs[15][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[12][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[14][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\regs[13][31]~q  & ( !\regs[15][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[12][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[14][31]~q )))) ) ) )

	.dataa(!\regs[14][31]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[12][31]~q ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\regs[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[7][31]~q  & ( \regs[6][31]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][31]~q  & ( \regs[6][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((\regs[4][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[7][31]~q  & ( !\regs[6][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[5][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[7][31]~q  
// & ( !\regs[6][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[4][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (\regs[5][31]~q )))) ) ) )

	.dataa(!\regs[5][31]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][31]~q ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\regs[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \regs[11][31]~q  & ( \regs[9][31]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[8][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[10][31]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][31]~q  & ( \regs[9][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # 
// (\regs[8][31]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[10][31]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][31]~q  & ( !\regs[9][31]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[8][31]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[10][31]~q ))) ) ) ) # ( !\regs[11][31]~q  & ( !\regs[9][31]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[8][31]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[10][31]~q )))) ) ) )

	.dataa(!\regs[10][31]~q ),
	.datab(!\regs[8][31]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\regs[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[3][31]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (\regs[1][31]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[3][31]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[1][31]~q ) ) ) ) # ( \regs[3][31]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][31]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][31]~q ))) ) ) ) # ( !\regs[3][31]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[0][31]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[2][31]~q ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[1][31]~q ),
	.datac(!\regs[0][31]~q ),
	.datad(!\regs[2][31]~q ),
	.datae(!\regs[3][31]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~1_combout  & ( \Mux0~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux0~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux0~3_combout ))) ) ) ) # ( !\Mux0~1_combout  & ( \Mux0~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) # (\Mux0~2_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux0~3_combout  & ((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \Mux0~1_combout  & ( !\Mux0~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\Mux0~2_combout  & \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\Mux0~3_combout ))) ) ) ) # ( !\Mux0~1_combout  & ( !\Mux0~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux0~2_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux0~3_combout )))) ) ) )

	.dataa(!\Mux0~3_combout ),
	.datab(!\Mux0~2_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\Mux0~1_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \aluin1_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~40_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftLeft0~42_combout ))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftLeft0~41_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( 
// \ShiftLeft0~40_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftLeft0~42_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~41_combout  & !aluin2_A[3])))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~40_combout  & ( (!aluin2_A[2] & 
// (\ShiftLeft0~42_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftLeft0~41_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~40_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~42_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & 
// (((\ShiftLeft0~41_combout  & !aluin2_A[3])))) ) ) )

	.dataa(!\ShiftLeft0~42_combout ),
	.datab(!\ShiftLeft0~41_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N27
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \ShiftLeft0~50_combout  & ( (!\ShiftRight0~6_combout  & (alufunc_A[0] & ((!aluin2_A[4]) # (\ShiftLeft0~51_combout )))) ) ) # ( !\ShiftLeft0~50_combout  & ( (aluin2_A[4] & (!\ShiftRight0~6_combout  & (\ShiftLeft0~51_combout  & 
// alufunc_A[0]))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~51_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h00040004008C008C;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \ShiftRight0~9_combout  & ( (\ShiftRight0~8_combout ) # (aluin2_A[2]) ) ) # ( !\ShiftRight0~9_combout  & ( (!aluin2_A[2] & \ShiftRight0~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N6
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \Selector32~2_combout  & ( \Selector50~0_combout  & ( (alufunc_A[0] & !\Selector34~0_combout ) ) ) ) # ( !\Selector32~2_combout  & ( \Selector50~0_combout  & ( (!\Selector34~0_combout  & ((!aluin1_A[31]) # (alufunc_A[0]))) ) ) ) 
// # ( \Selector32~2_combout  & ( !\Selector50~0_combout  & ( !\Selector34~0_combout  ) ) ) # ( !\Selector32~2_combout  & ( !\Selector50~0_combout  & ( (!\Selector34~0_combout  & ((!aluin1_A[31]) # (alufunc_A[0]))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!alufunc_A[0]),
	.datac(!\Selector34~0_combout ),
	.datad(gnd),
	.datae(!\Selector32~2_combout ),
	.dataf(!\Selector50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'hB0B0F0F0B0B03030;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add1~61_sumout )))) # (alufunc_A[3] & (\Add2~61_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[24]) # ((!aluin1_A[24])))) # 
// (alufunc_A[0] & (!aluin2_A[24] & (!aluin1_A[24]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[24]),
	.datad(!aluin1_A[24]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~61_sumout ),
	.datag(!\Add2~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "on";
defparam \Selector34~4 .lut_mask = 64'h0202366C8A8A366C;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N21
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( alufunc_A[3] & ( !aluin1_A[24] $ (aluin2_A[24]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[24] $ (!aluin2_A[24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[24]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \Selector34~2_combout  & ( \Selector27~9_combout  ) ) # ( !\Selector34~2_combout  & ( \Selector27~9_combout  & ( (!\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )) # (\Selector27~1_combout ))) # 
// (\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )))) ) ) ) # ( \Selector34~2_combout  & ( !\Selector27~9_combout  & ( (!\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )) # (\Selector27~1_combout ))) 
// # (\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )))) ) ) ) # ( !\Selector34~2_combout  & ( !\Selector27~9_combout  & ( (!\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )) # (\Selector27~1_combout 
// ))) # (\Selector34~1_combout  & (((\Selector27~0_combout  & \Selector34~4_combout )))) ) ) )

	.dataa(!\Selector34~1_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector34~4_combout ),
	.datae(!\Selector34~2_combout ),
	.dataf(!\Selector27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h222F222F222FFFFF;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N43
dffeas \memaddr_M[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N36
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (!memaddr_M[24] & (!memaddr_M[25] & (!memaddr_M[21] & !memaddr_M[20])))

	.dataa(!memaddr_M[24]),
	.datab(!memaddr_M[25]),
	.datac(!memaddr_M[21]),
	.datad(!memaddr_M[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h8000800080008000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  & ( (\WideNor0~1_combout  & (\WideNor0~3_combout  & \WideNor0~2_combout )) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(gnd),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0000000000050005;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N30
cyclonev_lcell_comb \wregval_M[28]~16 (
// Equation(s):
// \wregval_M[28]~16_combout  = ( \Equal6~7_combout  & ( \Equal6~6_combout  & ( (!\ldmem_M~q  & memaddr_M[28]) ) ) ) # ( !\Equal6~7_combout  & ( \Equal6~6_combout  & ( (!\ldmem_M~q  & ((memaddr_M[28]))) # (\ldmem_M~q  & (!\WideNor0~combout )) ) ) ) # ( 
// \Equal6~7_combout  & ( !\Equal6~6_combout  & ( (!\ldmem_M~q  & ((memaddr_M[28]))) # (\ldmem_M~q  & (!\WideNor0~combout )) ) ) ) # ( !\Equal6~7_combout  & ( !\Equal6~6_combout  & ( (!\ldmem_M~q  & ((memaddr_M[28]))) # (\ldmem_M~q  & (!\WideNor0~combout )) 
// ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[28]),
	.datae(!\Equal6~7_combout ),
	.dataf(!\Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~16 .extended_lut = "off";
defparam \wregval_M[28]~16 .lut_mask = 64'h0AFA0AFA0AFA00F0;
defparam \wregval_M[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \RTval_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[28] .is_wysiwyg = "true";
defparam \RTval_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \wmemval_M[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N48
cyclonev_lcell_comb \wregval_M[28]~15 (
// Equation(s):
// \wregval_M[28]~15_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~15 .extended_lut = "off";
defparam \wregval_M[28]~15 .lut_mask = 64'h333300003333FFFF;
defparam \wregval_M[28]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N28
dffeas \dmem_rtl_0_bypass[85] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N8
dffeas \dmem_rtl_0_bypass[86] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N54
cyclonev_lcell_comb \wregval_M[28]~17 (
// Equation(s):
// \wregval_M[28]~17_combout  = ( dmem_rtl_0_bypass[85] & ( dmem_rtl_0_bypass[86] & ( ((\wregval_M[29]~4_combout  & ((\wregval_M[28]~15_combout ) # (\dmem~6_combout )))) # (\wregval_M[28]~16_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( 
// dmem_rtl_0_bypass[86] & ( ((\wregval_M[29]~4_combout  & (!\dmem~6_combout  & \wregval_M[28]~15_combout ))) # (\wregval_M[28]~16_combout ) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !dmem_rtl_0_bypass[86] & ( (\wregval_M[29]~4_combout ) # 
// (\wregval_M[28]~16_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !dmem_rtl_0_bypass[86] & ( \wregval_M[28]~16_combout  ) ) )

	.dataa(!\wregval_M[28]~16_combout ),
	.datab(!\wregval_M[29]~4_combout ),
	.datac(!\dmem~6_combout ),
	.datad(!\wregval_M[28]~15_combout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!dmem_rtl_0_bypass[86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~17 .extended_lut = "off";
defparam \wregval_M[28]~17 .lut_mask = 64'h5555777755755777;
defparam \wregval_M[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N47
dffeas \regs[1][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N48
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[5][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[4][28]~q ) ) ) ) # ( !\regs[5][28]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[4][28]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \regs[5][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][28]~q )) ) ) ) # ( !\regs[5][28]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[0][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[1][28]~q )) ) ) )

	.dataa(!\regs[1][28]~q ),
	.datab(!\regs[4][28]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\regs[0][28]~q ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N45
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[14][28]~q  & ( \regs[10][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][28]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][28]~q ))) ) ) ) # ( !\regs[14][28]~q  & ( \regs[10][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\regs[11][28]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][28]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[14][28]~q  & ( !\regs[10][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\regs[11][28]~q  & \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\regs[15][28]~q ))) ) ) ) # ( !\regs[14][28]~q  & ( !\regs[10][28]~q  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\regs[11][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\regs[15][28]~q )))) ) ) )

	.dataa(!\regs[15][28]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regs[11][28]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\regs[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[7][28]~q  & ( \regs[6][28]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][28]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[7][28]~q  & ( \regs[6][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((\regs[2][28]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][28]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[7][28]~q  & ( 
// !\regs[6][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & \regs[2][28]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) # (\regs[3][28]~q ))) ) ) ) # ( !\regs[7][28]~q  & ( !\regs[6][28]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[2][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[3][28]~q )))) ) ) )

	.dataa(!\regs[3][28]~q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][28]~q ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\regs[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[13][28]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (\regs[12][28]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[13][28]~q  & ( 
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \regs[12][28]~q ) ) ) ) # ( \regs[13][28]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][28]~q )) ) ) ) # ( !\regs[13][28]~q  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((\regs[8][28]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\regs[9][28]~q )) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][28]~q ),
	.datac(!\regs[8][28]~q ),
	.datad(!\regs[12][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N30
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux3~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux3~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux3~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \Mux3~1_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # 
// (\Mux3~0_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux3~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\Mux3~2_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\Mux3~3_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\Mux3~1_combout  & ( (\Mux3~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\Mux3~0_combout ),
	.datab(!\Mux3~3_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\Mux3~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \aluin1_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[29] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[28] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[27] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[26] ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[29]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h33330F0F555500FF;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N36
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( aluin2_A[2] & ( \ShiftRight0~35_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~36_combout ))) # (aluin2_A[3] & (\ShiftRight0~46_combout )) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~35_combout  & ( (!aluin2_A[3]) # 
// (\ShiftRight0~37_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~35_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~36_combout ))) # (aluin2_A[3] & (\ShiftRight0~46_combout )) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~35_combout  & ( (\ShiftRight0~37_combout 
//  & aluin2_A[3]) ) ) )

	.dataa(!\ShiftRight0~37_combout ),
	.datab(!\ShiftRight0~46_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h050503F3F5F503F3;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( !\Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & (\Selector27~2_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) ) # ( \Selector43~5_combout  & ( (!alufunc_A[1] & (\Selector58~0_combout  & 
// (\ShiftRight0~48_combout  & (!alufunc_A[2] & alufunc_A[5])))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector58~0_combout ),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector43~5_combout ),
	.dataf(!alufunc_A[5]),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "on";
defparam \Selector40~4 .lut_mask = 64'h0000000002000200;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \Selector40~8 (
// Equation(s):
// \Selector40~8_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & (\Add1~101_sumout )) # (alufunc_A[3] & ((\Add2~101_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!alufunc_A[0] & ((!aluin2_A[18]) # (!aluin1_A[18]))) # 
// (alufunc_A[0] & (!aluin2_A[18] & !aluin1_A[18]))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Add1~101_sumout ),
	.datac(!aluin2_A[18]),
	.datad(!aluin1_A[18]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add2~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~8 .extended_lut = "on";
defparam \Selector40~8 .lut_mask = 64'h2222055F0A0AFAA0;
defparam \Selector40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~14_combout  & ( aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftLeft0~15_combout ) ) ) ) # ( !\ShiftLeft0~14_combout  & ( aluin2_A[3] & ( (\ShiftLeft0~15_combout  & aluin2_A[2]) ) ) ) # ( \ShiftLeft0~14_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~29_combout ))) # (aluin2_A[2] & (\ShiftLeft0~13_combout )) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~29_combout ))) # (aluin2_A[2] & (\ShiftLeft0~13_combout )) ) ) 
// )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h33553355000FFF0F;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \ShiftLeft0~58_combout  & ( (!aluin2_A[4]) # ((\ShiftLeft0~16_combout  & !\ShiftLeft0~12_combout )) ) ) # ( !\ShiftLeft0~58_combout  & ( (\ShiftLeft0~16_combout  & (!\ShiftLeft0~12_combout  & aluin2_A[4])) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h00300030FF30FF30;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( aluin2_A[18] & ( alufunc_A[3] & ( aluin1_A[18] ) ) ) # ( !aluin2_A[18] & ( alufunc_A[3] & ( !aluin1_A[18] ) ) ) # ( aluin2_A[18] & ( !alufunc_A[3] & ( !aluin1_A[18] ) ) ) # ( !aluin2_A[18] & ( !alufunc_A[3] & ( aluin1_A[18] ) ) 
// )

	.dataa(gnd),
	.datab(!aluin1_A[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin2_A[18]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( alufunc_A[1] & ( \Selector56~0_combout  & ( (\Selector40~1_combout  & (!alufunc_A[0] & alufunc_A[2])) ) ) )

	.dataa(!\Selector40~1_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h0000000000000404;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector40~2_combout  & ( \Selector27~7_combout  ) ) # ( !\Selector40~2_combout  & ( \Selector27~7_combout  & ( (((\Selector27~0_combout  & \Selector40~8_combout )) # (\Selector40~0_combout )) # (\Selector40~4_combout ) ) ) ) # 
// ( \Selector40~2_combout  & ( !\Selector27~7_combout  ) ) # ( !\Selector40~2_combout  & ( !\Selector27~7_combout  & ( ((\Selector27~0_combout  & \Selector40~8_combout )) # (\Selector40~4_combout ) ) ) )

	.dataa(!\Selector40~4_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector40~8_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(!\Selector40~2_combout ),
	.dataf(!\Selector27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'h5757FFFF57FFFFFF;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \memaddr_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector40~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N57
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !memaddr_M[19] & ( (!memaddr_M[18] & (!memaddr_M[28] & !memaddr_M[29])) ) )

	.dataa(!memaddr_M[18]),
	.datab(gnd),
	.datac(!memaddr_M[28]),
	.datad(!memaddr_M[29]),
	.datae(gnd),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \wregval_M[29]~4 (
// Equation(s):
// \wregval_M[29]~4_combout  = ( \WideNor0~0_combout  & ( (\WideNor0~1_combout  & (\WideNor0~3_combout  & (\WideNor0~2_combout  & \ldmem_M~q ))) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~4 .extended_lut = "off";
defparam \wregval_M[29]~4 .lut_mask = 64'h0000000000010001;
defparam \wregval_M[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N44
dffeas \dmem_rtl_0_bypass[64] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \RTval_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[17] .is_wysiwyg = "true";
defparam \RTval_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N12
cyclonev_lcell_comb \wmemval_M[17]~feeder (
// Equation(s):
// \wmemval_M[17]~feeder_combout  = ( RTval_A[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[17]~feeder .extended_lut = "off";
defparam \wmemval_M[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N14
dffeas \wmemval_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N6
cyclonev_lcell_comb \wregval_M[17]~49 (
// Equation(s):
// \wregval_M[17]~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~49 .extended_lut = "off";
defparam \wregval_M[17]~49 .lut_mask = 64'h303030303F3F3F3F;
defparam \wregval_M[17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \dmem_rtl_0_bypass[63] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N27
cyclonev_lcell_comb \wregval_M[17]~48 (
// Equation(s):
// \wregval_M[17]~48_combout  = ( memaddr_M[17] & ( !\ldmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~48 .extended_lut = "off";
defparam \wregval_M[17]~48 .lut_mask = 64'h00000000F0F0F0F0;
defparam \wregval_M[17]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N3
cyclonev_lcell_comb \wregval_M[17]~50 (
// Equation(s):
// \wregval_M[17]~50_combout  = ( dmem_rtl_0_bypass[63] & ( \wregval_M[17]~48_combout  ) ) # ( !dmem_rtl_0_bypass[63] & ( \wregval_M[17]~48_combout  ) ) # ( dmem_rtl_0_bypass[63] & ( !\wregval_M[17]~48_combout  & ( (\wregval_M[29]~4_combout  & 
// ((!dmem_rtl_0_bypass[64]) # ((\wregval_M[17]~49_combout ) # (\dmem~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\wregval_M[17]~48_combout  & ( (\wregval_M[29]~4_combout  & (dmem_rtl_0_bypass[64] & (!\dmem~6_combout  & \wregval_M[17]~49_combout ))) 
// ) ) )

	.dataa(!\wregval_M[29]~4_combout ),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!\dmem~6_combout ),
	.datad(!\wregval_M[17]~49_combout ),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\wregval_M[17]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~50 .extended_lut = "off";
defparam \wregval_M[17]~50 .lut_mask = 64'h00104555FFFFFFFF;
defparam \wregval_M[17]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N55
dffeas \regs[6][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N36
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \regs[14][17]~q  & ( \regs[12][17]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[4][17]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][17]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][17]~q  & ( \regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[4][17]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][17]~q  & (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[14][17]~q  & 
// ( !\regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & \regs[4][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[6][17]~q ))) ) ) ) # ( !\regs[14][17]~q  & ( !\regs[12][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[4][17]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][17]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[6][17]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(!\regs[4][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[10][17]~q  & ( \regs[0][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[2][17]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[8][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \regs[0][17]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[2][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][17]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[10][17]~q  & ( !\regs[0][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & \regs[2][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[8][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( !\regs[0][17]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[2][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][17]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][17]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][17]~q ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\regs[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[11][17]~q  & ( \regs[1][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[9][17]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[3][17]~q )))) ) ) ) # ( !\regs[11][17]~q  & ( \regs[1][17]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[9][17]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[3][17]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[11][17]~q  & ( !\regs[1][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[9][17]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) # (\regs[3][17]~q )))) ) ) ) # ( 
// !\regs[11][17]~q  & ( !\regs[1][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[9][17]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[3][17]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][17]~q ),
	.datac(!\regs[3][17]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \regs[7][17]~q  & ( \regs[13][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[5][17]~q ) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[15][17]~q ))) ) ) ) # ( !\regs[7][17]~q  & ( \regs[13][17]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[5][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[15][17]~q ))) ) ) ) # ( \regs[7][17]~q  & ( !\regs[13][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\regs[5][17]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[15][17]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\regs[7][17]~q  & 
// ( !\regs[13][17]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[5][17]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[15][17]~q  & (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[15][17]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[5][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\regs[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~2_combout  & ( \Mux14~3_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux14~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux14~1_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\Mux14~2_combout  & ( \Mux14~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  
// & ((\Mux14~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux14~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) ) 
// ) ) # ( \Mux14~2_combout  & ( !\Mux14~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux14~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux14~1_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout )) ) ) ) # ( !\Mux14~2_combout  
// & ( !\Mux14~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ((\Mux14~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (\Mux14~1_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\Mux14~1_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(!\Mux14~2_combout ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N37
dffeas \aluin1_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N12
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( aluin2_A[1] & ( aluin1_A[16] & ( (!aluin2_A[0] & (aluin1_A[17])) # (aluin2_A[0] & ((aluin1_A[18]))) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[16] & ( (aluin2_A[0]) # (aluin1_A[15]) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[16] & ( 
// (!aluin2_A[0] & (aluin1_A[17])) # (aluin2_A[0] & ((aluin1_A[18]))) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[16] & ( (aluin1_A[15] & !aluin2_A[0]) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin1_A[15]),
	.datac(!aluin1_A[18]),
	.datad(!aluin2_A[0]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h3300550F33FF550F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( aluin2_A[3] & ( \ShiftRight0~30_combout  & ( (\ShiftRight0~31_combout ) # (aluin2_A[2]) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~30_combout  & ( (!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & 
// ((\ShiftRight0~28_combout ))) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~30_combout  & ( (!aluin2_A[2] & \ShiftRight0~31_combout ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~30_combout  & ( (!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & 
// ((\ShiftRight0~28_combout ))) ) ) )

	.dataa(!\ShiftRight0~27_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( aluin2_A[4] & ( aluin1_A[31] & ( !alufunc_A[0] ) ) ) # ( !aluin2_A[4] & ( aluin1_A[31] & ( (!alufunc_A[0] & (((\ShiftRight0~6_combout )) # (\ShiftRight0~39_combout ))) # (alufunc_A[0] & (((\ShiftLeft0~20_combout  & 
// !\ShiftRight0~6_combout )))) ) ) ) # ( !aluin2_A[4] & ( !aluin1_A[31] & ( (!\ShiftRight0~6_combout  & ((!alufunc_A[0] & (\ShiftRight0~39_combout )) # (alufunc_A[0] & ((\ShiftLeft0~20_combout ))))) ) ) )

	.dataa(!\ShiftRight0~39_combout ),
	.datab(!\ShiftLeft0~20_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h5300000053F0F0F0;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \Selector43~8 (
// Equation(s):
// \Selector43~8_combout  = (!\Selector43~3_combout  & ((!\Selector43~1_combout ) # (!\Selector27~1_combout )))

	.dataa(!\Selector43~1_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(gnd),
	.datad(!\Selector43~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~8 .extended_lut = "off";
defparam \Selector43~8 .lut_mask = 64'hEE00EE00EE00EE00;
defparam \Selector43~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N43
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector43~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \Selector56~7_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\dmem_rtl_0|auto_generated|addr_store_b [0])))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((!\Selector43~8_combout ) # ((\Selector43~7_combout )))) ) ) # ( !\Selector56~7_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \dmem_rtl_0|auto_generated|addr_store_b [0]) ) )

	.dataa(!\Selector43~8_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector43~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datae(gnd),
	.dataf(!\Selector56~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h00CC00CC23EF23EF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N55
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N15
cyclonev_lcell_comb \wregval_M[22]~34 (
// Equation(s):
// \wregval_M[22]~34_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~34 .extended_lut = "off";
defparam \wregval_M[22]~34 .lut_mask = 64'h2222777722227777;
defparam \wregval_M[22]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N45
cyclonev_lcell_comb \wregval_M[22]~33 (
// Equation(s):
// \wregval_M[22]~33_combout  = (memaddr_M[22] & !\ldmem_M~q )

	.dataa(!memaddr_M[22]),
	.datab(!\ldmem_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~33 .extended_lut = "off";
defparam \wregval_M[22]~33 .lut_mask = 64'h4444444444444444;
defparam \wregval_M[22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N3
cyclonev_lcell_comb \wregval_M[22]~35 (
// Equation(s):
// \wregval_M[22]~35_combout  = ( \wregval_M[22]~33_combout  & ( \wregval_M[29]~4_combout  ) ) # ( !\wregval_M[22]~33_combout  & ( \wregval_M[29]~4_combout  & ( (!dmem_rtl_0_bypass[74] & (dmem_rtl_0_bypass[73])) # (dmem_rtl_0_bypass[74] & ((!\dmem~6_combout  
// & ((\wregval_M[22]~34_combout ))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[73])))) ) ) ) # ( \wregval_M[22]~33_combout  & ( !\wregval_M[29]~4_combout  ) )

	.dataa(!dmem_rtl_0_bypass[74]),
	.datab(!dmem_rtl_0_bypass[73]),
	.datac(!\wregval_M[22]~34_combout ),
	.datad(!\dmem~6_combout ),
	.datae(!\wregval_M[22]~33_combout ),
	.dataf(!\wregval_M[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~35 .extended_lut = "off";
defparam \wregval_M[22]~35 .lut_mask = 64'h0000FFFF2733FFFF;
defparam \wregval_M[22]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N28
dffeas \regs[5][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N48
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[4][22]~q  & ( \regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[0][22]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[5][22]~q ))) ) ) ) # ( !\regs[4][22]~q  & ( \regs[1][22]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[0][22]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][22]~q  & 
// ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[4][22]~q  & ( !\regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[0][22]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[5][22]~q ))) ) ) ) # ( !\regs[4][22]~q 
//  & ( !\regs[1][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[0][22]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[5][22]~q  & ((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regs[5][22]~q ),
	.datab(!\regs[0][22]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\regs[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[11][22]~q  & ( \regs[15][22]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][22]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][22]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][22]~q  & ( \regs[15][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][22]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[14][22]~q ))) ) ) ) # ( \regs[11][22]~q 
//  & ( !\regs[15][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[10][22]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[14][22]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][22]~q  & ( !\regs[15][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][22]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][22]~q )))) ) ) )

	.dataa(!\regs[14][22]~q ),
	.datab(!\regs[10][22]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\regs[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[12][22]~q  & ( \regs[8][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[9][22]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][22]~q )))) ) ) ) # ( !\regs[12][22]~q  & ( \regs[8][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[9][22]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][22]~q ))))) ) ) ) # ( \regs[12][22]~q  & ( !\regs[8][22]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[9][22]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][22]~q ))))) ) ) ) # ( !\regs[12][22]~q  & ( !\regs[8][22]~q  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[9][22]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[13][22]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[9][22]~q ),
	.datad(!\regs[13][22]~q ),
	.datae(!\regs[12][22]~q ),
	.dataf(!\regs[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[6][22]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[3][22]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][22]~q )) ) ) ) # ( !\regs[6][22]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[3][22]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[7][22]~q )) ) ) ) # ( \regs[6][22]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[2][22]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[6][22]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[2][22]~q ) ) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[7][22]~q ),
	.datac(!\regs[3][22]~q ),
	.datad(!\regs[2][22]~q ),
	.datae(!\regs[6][22]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~1_combout  & ( \Mux41~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Mux41~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux41~3_combout )))) ) ) ) # ( !\Mux41~1_combout  & ( \Mux41~2_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux41~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ) # (\Mux41~3_combout )))) ) ) ) # ( \Mux41~1_combout  & ( !\Mux41~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Mux41~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux41~3_combout )))) ) 
// ) ) # ( !\Mux41~1_combout  & ( !\Mux41~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux41~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & \Mux41~3_combout )))) ) ) )

	.dataa(!\Mux41~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datad(!\Mux41~3_combout ),
	.datae(!\Mux41~1_combout ),
	.dataf(!\Mux41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux41~4_combout  ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \Mux41~4_combout  & ( !\WideOr2~0_combout  ) ) ) # ( 
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\Mux41~4_combout  & ( \WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(!\Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N55
dffeas \aluin2_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22] .is_wysiwyg = "true";
defparam \aluin2_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( alufunc_A[2] & ( aluin2_A[22] & ( !alufunc_A[3] $ (((!aluin1_A[22] & !alufunc_A[0]))) ) ) ) # ( alufunc_A[2] & ( !aluin2_A[22] & ( !alufunc_A[3] $ (((!aluin1_A[22]) # (!alufunc_A[0]))) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!aluin2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h00001E1E00007878;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N42
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \Add2~69_sumout  & ( \Selector27~0_combout  & ( ((\Selector27~10_combout  & ((alufunc_A[3]) # (\Add1~69_sumout )))) # (\Selector36~0_combout ) ) ) ) # ( !\Add2~69_sumout  & ( \Selector27~0_combout  & ( ((\Add1~69_sumout  & 
// (!alufunc_A[3] & \Selector27~10_combout ))) # (\Selector36~0_combout ) ) ) )

	.dataa(!\Add1~69_sumout ),
	.datab(!\Selector36~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector27~10_combout ),
	.datae(!\Add2~69_sumout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h000000003373337F;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N6
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( aluin2_A[22] & ( !aluin1_A[22] $ (alufunc_A[3]) ) ) # ( !aluin2_A[22] & ( !aluin1_A[22] $ (!alufunc_A[3]) ) )

	.dataa(!aluin1_A[22]),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N9
cyclonev_lcell_comb \Selector54~6 (
// Equation(s):
// \Selector54~6_combout  = ( alufunc_A[0] & ( aluin2_A[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~6 .extended_lut = "off";
defparam \Selector54~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \ShiftRight0~6_combout  & ( \Selector54~6_combout  & ( (\Selector36~3_combout  & \Selector27~9_combout ) ) ) ) # ( !\ShiftRight0~6_combout  & ( \Selector54~6_combout  & ( (!\Selector27~1_combout  & (\Selector36~3_combout  & 
// (\Selector27~9_combout ))) # (\Selector27~1_combout  & (((\Selector36~3_combout  & \Selector27~9_combout )) # (\ShiftLeft0~54_combout ))) ) ) ) # ( \ShiftRight0~6_combout  & ( !\Selector54~6_combout  & ( (\Selector36~3_combout  & \Selector27~9_combout ) ) 
// ) ) # ( !\ShiftRight0~6_combout  & ( !\Selector54~6_combout  & ( (\Selector36~3_combout  & \Selector27~9_combout ) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector36~3_combout ),
	.datac(!\Selector27~9_combout ),
	.datad(!\ShiftLeft0~54_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector54~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h0303030303570303;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~28_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftLeft0~29_combout )))) # (aluin2_A[3] & (((aluin2_A[2])) # (\ShiftLeft0~13_combout ))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( 
// \ShiftLeft0~28_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftLeft0~29_combout )))) # (aluin2_A[3] & (\ShiftLeft0~13_combout  & ((!aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~28_combout  & ( (!aluin2_A[3] & 
// (((\ShiftLeft0~29_combout  & aluin2_A[2])))) # (aluin2_A[3] & (((aluin2_A[2])) # (\ShiftLeft0~13_combout ))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~28_combout  & ( (!aluin2_A[3] & (((\ShiftLeft0~29_combout  & aluin2_A[2])))) # (aluin2_A[3] & 
// (\ShiftLeft0~13_combout  & ((!aluin2_A[2])))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!aluin2_A[3]),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h0530053FF530F53F;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector43~0_combout  & ( \ShiftLeft0~53_combout  & ( (\Selector58~0_combout  & (!alufunc_A[1] & (!alufunc_A[2] & alufunc_A[5]))) ) ) )

	.dataa(!\Selector58~0_combout ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[5]),
	.datae(!\Selector43~0_combout ),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0000000000000040;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( !\Selector43~5_combout  & ( ((((\Selector27~1_combout  & \Selector27~2_combout )) # (\Selector36~2_combout )) # (\Selector36~4_combout )) # (\Selector36~1_combout ) ) ) # ( \Selector43~5_combout  & ( ((((\Selector27~1_combout  & 
// \ShiftRight0~47_combout )) # (\Selector36~2_combout )) # (\Selector36~4_combout )) # (\Selector36~1_combout ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\Selector36~4_combout ),
	.datae(!\Selector43~5_combout ),
	.dataf(!\Selector36~2_combout ),
	.datag(!\Selector27~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "on";
defparam \Selector36~5 .lut_mask = 64'h37FF37FFFFFFFFFF;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \memaddr_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector36~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N12
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !memaddr_M[23] & ( (!memaddr_M[22] & (!memaddr_M[16] & !memaddr_M[17])) ) )

	.dataa(!memaddr_M[22]),
	.datab(!memaddr_M[16]),
	.datac(!memaddr_M[17]),
	.datad(gnd),
	.datae(!memaddr_M[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h8080000080800000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \always6~1_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\WideNor0~1_combout  & (\WideNor0~3_combout  & (\WideNor0~0_combout  & \WideNor0~2_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(!\always6~1_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000000001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N56
dffeas \dmem_rtl_0_bypass[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N43
dffeas \dmem_rtl_0_bypass[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector55~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N35
dffeas \dmem_rtl_0_bypass[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \dmem_rtl_0_bypass[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \dmem_rtl_0_bypass[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector56~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[4] & dmem_rtl_0_bypass[1])) ) ) ) # ( !dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[4] & 
// dmem_rtl_0_bypass[1])) ) ) ) # ( dmem_rtl_0_bypass[3] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[4] & !dmem_rtl_0_bypass[1])) ) ) ) # ( !dmem_rtl_0_bypass[3] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & 
// (!dmem_rtl_0_bypass[4] & !dmem_rtl_0_bypass[1])) ) ) )

	.dataa(!dmem_rtl_0_bypass[0]),
	.datab(!dmem_rtl_0_bypass[4]),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[3]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'h4040101004040101;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \dmem_rtl_0_bypass[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector52~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N41
dffeas \dmem_rtl_0_bypass[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N37
dffeas \dmem_rtl_0_bypass[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \dmem_rtl_0_bypass[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector53~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N32
dffeas \dmem_rtl_0_bypass[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \dmem_rtl_0_bypass[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector54~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[10] 
// & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[10]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'h8008400420021001;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[27]~feeder_combout  = ( memaddr_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N20
dffeas \dmem_rtl_0_bypass[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N44
dffeas \dmem_rtl_0_bypass[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N58
dffeas \dmem_rtl_0_bypass[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector45~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \dmem_rtl_0_bypass[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector43~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \dmem_rtl_0_bypass[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \dmem_rtl_0_bypass[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector44~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[25] & ( dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) # (dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[23] $ 
// (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[25] & ( !dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) # (dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[28] & 
// (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[27]),
	.datab(!dmem_rtl_0_bypass[23]),
	.datac(!dmem_rtl_0_bypass[24]),
	.datad(!dmem_rtl_0_bypass[28]),
	.datae(!dmem_rtl_0_bypass[25]),
	.dataf(!dmem_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h8241000000008241;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N38
dffeas \dmem_rtl_0_bypass[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector51~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N52
dffeas \dmem_rtl_0_bypass[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector50~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \dmem_rtl_0_bypass[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N8
dffeas \dmem_rtl_0_bypass[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N9
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[12] & dmem_rtl_0_bypass[14]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[12] & !dmem_rtl_0_bypass[14]) ) ) ) # ( 
// dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[12] & dmem_rtl_0_bypass[14]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[12] & !dmem_rtl_0_bypass[14]) ) ) )

	.dataa(!dmem_rtl_0_bypass[12]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[14]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'hA0A00A0A50500505;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N43
dffeas \dmem_rtl_0_bypass[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector49~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N53
dffeas \dmem_rtl_0_bypass[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N2
dffeas \dmem_rtl_0_bypass[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \dmem_rtl_0_bypass[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector46~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15]) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15]) ) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[15]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'hA5A500000000A5A5;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \dmem_rtl_0_bypass[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N55
dffeas \dmem_rtl_0_bypass[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector47~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N32
dffeas \dmem_rtl_0_bypass[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \dmem_rtl_0_bypass[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector48~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( dmem_rtl_0_bypass[18] & ( (dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[20] $ (dmem_rtl_0_bypass[19]))) ) ) # ( !dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[20] $ (dmem_rtl_0_bypass[19]))) ) )

	.dataa(!dmem_rtl_0_bypass[17]),
	.datab(!dmem_rtl_0_bypass[20]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[19]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'h8822882244114411;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( \dmem~3_combout  & ( \dmem~5_combout  & ( (\dmem~1_combout  & (\dmem~2_combout  & (\dmem~0_combout  & \dmem~4_combout ))) ) ) )

	.dataa(!\dmem~1_combout ),
	.datab(!\dmem~2_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~4_combout ),
	.datae(!\dmem~3_combout ),
	.dataf(!\dmem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'h0000000000000001;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \wregval_M[27]~19 (
// Equation(s):
// \wregval_M[27]~19_combout  = ( \Equal6~6_combout  & ( memaddr_M[27] & ( (!\ldmem_M~q ) # ((!\WideNor0~combout  & !\Equal6~7_combout )) ) ) ) # ( !\Equal6~6_combout  & ( memaddr_M[27] & ( (!\WideNor0~combout ) # (!\ldmem_M~q ) ) ) ) # ( \Equal6~6_combout  
// & ( !memaddr_M[27] & ( (!\WideNor0~combout  & (!\Equal6~7_combout  & \ldmem_M~q )) ) ) ) # ( !\Equal6~6_combout  & ( !memaddr_M[27] & ( (!\WideNor0~combout  & \ldmem_M~q ) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal6~7_combout ),
	.datac(gnd),
	.datad(!\ldmem_M~q ),
	.datae(!\Equal6~6_combout ),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~19 .extended_lut = "off";
defparam \wregval_M[27]~19 .lut_mask = 64'h00AA0088FFAAFF88;
defparam \wregval_M[27]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \dmem_rtl_0_bypass[84] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N56
dffeas \RTval_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[27] .is_wysiwyg = "true";
defparam \RTval_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N59
dffeas \wmemval_M[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \dmem_rtl_0_bypass[83] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N6
cyclonev_lcell_comb \wregval_M[27]~18 (
// Equation(s):
// \wregval_M[27]~18_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~18 .extended_lut = "off";
defparam \wregval_M[27]~18 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \wregval_M[27]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \wregval_M[27]~20 (
// Equation(s):
// \wregval_M[27]~20_combout  = ( \wregval_M[29]~4_combout  & ( \wregval_M[27]~18_combout  & ( (((!\dmem~6_combout  & dmem_rtl_0_bypass[84])) # (dmem_rtl_0_bypass[83])) # (\wregval_M[27]~19_combout ) ) ) ) # ( !\wregval_M[29]~4_combout  & ( 
// \wregval_M[27]~18_combout  & ( \wregval_M[27]~19_combout  ) ) ) # ( \wregval_M[29]~4_combout  & ( !\wregval_M[27]~18_combout  & ( ((dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~6_combout )))) # (\wregval_M[27]~19_combout ) ) ) ) # ( 
// !\wregval_M[29]~4_combout  & ( !\wregval_M[27]~18_combout  & ( \wregval_M[27]~19_combout  ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!\wregval_M[27]~19_combout ),
	.datac(!dmem_rtl_0_bypass[84]),
	.datad(!dmem_rtl_0_bypass[83]),
	.datae(!\wregval_M[29]~4_combout ),
	.dataf(!\wregval_M[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~20 .extended_lut = "off";
defparam \wregval_M[27]~20 .lut_mask = 64'h333333F733333BFF;
defparam \wregval_M[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N48
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = ( \wregval_M[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N49
dffeas \regs[8][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[10][27]~q  & ( \regs[0][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[2][27]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[8][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( \regs[0][27]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[2][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][27]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[10][27]~q  & ( !\regs[0][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  
// & \regs[2][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout )) # (\regs[8][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( !\regs[0][27]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & \regs[2][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[8][27]~q  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\regs[8][27]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regs[2][27]~q ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\regs[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[7][27]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[13][27]~q )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[15][27]~q ))) ) ) ) # ( !\regs[7][27]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (\regs[13][27]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[15][27]~q ))) ) ) ) # ( \regs[7][27]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) # (\regs[5][27]~q ) ) ) ) # ( !\regs[7][27]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ( (\regs[5][27]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\regs[13][27]~q ),
	.datab(!\regs[5][27]~q ),
	.datac(!\regs[15][27]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h330033FF550F550F;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[11][27]~q  & ( \regs[3][27]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][27]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][27]~q  & ( \regs[3][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((\regs[1][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( \regs[11][27]~q  & ( !\regs[3][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][27]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (\regs[9][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][27]~q  
// & ( !\regs[3][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((\regs[1][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// (\regs[9][27]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\regs[9][27]~q ),
	.datac(!\regs[1][27]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N18
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[14][27]~q  & ( \regs[12][27]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[4][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][27]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[14][27]~q  & ( \regs[12][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ) 
// # (\regs[4][27]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][27]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \regs[14][27]~q  & ( !\regs[12][27]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (((\regs[4][27]~q  & !\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )) # (\regs[6][27]~q ))) ) ) ) # ( !\regs[14][27]~q  & ( !\regs[12][27]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ((\regs[4][27]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & (\regs[6][27]~q )))) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\regs[4][27]~q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\regs[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~2_combout  & ( \Mux4~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\Mux4~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\Mux4~3_combout )))) ) ) ) # ( !\Mux4~2_combout  & ( \Mux4~1_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux4~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ) # (\Mux4~3_combout )))) ) ) ) # ( \Mux4~2_combout  & ( !\Mux4~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) # (\Mux4~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \Mux4~3_combout )))) ) ) 
// ) # ( !\Mux4~2_combout  & ( !\Mux4~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (\Mux4~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & \Mux4~3_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\Mux4~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\Mux4~3_combout ),
	.datae(!\Mux4~2_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N41
dffeas \aluin1_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N24
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( aluin2_A[27] & ( alufunc_A[3] & ( aluin1_A[27] ) ) ) # ( !aluin2_A[27] & ( alufunc_A[3] & ( !aluin1_A[27] ) ) ) # ( aluin2_A[27] & ( !alufunc_A[3] & ( !aluin1_A[27] ) ) ) # ( !aluin2_A[27] & ( !alufunc_A[3] & ( aluin1_A[27] ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(gnd),
	.datae(!aluin2_A[27]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \ShiftRight0~6_combout  & ( \Selector27~2_combout  ) ) # ( !\ShiftRight0~6_combout  & ( \Selector27~2_combout  & ( (\ShiftLeft0~12_combout ) # (aluin2_A[4]) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h000000003F3FFFFF;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N39
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !\ShiftLeft0~12_combout  & ( (!aluin2_A[4] & (!\ShiftRight0~6_combout  & (\ShiftRight0~30_combout  & !alufunc_A[0]))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h0800080000000000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( !\Selector27~1_combout  & ( \Selector31~3_combout  & ( (!\Selector31~2_combout ) # (!\Selector27~9_combout ) ) ) ) # ( \Selector27~1_combout  & ( !\Selector31~3_combout  & ( (!\Selector30~1_combout  & ((!\Selector31~2_combout ) 
// # (!\Selector27~9_combout ))) ) ) ) # ( !\Selector27~1_combout  & ( !\Selector31~3_combout  & ( (!\Selector31~2_combout ) # (!\Selector27~9_combout ) ) ) )

	.dataa(!\Selector31~2_combout ),
	.datab(!\Selector30~1_combout ),
	.datac(!\Selector27~9_combout ),
	.datad(gnd),
	.datae(!\Selector27~1_combout ),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'hFAFAC8C8FAFA0000;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N3
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( aluin1_A[27] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[27]))))) ) ) # ( !aluin1_A[27] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[27]))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!aluin2_A[27]),
	.datae(gnd),
	.dataf(!aluin1_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h1112111212221222;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N30
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Selector31~0_combout  & ( \Add2~49_sumout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector31~0_combout  & ( \Add2~49_sumout  & ( (\Selector27~0_combout  & (\Selector27~10_combout  & ((\Add1~49_sumout ) # (alufunc_A[3])))) ) ) ) 
// # ( \Selector31~0_combout  & ( !\Add2~49_sumout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector31~0_combout  & ( !\Add2~49_sumout  & ( (\Selector27~0_combout  & (\Selector27~10_combout  & (!alufunc_A[3] & \Add1~49_sumout ))) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector27~10_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Add1~49_sumout ),
	.datae(!\Selector31~0_combout ),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0010555501115555;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~18_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  
// & ( (!aluin2_A[2] & (((!aluin2_A[3])))) # (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~18_combout )))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (!aluin2_A[2] & (((aluin2_A[3])))) # 
// (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~18_combout )))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & 
// (\ShiftLeft0~18_combout )))) ) ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h030503F5F305F3F5;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Selector31~1_combout  & ( \ShiftLeft0~45_combout  ) ) # ( !\Selector31~1_combout  & ( \ShiftLeft0~45_combout  & ( (!\Selector31~4_combout ) # ((\Selector27~7_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~44_combout )))) ) ) ) # ( 
// \Selector31~1_combout  & ( !\ShiftLeft0~45_combout  ) ) # ( !\Selector31~1_combout  & ( !\ShiftLeft0~45_combout  & ( (!\Selector31~4_combout ) # ((aluin2_A[4] & (\Selector27~7_combout  & \ShiftLeft0~44_combout ))) ) ) )

	.dataa(!\Selector31~4_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\Selector27~7_combout ),
	.datad(!\ShiftLeft0~44_combout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'hAAABFFFFAEAFFFFF;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N14
dffeas \memaddr_M[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector31~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[6]),
	.sload(alufunc_A[7]),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N54
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !memaddr_M[31] & ( (!memaddr_M[27] & (!memaddr_M[26] & !memaddr_M[30])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[27]),
	.datac(!memaddr_M[26]),
	.datad(!memaddr_M[30]),
	.datae(gnd),
	.dataf(!memaddr_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( memaddr_M[15] & ( \MemWE~0_combout  & ( (\WideNor0~1_combout  & (\WideNor0~3_combout  & (\WideNor0~2_combout  & \WideNor0~0_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!memaddr_M[15]),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000000001;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \dmem_rtl_0_bypass[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector44~7_combout ,\Selector45~7_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~8_combout ,\Selector49~11_combout ,\Selector50~9_combout ,\Selector51~10_combout ,\Selector52~9_combout ,\Selector53~6_combout ,\Selector54~7_combout ,
\Selector55~6_combout ,\Selector56~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N14
dffeas \dmem_rtl_0_bypass[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N18
cyclonev_lcell_comb \wregval_M[0]~0 (
// Equation(s):
// \wregval_M[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( dmem_rtl_0_bypass[30] & ( (!\dmem~6_combout  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # 
// (\dmem~6_combout  & (((!dmem_rtl_0_bypass[29])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( dmem_rtl_0_bypass[30] & ( (!\dmem~6_combout  & (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0])))) # (\dmem~6_combout  & (((!dmem_rtl_0_bypass[29])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !dmem_rtl_0_bypass[30] & ( !dmem_rtl_0_bypass[29] ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !dmem_rtl_0_bypass[30] & ( !dmem_rtl_0_bypass[29] ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!dmem_rtl_0_bypass[29]),
	.datac(!\dmem~6_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!dmem_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~0 .extended_lut = "off";
defparam \wregval_M[0]~0 .lut_mask = 64'hCCCCCCCC0C5CFC5C;
defparam \wregval_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \wregval_M[0]~1 (
// Equation(s):
// \wregval_M[0]~1_combout  = ( \KEY[0]~input_o  & ( (\Equal6~6_combout  & (\Equal6~7_combout  & ((!memaddr_M[4]) # (!\SW[0]~input_o )))) ) ) # ( !\KEY[0]~input_o  & ( (memaddr_M[4] & (\Equal6~6_combout  & (\Equal6~7_combout  & !\SW[0]~input_o ))) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal6~6_combout ),
	.datac(!\Equal6~7_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~1 .extended_lut = "off";
defparam \wregval_M[0]~1 .lut_mask = 64'h0100010003020302;
defparam \wregval_M[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N36
cyclonev_lcell_comb \wregval_M[0]~2 (
// Equation(s):
// \wregval_M[0]~2_combout  = ( memaddr_M[0] & ( \wregval_M[0]~1_combout  & ( (!\ldmem_M~q ) # ((\wregval_M[0]~0_combout  & \WideNor0~combout )) ) ) ) # ( !memaddr_M[0] & ( \wregval_M[0]~1_combout  & ( (\ldmem_M~q  & (\wregval_M[0]~0_combout  & 
// \WideNor0~combout )) ) ) ) # ( memaddr_M[0] & ( !\wregval_M[0]~1_combout  & ( (!\ldmem_M~q ) # ((!\WideNor0~combout ) # (\wregval_M[0]~0_combout )) ) ) ) # ( !memaddr_M[0] & ( !\wregval_M[0]~1_combout  & ( (\ldmem_M~q  & ((!\WideNor0~combout ) # 
// (\wregval_M[0]~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[0]~0_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!memaddr_M[0]),
	.dataf(!\wregval_M[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~2 .extended_lut = "off";
defparam \wregval_M[0]~2 .lut_mask = 64'h3303FFCF0003CCCF;
defparam \wregval_M[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N53
dffeas \regs[8][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss0|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[12][0]~q  & ( \regs[13][0]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][0]~q )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[12][0]~q  & ( \regs[13][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[8][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[9][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( \regs[12][0]~q  & ( !\regs[13][0]~q  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (((\regs[8][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[9][0]~q )))) ) ) ) # ( !\regs[12][0]~q  & ( !\regs[13][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[8][0]~q )) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[9][0]~q ))))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\regs[8][0]~q ),
	.datad(!\regs[9][0]~q ),
	.datae(!\regs[12][0]~q ),
	.dataf(!\regs[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[4][0]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[1][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][0]~q )) ) ) ) # ( !\regs[4][0]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// ((\regs[1][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[5][0]~q )) ) ) ) # ( \regs[4][0]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (\regs[0][0]~q ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[4][0]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & \regs[0][0]~q ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[5][0]~q ),
	.datac(!\regs[1][0]~q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N24
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[2][0]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ((\regs[6][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[7][0]~q )) ) ) ) # ( !\regs[2][0]~q  & ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((\regs[6][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & (\regs[7][0]~q )) ) ) ) # ( \regs[2][0]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[3][0]~q ) ) ) ) # ( !\regs[2][0]~q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// \regs[3][0]~q ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\regs[3][0]~q ),
	.datac(!\regs[7][0]~q ),
	.datad(!\regs[6][0]~q ),
	.datae(!\regs[2][0]~q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[11][0]~q  & ( \regs[15][0]~q  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][0]~q ))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\regs[11][0]~q  & ( \regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\regs[10][0]~q  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\regs[14][0]~q ))) ) ) ) # ( \regs[11][0]~q  
// & ( !\regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ) # (\regs[10][0]~q )))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & 
// (\regs[14][0]~q  & ((!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\regs[11][0]~q  & ( !\regs[15][0]~q  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ((\regs[10][0]~q ))) # (\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & (\regs[14][0]~q )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\regs[14][0]~q ),
	.datac(!\regs[10][0]~q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\regs[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N24
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux63~3_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) # (\Mux63~1_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \Mux63~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux63~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\Mux63~2_combout ))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux63~3_combout  & ( (\Mux63~1_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\Mux63~3_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & (\Mux63~0_combout )) # (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & 
// ((\Mux63~2_combout ))) ) ) )

	.dataa(!\Mux63~1_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\Mux63~0_combout ),
	.datad(!\Mux63~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\Mux63~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \RTval_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[0] .is_wysiwyg = "true";
defparam \RTval_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N37
dffeas \wmemval_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( !memaddr_M[4] & ( memaddr_M[5] & ( (\isnop_M~DUPLICATE_q  & (\Equal6~6_combout  & (\wrmem_M~q  & !memaddr_M[7]))) ) ) )

	.dataa(!\isnop_M~DUPLICATE_q ),
	.datab(!\Equal6~6_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!memaddr_M[7]),
	.datae(!memaddr_M[4]),
	.dataf(!memaddr_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h0000000001000000;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N45
cyclonev_lcell_comb \LEDRout[0]~3 (
// Equation(s):
// \LEDRout[0]~3_combout  = ( \always6~0_combout  & ( !\LEDRout[0]~1_combout  $ (!wmemval_M[0]) ) ) # ( !\always6~0_combout  & ( !\stall~combout  $ (\LEDRout[0]~1_combout ) ) )

	.dataa(!\stall~combout ),
	.datab(!\LEDRout[0]~1_combout ),
	.datac(!wmemval_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~3 .extended_lut = "off";
defparam \LEDRout[0]~3 .lut_mask = 64'h999999993C3C3C3C;
defparam \LEDRout[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N47
dffeas \LEDRout[0]~_emulated (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDRout[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0]~_emulated .is_wysiwyg = "true";
defparam \LEDRout[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N51
cyclonev_lcell_comb \LEDRout[0]~2 (
// Equation(s):
// \LEDRout[0]~2_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\LEDRout[0]~_emulated_q  $ (!\LEDRout[0]~1_combout ) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\stall~combout  ) )

	.dataa(!\stall~combout ),
	.datab(!\LEDRout[0]~_emulated_q ),
	.datac(!\LEDRout[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~2 .extended_lut = "off";
defparam \LEDRout[0]~2 .lut_mask = 64'hAAAAAAAA3C3C3C3C;
defparam \LEDRout[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \LEDRout[1]~5 (
// Equation(s):
// \LEDRout[1]~5_combout  = ( \LEDRout[1]~5_combout  & ( (\rt_dependency~1_combout ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\LEDRout[1]~5_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \rt_dependency~1_combout ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\rt_dependency~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LEDRout[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[1]~5 .extended_lut = "off";
defparam \LEDRout[1]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LEDRout[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \LEDRout[1]~7 (
// Equation(s):
// \LEDRout[1]~7_combout  = !\LEDRout[1]~5_combout  $ (((!\always6~0_combout  & (!\rt_dependency~1_combout )) # (\always6~0_combout  & ((!wmemval_M[1])))))

	.dataa(!\rt_dependency~1_combout ),
	.datab(!\LEDRout[1]~5_combout ),
	.datac(!\always6~0_combout ),
	.datad(!wmemval_M[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[1]~7 .extended_lut = "off";
defparam \LEDRout[1]~7 .lut_mask = 64'h636C636C636C636C;
defparam \LEDRout[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \LEDRout[1]~_emulated (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout[1]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDRout[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1]~_emulated .is_wysiwyg = "true";
defparam \LEDRout[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N45
cyclonev_lcell_comb \LEDRout[1]~6 (
// Equation(s):
// \LEDRout[1]~6_combout  = ( \LEDRout[1]~5_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\rt_dependency~1_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\LEDRout[1]~_emulated_q ))) ) ) # ( !\LEDRout[1]~5_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\rt_dependency~1_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\LEDRout[1]~_emulated_q ))) ) )

	.dataa(!\rt_dependency~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\LEDRout[1]~_emulated_q ),
	.datae(gnd),
	.dataf(!\LEDRout[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[1]~6 .extended_lut = "off";
defparam \LEDRout[1]~6 .lut_mask = 64'h4477447777447744;
defparam \LEDRout[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \LEDRout[2]~9 (
// Equation(s):
// \LEDRout[2]~9_combout  = ( \LEDRout[2]~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\rs_dependency~combout ) ) ) # ( !\LEDRout[2]~9_combout  & ( (\rs_dependency~combout  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\rs_dependency~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LEDRout[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[2]~9 .extended_lut = "off";
defparam \LEDRout[2]~9 .lut_mask = 64'h303030303F3F3F3F;
defparam \LEDRout[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N15
cyclonev_lcell_comb \LEDRout[2]~11 (
// Equation(s):
// \LEDRout[2]~11_combout  = !\LEDRout[2]~9_combout  $ (((!\always6~0_combout  & (!\rs_dependency~combout )) # (\always6~0_combout  & ((!wmemval_M[2])))))

	.dataa(!\always6~0_combout ),
	.datab(!\rs_dependency~combout ),
	.datac(!\LEDRout[2]~9_combout ),
	.datad(!wmemval_M[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[2]~11 .extended_lut = "off";
defparam \LEDRout[2]~11 .lut_mask = 64'h2D782D782D782D78;
defparam \LEDRout[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \LEDRout[2]~_emulated (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout[2]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDRout[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2]~_emulated .is_wysiwyg = "true";
defparam \LEDRout[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \LEDRout[2]~10 (
// Equation(s):
// \LEDRout[2]~10_combout  = ( \LEDRout[2]~9_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\rs_dependency~combout ))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\LEDRout[2]~_emulated_q )) ) ) # ( !\LEDRout[2]~9_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\rs_dependency~combout ))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\LEDRout[2]~_emulated_q )) ) )

	.dataa(gnd),
	.datab(!\LEDRout[2]~_emulated_q ),
	.datac(!\rs_dependency~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\LEDRout[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[2]~10 .extended_lut = "off";
defparam \LEDRout[2]~10 .lut_mask = 64'h0F330F330FCC0FCC;
defparam \LEDRout[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \always6~2 (
// Equation(s):
// \always6~2_combout  = ( memaddr_M[5] & ( !memaddr_M[4] & ( (\always6~1_combout  & !memaddr_M[7]) ) ) )

	.dataa(gnd),
	.datab(!\always6~1_combout ),
	.datac(!memaddr_M[7]),
	.datad(gnd),
	.datae(!memaddr_M[5]),
	.dataf(!memaddr_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~2 .extended_lut = "off";
defparam \always6~2 .lut_mask = 64'h0000303000000000;
defparam \always6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \LEDRout~25 (
// Equation(s):
// \LEDRout~25_combout  = ( wmemval_M[3] & ( \LEDRout~24_combout  ) ) # ( !wmemval_M[3] & ( \LEDRout~24_combout  & ( (!\always6~2_combout ) # (!\Equal6~6_combout ) ) ) ) # ( wmemval_M[3] & ( !\LEDRout~24_combout  & ( (\always6~2_combout  & \Equal6~6_combout 
// ) ) ) )

	.dataa(!\always6~2_combout ),
	.datab(!\Equal6~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!\LEDRout~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~25 .extended_lut = "off";
defparam \LEDRout~25 .lut_mask = 64'h00001111EEEEFFFF;
defparam \LEDRout~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N49
dffeas \LEDRout[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \LEDRout~26 (
// Equation(s):
// \LEDRout~26_combout  = ( \always6~2_combout  & ( (!\Equal6~6_combout  & ((\LEDRout~23_combout ))) # (\Equal6~6_combout  & (wmemval_M[4])) ) ) # ( !\always6~2_combout  & ( \LEDRout~23_combout  ) )

	.dataa(gnd),
	.datab(!\Equal6~6_combout ),
	.datac(!wmemval_M[4]),
	.datad(!\LEDRout~23_combout ),
	.datae(gnd),
	.dataf(!\always6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~26 .extended_lut = "off";
defparam \LEDRout~26 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \LEDRout~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N10
dffeas \LEDRout[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \LEDRout~27 (
// Equation(s):
// \LEDRout~27_combout  = ( \rs_dependency~1_combout  & ( (!\Equal6~6_combout ) # ((!\always6~2_combout ) # (wmemval_M[5])) ) ) # ( !\rs_dependency~1_combout  & ( (\Equal6~6_combout  & (\always6~2_combout  & wmemval_M[5])) ) )

	.dataa(gnd),
	.datab(!\Equal6~6_combout ),
	.datac(!\always6~2_combout ),
	.datad(!wmemval_M[5]),
	.datae(gnd),
	.dataf(!\rs_dependency~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~27 .extended_lut = "off";
defparam \LEDRout~27 .lut_mask = 64'h00030003FCFFFCFF;
defparam \LEDRout~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \LEDRout[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \LEDRout~28 (
// Equation(s):
// \LEDRout~28_combout  = ( wmemval_M[6] & ( ((\Equal6~6_combout  & \always6~2_combout )) # (\rs_dependency~0_combout ) ) ) # ( !wmemval_M[6] & ( (\rs_dependency~0_combout  & ((!\Equal6~6_combout ) # (!\always6~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Equal6~6_combout ),
	.datac(!\always6~2_combout ),
	.datad(!\rs_dependency~0_combout ),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~28 .extended_lut = "off";
defparam \LEDRout~28 .lut_mask = 64'h00FC00FC03FF03FF;
defparam \LEDRout~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \LEDRout[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N59
dffeas isnop_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \LEDRout[7]~13 (
// Equation(s):
// \LEDRout[7]~13_combout  = ( \LEDRout[7]~13_combout  & ( (!\isnop_M~q ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\LEDRout[7]~13_combout  & ( (!\isnop_M~q  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\isnop_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LEDRout[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[7]~13 .extended_lut = "off";
defparam \LEDRout[7]~13 .lut_mask = 64'hC0C0C0C0CFCFCFCF;
defparam \LEDRout[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N27
cyclonev_lcell_comb \LEDRout[7]~15 (
// Equation(s):
// \LEDRout[7]~15_combout  = !\LEDRout[7]~13_combout  $ (((\isnop_M~q  & ((!wmemval_M[7]) # (!\always6~0_combout )))))

	.dataa(!\LEDRout[7]~13_combout ),
	.datab(!\isnop_M~q ),
	.datac(!wmemval_M[7]),
	.datad(!\always6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[7]~15 .extended_lut = "off";
defparam \LEDRout[7]~15 .lut_mask = 64'h999A999A999A999A;
defparam \LEDRout[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N28
dffeas \LEDRout[7]~_emulated (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout[7]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDRout[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7]~_emulated .is_wysiwyg = "true";
defparam \LEDRout[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \LEDRout[7]~14 (
// Equation(s):
// \LEDRout[7]~14_combout  = ( \isnop_M~DUPLICATE_q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\LEDRout[7]~_emulated_q  $ (!\LEDRout[7]~13_combout ))) ) ) # ( !\isnop_M~DUPLICATE_q  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # 
// (!\LEDRout[7]~_emulated_q  $ (!\LEDRout[7]~13_combout )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\LEDRout[7]~_emulated_q ),
	.datac(!\LEDRout[7]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[7]~14 .extended_lut = "off";
defparam \LEDRout[7]~14 .lut_mask = 64'hBEBEBEBE14141414;
defparam \LEDRout[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \LEDRout[8]~17 (
// Equation(s):
// \LEDRout[8]~17_combout  = ( \LEDRout[8]~17_combout  & ( (!\isnop_A~q ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\LEDRout[8]~17_combout  & ( (!\isnop_A~q  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\isnop_A~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LEDRout[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[8]~17 .extended_lut = "off";
defparam \LEDRout[8]~17 .lut_mask = 64'hA0A0A0A0AFAFAFAF;
defparam \LEDRout[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \LEDRout[8]~19 (
// Equation(s):
// \LEDRout[8]~19_combout  = ( \LEDRout[8]~17_combout  & ( (!\always6~0_combout  & ((\isnop_A~q ))) # (\always6~0_combout  & (!wmemval_M[8])) ) ) # ( !\LEDRout[8]~17_combout  & ( (!\always6~0_combout  & ((!\isnop_A~q ))) # (\always6~0_combout  & 
// (wmemval_M[8])) ) )

	.dataa(!\always6~0_combout ),
	.datab(gnd),
	.datac(!wmemval_M[8]),
	.datad(!\isnop_A~q ),
	.datae(gnd),
	.dataf(!\LEDRout[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[8]~19 .extended_lut = "off";
defparam \LEDRout[8]~19 .lut_mask = 64'hAF05AF0550FA50FA;
defparam \LEDRout[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \LEDRout[8]~_emulated (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout[8]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDRout[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8]~_emulated .is_wysiwyg = "true";
defparam \LEDRout[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \LEDRout[8]~18 (
// Equation(s):
// \LEDRout[8]~18_combout  = ( \LEDRout[8]~17_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_A~q )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\LEDRout[8]~_emulated_q ))) ) ) # ( !\LEDRout[8]~17_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_A~q )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\LEDRout[8]~_emulated_q ))) ) )

	.dataa(!\isnop_A~q ),
	.datab(gnd),
	.datac(!\LEDRout[8]~_emulated_q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\LEDRout[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[8]~18 .extended_lut = "off";
defparam \LEDRout[8]~18 .lut_mask = 64'hAA0FAA0FAAF0AAF0;
defparam \LEDRout[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \LEDRout~29 (
// Equation(s):
// \LEDRout~29_combout  = ( \stall~combout  & ( (!\always6~2_combout  & (((\myPll|pll_inst|altera_pll_i|locked_wire [0])))) # (\always6~2_combout  & ((!\Equal6~6_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\Equal6~6_combout  & 
// ((!wmemval_M[9]))))) ) ) # ( !\stall~combout  & ( (\always6~2_combout  & (\Equal6~6_combout  & !wmemval_M[9])) ) )

	.dataa(!\always6~2_combout ),
	.datab(!\Equal6~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout~29 .extended_lut = "off";
defparam \LEDRout~29 .lut_mask = 64'h110011001F0E1F0E;
defparam \LEDRout~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N16
dffeas \LEDRout[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDRout~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
