{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644456592952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644456592957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 20:29:52 2022 " "Processing started: Wed Feb 09 20:29:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644456592957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456592957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456592957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644456593292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644456593292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32add-add32_type0 " "Found design unit 1: int32add-add32_type0" {  } { { "int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32add.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602494 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32add " "Found entity 1: int32add" {  } { { "int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32add.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32mult-mult32_type0 " "Found design unit 1: int32mult-mult32_type0" {  } { { "int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32mult.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602499 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32mult " "Found entity 1: int32mult" {  } { { "int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32mult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32add-tb " "Found design unit 1: testbench_int32add-tb" {  } { { "testbench_int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602503 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32add " "Found entity 1: testbench_int32add" {  } { { "testbench_int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32mult-tb " "Found design unit 1: testbench_int32mult-tb" {  } { { "testbench_int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32mult.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602508 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32mult " "Found entity 1: testbench_int32mult" {  } { { "testbench_int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32mult.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32dualportRAM-dpRAM " "Found design unit 1: int32dualportRAM-dpRAM" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32dualportRAM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602513 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32dualportRAM " "Found entity 1: int32dualportRAM" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32dualportRAM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32dualportRAM-tb " "Found design unit 1: testbench_int32dualportRAM-tb" {  } { { "testbench_int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32dualportRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602519 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32dualportRAM " "Found entity 1: testbench_int32dualportRAM" {  } { { "testbench_int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32dualportRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqsolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eqsolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eqSolver-calc_circuit " "Found design unit 1: eqSolver-calc_circuit" {  } { { "eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/eqSolver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602523 ""} { "Info" "ISGN_ENTITY_NAME" "1 eqSolver " "Found entity 1: eqSolver" {  } { { "eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/eqSolver.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_eqsolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_eqsolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_eqSolver-tb " "Found design unit 1: testbench_eqSolver-tb" {  } { { "testbench_eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_eqSolver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602529 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_eqSolver " "Found entity 1: testbench_eqSolver" {  } { { "testbench_eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_eqSolver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex1-hls " "Found design unit 1: ex1-hls" {  } { { "ex1.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex2-hls " "Found design unit 1: ex2-hls" {  } { { "ex2.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602539 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex3-hls " "Found design unit 1: ex3-hls" {  } { { "ex3.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex3 " "Found entity 1: ex3" {  } { { "ex3.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex4-hls " "Found design unit 1: ex4-hls" {  } { { "ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex4 " "Found entity 1: ex4" {  } { { "ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_cse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex4_cse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex4_cse-hls " "Found design unit 1: ex4_cse-hls" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4_cse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex4_cse " "Found entity 1: ex4_cse" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4_cse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ex4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ex4-tb " "Found design unit 1: test_ex4-tb" {  } { { "test_ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/test_ex4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602558 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ex4 " "Found entity 1: test_ex4" {  } { { "test_ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/test_ex4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644456602558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602558 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk ex4.vhd(162) " "VHDL error at ex4.vhd(162): object \"clk\" is used but not declared" {  } { { "ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4.vhd" 162 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1644456602562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644456602683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 09 20:30:02 2022 " "Processing ended: Wed Feb 09 20:30:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644456602683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644456602683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644456602683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644456602683 ""}
