11:39:10 INFO  : Registering command handlers for SDK TCF services
11:39:14 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
11:39:19 INFO  : XSCT server has started successfully.
11:39:24 INFO  : Successfully done setting XSCT server connection channel  
11:39:24 INFO  : Successfully done setting SDK workspace  
11:39:24 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
11:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
11:52:23 INFO  : 'fpga -state' command is executed.
11:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:27 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
11:52:27 INFO  : 'jtag frequency' command is executed.
11:52:27 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:27 INFO  : Context for 'APU' is selected.
11:52:27 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:27 INFO  : Context for 'APU' is selected.
11:52:27 INFO  : 'stop' command is executed.
11:52:28 INFO  : 'ps7_init' command is executed.
11:52:28 INFO  : 'ps7_post_config' command is executed.
11:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:28 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:28 INFO  : Memory regions updated for context APU
11:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:28 INFO  : 'con' command is executed.
11:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

11:52:28 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
11:52:42 INFO  : Disconnected from the channel tcfchan#1.
11:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
11:52:43 INFO  : 'jtag frequency' command is executed.
11:52:43 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:43 INFO  : Context for 'APU' is selected.
11:52:43 INFO  : System reset is completed.
11:52:46 INFO  : 'after 3000' command is executed.
11:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
11:52:47 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:47 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:48 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : 'ps7_init' command is executed.
11:52:48 INFO  : 'ps7_post_config' command is executed.
11:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:49 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:49 INFO  : Memory regions updated for context APU
11:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:49 INFO  : 'con' command is executed.
11:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

11:52:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:03:13 INFO  : Saving repository preferences.
12:03:13 INFO  : Reading in cores from global repositories: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
12:03:14 INFO  : Cleaning BSP projects in the workspace.
12:03:17 INFO  : Saving repository preferences.
12:11:07 INFO  : Invoking Bootgen: bootgen -image fslb.bif -arch zynq -o /home/andrea/SE_workspace/Uart2/Uart2.sdk/fslb/bootimage/BOOT.bin
12:11:07 INFO  : Creating new bif file /home/andrea/SE_workspace/Uart2/Uart2.sdk/fslb/bootimage/fslb.bif
12:11:09 INFO  : Bootgen command execution is done.
13:15:07 INFO  : Disconnected from the channel tcfchan#2.
13:30:45 INFO  : Registering command handlers for SDK TCF services
13:30:46 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
13:30:48 INFO  : XSCT server has started successfully.
13:30:48 INFO  : Successfully done setting XSCT server connection channel  
13:30:48 INFO  : Successfully done setting SDK workspace  
13:30:48 INFO  : Restoring global repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
13:30:48 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
13:30:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:30:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562066347000,  Project:1562059979000
13:30:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
13:30:50 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
13:30:54 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:30:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:30:58 INFO  : 
13:30:59 INFO  : 
13:31:00 INFO  : 
13:31:01 INFO  : Updating hardware inferred compiler options for fslb.
13:31:02 INFO  : Updating hardware inferred compiler options for uart.
13:31:02 INFO  : Clearing existing target manager status.
13:31:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:31:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:19 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:36:19 INFO  : 'jtag frequency' command is executed.
13:36:19 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:19 INFO  : Context for 'APU' is selected.
13:36:19 INFO  : System reset is completed.
13:36:22 INFO  : 'after 3000' command is executed.
13:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:36:23 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:36:23 INFO  : Context for 'APU' is selected.
13:36:23 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:23 INFO  : Context for 'APU' is selected.
13:36:23 INFO  : 'ps7_init' command is executed.
13:36:23 INFO  : 'ps7_post_config' command is executed.
13:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:24 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:24 INFO  : Memory regions updated for context APU
13:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:24 INFO  : 'con' command is executed.
13:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:36:24 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
13:37:21 INFO  : Invoking Bootgen: bootgen -image fslb.bif -arch zynq -o /home/andrea/SE_workspace/Uart2/Uart2.sdk/fslb/bootimage/BOOT.bin -w on
13:37:22 INFO  : Bootgen command execution is done.
14:32:52 INFO  : Disconnected from the channel tcfchan#1.
14:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:32:53 INFO  : 'jtag frequency' command is executed.
14:32:53 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:53 INFO  : Context for 'APU' is selected.
14:32:53 INFO  : System reset is completed.
14:32:56 INFO  : 'after 3000' command is executed.
14:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:32:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:58 INFO  : Context for 'APU' is selected.
14:32:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:59 INFO  : Context for 'APU' is selected.
14:32:59 INFO  : 'ps7_init' command is executed.
14:32:59 INFO  : 'ps7_post_config' command is executed.
14:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:59 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:59 INFO  : Memory regions updated for context APU
14:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:00 INFO  : 'con' command is executed.
14:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:33:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:33:42 INFO  : Disconnected from the channel tcfchan#2.
14:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:33:43 INFO  : 'jtag frequency' command is executed.
14:33:43 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:43 INFO  : Context for 'APU' is selected.
14:33:43 INFO  : System reset is completed.
14:33:46 INFO  : 'after 3000' command is executed.
14:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:33:49 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:49 INFO  : Context for 'APU' is selected.
14:33:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:49 INFO  : Context for 'APU' is selected.
14:33:50 INFO  : 'ps7_init' command is executed.
14:33:50 INFO  : 'ps7_post_config' command is executed.
14:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:50 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:50 INFO  : Memory regions updated for context APU
14:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:50 INFO  : 'con' command is executed.
14:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:33:50 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:36:12 INFO  : Disconnected from the channel tcfchan#3.
14:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:36:14 INFO  : 'jtag frequency' command is executed.
14:36:14 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:14 INFO  : Context for 'APU' is selected.
14:36:14 INFO  : System reset is completed.
14:36:17 INFO  : 'after 3000' command is executed.
14:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:36:18 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:18 INFO  : Context for 'APU' is selected.
14:36:18 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:18 INFO  : Context for 'APU' is selected.
14:36:18 INFO  : 'ps7_init' command is executed.
14:36:18 INFO  : 'ps7_post_config' command is executed.
14:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:19 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:19 INFO  : Memory regions updated for context APU
14:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:19 INFO  : 'con' command is executed.
14:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:36:19 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:38:57 INFO  : Disconnected from the channel tcfchan#4.
14:46:47 INFO  : Registering command handlers for SDK TCF services
14:46:48 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
14:46:50 INFO  : XSCT server has started successfully.
14:46:50 INFO  : Successfully done setting XSCT server connection channel  
14:46:50 INFO  : Successfully done setting SDK workspace  
14:46:50 INFO  : Restoring global repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
14:46:50 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:46:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:46:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562071510000,  Project:1562066347000
14:46:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:46:53 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:46:56 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
14:46:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:47:00 INFO  : 
14:47:01 INFO  : 
14:47:02 INFO  : 
14:47:03 INFO  : Updating hardware inferred compiler options for fslb.
14:47:03 INFO  : Updating hardware inferred compiler options for uart.
14:47:03 INFO  : Clearing existing target manager status.
14:47:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:47:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:47:41 INFO  : 'jtag frequency' command is executed.
14:47:41 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:41 INFO  : Context for 'APU' is selected.
14:47:41 INFO  : System reset is completed.
14:47:44 INFO  : 'after 3000' command is executed.
14:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:47:46 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:46 INFO  : Context for 'APU' is selected.
14:47:46 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:46 INFO  : Context for 'APU' is selected.
14:47:46 INFO  : 'ps7_init' command is executed.
14:47:46 INFO  : 'ps7_post_config' command is executed.
14:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:46 INFO  : Memory regions updated for context APU
14:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : 'con' command is executed.
14:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:47:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:48:04 INFO  : Disconnected from the channel tcfchan#1.
15:08:19 INFO  : Registering command handlers for SDK TCF services
15:08:23 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
15:08:26 INFO  : XSCT server has started successfully.
15:08:26 INFO  : Successfully done setting XSCT server connection channel  
15:08:32 INFO  : Successfully done setting SDK workspace  
15:08:32 INFO  : Restoring global repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
15:08:33 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
15:08:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:08:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562072845000,  Project:1562071510000
15:08:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
15:08:40 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:08:47 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
15:08:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:08:51 INFO  : 
15:08:57 INFO  : 
15:08:59 INFO  : 
15:09:00 INFO  : Updating hardware inferred compiler options for fslb.
15:09:00 INFO  : Updating hardware inferred compiler options for uart.
15:09:00 INFO  : Clearing existing target manager status.
15:09:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:09:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:09:43 INFO  : Invoking Bootgen: bootgen -image fslb.bif -arch zynq -o /home/andrea/SE_workspace/Uart2/Uart2.sdk/fslb/bootimage/BOOT.bin -w on
15:09:45 INFO  : Bootgen command execution is done.
16:11:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562076426000,  Project:1562072845000
16:11:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:11:09 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:11:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:11:15 INFO  : 
16:11:16 INFO  : 
16:11:16 INFO  : 
16:11:17 INFO  : Updating hardware inferred compiler options for fslb.
16:11:18 INFO  : Updating hardware inferred compiler options for uart.
16:11:18 INFO  : Clearing existing target manager status.
16:11:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:11:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:12:13 INFO  : 'jtag frequency' command is executed.
16:12:13 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:13 INFO  : Context for 'APU' is selected.
16:12:13 INFO  : System reset is completed.
16:12:16 INFO  : 'after 3000' command is executed.
16:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:12:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : 'ps7_init' command is executed.
16:12:17 INFO  : 'ps7_post_config' command is executed.
16:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:18 INFO  : Memory regions updated for context APU
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : 'con' command is executed.
16:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:12:18 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:12:43 INFO  : Disconnected from the channel tcfchan#1.
16:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:12:44 INFO  : 'jtag frequency' command is executed.
16:12:44 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:44 INFO  : Context for 'APU' is selected.
16:12:44 INFO  : System reset is completed.
16:12:47 INFO  : 'after 3000' command is executed.
16:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:12:49 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:49 INFO  : Context for 'APU' is selected.
16:12:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:49 INFO  : Context for 'APU' is selected.
16:12:49 INFO  : 'ps7_init' command is executed.
16:12:49 INFO  : 'ps7_post_config' command is executed.
16:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:49 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:49 INFO  : Memory regions updated for context APU
16:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:49 INFO  : 'con' command is executed.
16:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:12:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:55:57 INFO  : Disconnected from the channel tcfchan#2.
19:06:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562087188000,  Project:1562076426000
19:06:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:06:52 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:06:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:06:57 INFO  : 
19:06:58 INFO  : 
19:06:59 INFO  : 
19:07:00 INFO  : Updating hardware inferred compiler options for fslb.
19:07:01 INFO  : Updating hardware inferred compiler options for uart.
19:07:01 INFO  : Clearing existing target manager status.
19:07:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:07:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:07:54 INFO  : 'jtag frequency' command is executed.
19:07:54 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:54 INFO  : Context for 'APU' is selected.
19:07:54 INFO  : System reset is completed.
19:07:57 INFO  : 'after 3000' command is executed.
19:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:07:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:58 INFO  : Context for 'APU' is selected.
19:07:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:58 INFO  : Context for 'APU' is selected.
19:07:58 INFO  : 'ps7_init' command is executed.
19:07:58 INFO  : 'ps7_post_config' command is executed.
19:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:59 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:59 INFO  : Memory regions updated for context APU
19:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:59 INFO  : 'con' command is executed.
19:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:07:59 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
19:08:52 INFO  : Disconnected from the channel tcfchan#3.
19:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:08:54 INFO  : 'jtag frequency' command is executed.
19:08:54 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:54 INFO  : Context for 'APU' is selected.
19:08:54 INFO  : System reset is completed.
19:08:57 INFO  : 'after 3000' command is executed.
19:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:08:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : 'ps7_init' command is executed.
19:08:58 INFO  : 'ps7_post_config' command is executed.
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:59 INFO  : Memory regions updated for context APU
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : 'con' command is executed.
19:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:08:59 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
19:10:28 INFO  : Disconnected from the channel tcfchan#4.
14:13:02 INFO  : Registering command handlers for SDK TCF services
14:13:05 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
14:13:09 INFO  : XSCT server has started successfully.
14:13:09 INFO  : Successfully done setting XSCT server connection channel  
14:13:17 INFO  : Successfully done setting SDK workspace  
14:13:17 INFO  : Restoring global repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
14:13:18 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:13:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:13:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562155924000,  Project:1562087188000
14:13:25 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:13:25 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:13:33 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
14:13:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:13:38 INFO  : 
14:13:43 INFO  : 
14:13:44 INFO  : 
14:13:44 INFO  : Updating hardware inferred compiler options for fslb.
14:13:45 INFO  : Updating hardware inferred compiler options for uart.
14:13:45 INFO  : Clearing existing target manager status.
14:13:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:13:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:17:02 INFO  : 'jtag frequency' command is executed.
14:17:02 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:02 INFO  : Context for 'APU' is selected.
14:17:02 INFO  : System reset is completed.
14:17:05 INFO  : 'after 3000' command is executed.
14:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:17:07 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:07 INFO  : Context for 'APU' is selected.
14:17:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:07 INFO  : Context for 'APU' is selected.
14:17:07 INFO  : 'ps7_init' command is executed.
14:17:07 INFO  : 'ps7_post_config' command is executed.
14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:07 INFO  : Memory regions updated for context APU
14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : 'con' command is executed.
14:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:17:07 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:19:01 INFO  : Disconnected from the channel tcfchan#1.
14:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:19:02 INFO  : 'jtag frequency' command is executed.
14:19:02 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:02 INFO  : Context for 'APU' is selected.
14:19:02 INFO  : System reset is completed.
14:19:05 INFO  : 'after 3000' command is executed.
14:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:19:06 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:06 INFO  : Context for 'APU' is selected.
14:19:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:07 INFO  : Context for 'APU' is selected.
14:19:08 INFO  : 'ps7_init' command is executed.
14:19:08 INFO  : 'ps7_post_config' command is executed.
14:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:08 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:08 INFO  : Memory regions updated for context APU
14:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:08 INFO  : 'con' command is executed.
14:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:19:08 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:20:16 INFO  : Disconnected from the channel tcfchan#2.
14:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:17 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:20:17 INFO  : 'jtag frequency' command is executed.
14:20:17 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:17 INFO  : Context for 'APU' is selected.
14:20:17 INFO  : System reset is completed.
14:20:20 INFO  : 'after 3000' command is executed.
14:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:20:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:21 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:21 INFO  : Context for 'APU' is selected.
14:20:22 INFO  : 'ps7_init' command is executed.
14:20:22 INFO  : 'ps7_post_config' command is executed.
14:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:22 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:22 INFO  : Memory regions updated for context APU
14:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:22 INFO  : 'con' command is executed.
14:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:20:22 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:21:10 INFO  : Disconnected from the channel tcfchan#3.
14:32:08 INFO  : Registering command handlers for SDK TCF services
14:32:09 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/Uart2/Uart2.sdk/temp_xsdb_launch_script.tcl
14:32:11 INFO  : XSCT server has started successfully.
14:32:11 INFO  : Successfully done setting XSCT server connection channel  
14:32:11 INFO  : Successfully done setting SDK workspace  
14:32:11 INFO  : Restoring global repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
14:32:11 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:32:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:32:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562157005000,  Project:1562155924000
14:32:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf.
14:32:14 INFO  : Copied contents of /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:32:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:20 INFO  : 
14:32:21 INFO  : 
14:32:22 INFO  : 
14:32:25 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
14:32:25 INFO  : Updating hardware inferred compiler options for fslb.
14:32:26 INFO  : Updating hardware inferred compiler options for uart.
14:32:26 INFO  : Clearing existing target manager status.
14:32:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:32:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:25 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:33:25 INFO  : 'jtag frequency' command is executed.
14:33:25 INFO  : Sourcing of '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:25 INFO  : Context for 'APU' is selected.
14:33:25 INFO  : System reset is completed.
14:33:28 INFO  : 'after 3000' command is executed.
14:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:33:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:30 INFO  : Context for 'APU' is selected.
14:33:30 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:30 INFO  : Context for 'APU' is selected.
14:33:30 INFO  : 'ps7_init' command is executed.
14:33:30 INFO  : 'ps7_post_config' command is executed.
14:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:30 INFO  : The application '/home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/Uart2/Uart2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/Uart2/Uart2.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:30 INFO  : Memory regions updated for context APU
14:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:30 INFO  : 'con' command is executed.
14:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:33:30 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/Uart2/Uart2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
14:33:53 INFO  : Disconnected from the channel tcfchan#1.
