Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Feb 18 16:11:38 2019
| Host         : ispc2016 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   144 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1977 |          699 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             587 |          144 |
| Yes          | No                    | No                     |              42 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3269 |         1160 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                Enable Signal                                                |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/startwait[1]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/io_state[2]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/stage[8]_i_1_n_0                                                                         |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/opinsts[2]_i_1_n_0                                                              |                                                                                                                      |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/opinst[2]_i_1_n_0                                                               |                                                                                                                      |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                             | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_clr                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fadd_ds/m1awire[23]                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fadd_ds/SR[0]                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fsub_add/SR[0]                                                                           |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fsub_add/eyrreg[7]_i_1__1_n_0                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/io_wdata[7]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fadd_ds/eyrreg[7]_i_1_n_0                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/stages[9]_i_1_n_0                                                                        |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/imms                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/imm                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs1s                                                                            | design_1_i/nino_core_0/inst/rs1s[11]_i_1_n_0                                                                         |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs1                                                                             | design_1_i/nino_core_0/inst/rs1[11]_i_1_n_0                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/fpcs[13]_i_1_n_0                                                                | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/dpc[13]_i_1_n_0                                                                 | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/dpcs[13]_i_1_n_0                                                                | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/f2pc[13]_i_1_n_0                                                                | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/f2pcs[13]_i_1_n_0                                                               | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/fpc[13]_i_1_n_0                                                                 | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/fpcbf[13]_i_1_n_0                                                               | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/fpcbfs[13]_i_1_n_0                                                              | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in364_in                                                                    | design_1_i/nino_core_0/inst/ebrncs_i_1_n_0                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_22_in                                                                         | design_1_i/nino_core_0/inst/ejal_i_1_n_0                                                                             |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in11_in                                                                     | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               12 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/memaddrregs0_in[18]                                                                      |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/memaddrreg[18]_i_1_n_0                                                                   |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs1                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs1s                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/erdnum[6]_i_1_n_0                                                               | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/erdnums                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fsub_add/RSTB                                                                            |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fadd_ds/x2ireg_reg[25]                                                                   |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/e2nextpcs                                                                       | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/enextpcs[13]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/e2rslts[30]_i_2_n_0                                                             | design_1_i/nino_core_0/inst/e2rslts[30]_i_1_n_0                                                                      |               17 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[24][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[26][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[25][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[2][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[29][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[27][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[23][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[22][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[15][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[1][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[20][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[19][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[21][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[18][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[17][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[16][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[12][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[2][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[9][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/saki3                                                                           | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/saki3640_in                                                                     | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/w2rslt                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/w2rslts                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs2s[31]_i_1_n_0                                                                | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/rs2[31]_i_1_n_0                                                                 | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/memdataregs                                                                     | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/memdatareg                                                                      | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[28][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[8][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[7][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[6][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[4][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[5][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[3][31]_i_1_n_0                                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[30][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[31][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[13][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[22][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[21][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[1][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[20][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[19][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[17][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[16][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               24 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[15][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[18][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[14][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[13][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[12][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[10][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[11][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[0][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/instoutreg3s                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/instoutreg3                                                                     | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/instoutreg2s[31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/instoutreg2[31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/e2rslt[31]_i_1_n_0                                                              |                                                                                                                      |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[5][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[4][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[6][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[23][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[7][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[8][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[9][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[10][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[11][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[3][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[28][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[29][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[31][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[30][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainreg[14][31]_i_1_n_0                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[24][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[25][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[27][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/mainfreg[26][31]_i_1_n_0                                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_1_in372_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               12 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_1_in394_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               17 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in400_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in403_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               26 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in381_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               28 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in378_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in209_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               23 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_1_in207_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               21 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in464_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               19 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/nino_core_0/inst/p_0_in471_in                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               21 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fmul_myd4s/mydreg                                                                        |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fmul_myd4/mydreg                                                                         |               20 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fdiv_ds/u2/mydreg                                                                        |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/nino_core_0/inst/fdiv_d/u2/mydreg                                                                         |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               53 |            233 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             |                                                                                                                      |              702 |           1994 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     2 |
| 4      |                     6 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                     8 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     2 |
| 14     |                     8 |
| 16+    |                   107 |
+--------+-----------------------+


