arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                               	vpr_compiled       	hostname                           	rundir                                                                                                                                                                              	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	20.87                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run015/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta         	780580     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.33     	327                  	1.22      	0.00             	6.34854       	-69.2287            	-6.34854            	6.34854                                                      	0.000236337                      	0.000180046          	0.0233395                       	0.0184201           	18            	702              	16                                    	0                     	0                    	66239.6                          	946.281                             	1.17                     	0.107219                                 	0.0868448                    	593                        	15                               	313                        	1037                              	117716                     	61753                    	6.65205            	6.65205                                           	-74.8754 	-6.65205 	0       	0       	84868.6                     	1212.41                        	0.07                	0.0202433                           	0.0182273               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	21.19                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run015/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override	780184     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.34     	329                  	1.26      	0.00             	6.31764       	-69.0809            	-6.31764            	6.31764                                                      	0.000253589                      	0.000203029          	0.0224854                       	0.017723            	18            	791              	23                                    	0                     	0                    	66239.6                          	946.281                             	0.45                     	0.0668892                                	0.0560695                    	713                        	21                               	385                        	1435                              	163662                     	83595                    	6.76883            	6.76883                                           	-76.011  	-6.76883 	0       	0       	84868.6                     	1212.41                        	0.05                	0.0159904                           	0.0142746               
