Analysis & Synthesis report for top
Sat Jan  8 22:24:50 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 17. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 18. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 19. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated
 20. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 21. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 22. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 23. Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 24. Source assignments for main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated
 27. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 31. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_002
 32. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 33. Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_004
 34. Source assignments for main:u0|altera_reset_controller:rst_controller
 35. Source assignments for main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a
 38. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b
 40. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram
 43. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 48. Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy
 49. Parameter Settings for User Entity Instance: main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo
 50. Parameter Settings for User Entity Instance: main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo
 51. Parameter Settings for User Entity Instance: main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 53. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 54. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 55. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 56. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator
 57. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
 58. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 59. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 60. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 61. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 62. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 65. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent
 68. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
 71. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 74. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|main_mm_interconnect_0_router_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001|main_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002|main_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003|main_mm_interconnect_0_router_003_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_004|main_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_005|main_mm_interconnect_0_router_003_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_006|main_mm_interconnect_0_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 84. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 85. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 92. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 93. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 94. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 95. Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 96. Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller
 97. Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. altsyncram Parameter Settings by Entity Instance
100. scfifo Parameter Settings by Entity Instance
101. Port Connectivity Checks: "main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
102. Port Connectivity Checks: "main:u0|altera_reset_controller:rst_controller"
103. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003|main_mm_interconnect_0_router_003_default_decode:the_default_decode"
107. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002|main_mm_interconnect_0_router_002_default_decode:the_default_decode"
108. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001|main_mm_interconnect_0_router_001_default_decode:the_default_decode"
109. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|main_mm_interconnect_0_router_default_decode:the_default_decode"
110. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
111. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
112. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
114. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo"
115. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent"
116. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
117. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
118. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
120. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
121. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
122. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
123. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
124. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator"
125. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
126. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
127. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
128. Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
129. Port Connectivity Checks: "main:u0|main_jtag_uart:jtag_uart"
130. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy"
131. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
132. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
133. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_pib:the_main_cpu_cpu_nios2_oci_pib"
134. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo|main_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc"
135. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace|main_cpu_cpu_nios2_oci_td_mode:main_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
136. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_itrace:the_main_cpu_cpu_nios2_oci_itrace"
137. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk"
138. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk"
139. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug"
140. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci"
141. Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_test_bench:the_main_cpu_cpu_test_bench"
142. Port Connectivity Checks: "main:u0|main_cpu:cpu"
143. Port Connectivity Checks: "main:u0"
144. Post-Synthesis Netlist Statistics for Top Partition
145. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
146. Elapsed Time Per Partition
147. Analysis & Synthesis Messages
148. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan  8 22:24:50 2022           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 2,148                                           ;
;     Total combinational functions  ; 1,850                                           ;
;     Dedicated logic registers      ; 1,140                                           ;
; Total registers                    ; 1140                                            ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,059,840                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../qsys/main/synthesis/main.vhd                                                               ; yes             ; User VHDL File                               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd                                                               ; main        ;
; ../qsys/main/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v                                   ; main        ;
; ../qsys/main/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v                                 ; main        ;
; ../qsys/main/synthesis/submodules/main_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv                                          ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v                                    ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v                  ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv                       ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv                           ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv                         ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv                       ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv                           ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv                     ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv                         ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv                        ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv                        ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv                        ; main        ;
; ../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv                            ; main        ;
; ../qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv                                ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv                               ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv                           ; main        ;
; ../qsys/main/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv                          ; main        ;
; ../qsys/main/synthesis/submodules/main_timer.v                                                ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v                                                ; main        ;
; ../qsys/main/synthesis/submodules/main_onchip_memory.v                                        ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v                                        ; main        ;
; ../qsys/main/synthesis/submodules/main_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v                                            ; main        ;
; ../qsys/main/synthesis/submodules/gcd_cc.vhd                                                  ; yes             ; User VHDL File                               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd                                                  ; main        ;
; ../qsys/main/synthesis/submodules/gcd.vhd                                                     ; yes             ; User VHDL File                               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd                                                     ; main        ;
; ../qsys/main/synthesis/submodules/fcf.vhd                                                     ; yes             ; User VHDL File                               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd                                                     ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v                                                  ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v                              ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v                                   ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v                          ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v                           ; main        ;
; ../qsys/main/synthesis/submodules/main_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v                                              ; main        ;
; top.vhd                                                                                       ; yes             ; User VHDL File                               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd                                                                                 ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; aglobal151.inc                                                                                ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/aglobal151.inc                                                                      ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_s0c1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_s0c1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                           ;             ;
; db/altsyncram_qk21.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_qk21.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;             ;
; db/scfifo_9621.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/scfifo_9621.tdf                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_337.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_337.tdf                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_dtn1.tdf                                                                  ;             ;
; db/cntr_n2b.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_n2b.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                 ;             ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                       ;             ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                          ;             ;
; db/altsyncram_1n81.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf                                                                  ;             ;
; db/decode_c7a.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/decode_c7a.tdf                                                                       ;             ;
; db/mux_93b.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/mux_93b.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 2,148               ;
;                                             ;                     ;
; Total combinational functions               ; 1850                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 940                 ;
;     -- 3 input functions                    ; 532                 ;
;     -- <=2 input functions                  ; 378                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1648                ;
;     -- arithmetic mode                      ; 202                 ;
;                                             ;                     ;
; Total registers                             ; 1140                ;
;     -- Dedicated logic registers            ; 1140                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 71                  ;
; Total memory bits                           ; 1059840             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1211                ;
; Total fan-out                               ; 14045               ;
; Average fan-out                             ; 4.15                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 1850 (1)          ; 1140 (0)     ; 1059840     ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |main:u0|                                                                                                                            ; 1700 (0)          ; 1057 (0)     ; 1059840     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0                                                                                                                                                                                                                                                                                                                                    ; main         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; main         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; main         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; main         ;
;       |gcd_cc:gcd_cc_0|                                                                                                                 ; 114 (29)          ; 100 (50)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|gcd_cc:gcd_cc_0                                                                                                                                                                                                                                                                                                                    ; main         ;
;          |gcd:GCD_CC|                                                                                                                   ; 85 (85)           ; 50 (50)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|gcd_cc:gcd_cc_0|gcd:GCD_CC                                                                                                                                                                                                                                                                                                         ; main         ;
;       |main_cpu:cpu|                                                                                                                    ; 970 (0)           ; 579 (0)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu                                                                                                                                                                                                                                                                                                                       ; main         ;
;          |main_cpu_cpu:cpu|                                                                                                             ; 970 (680)         ; 579 (310)    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                      ; main         ;
;             |main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|                                                                         ; 290 (35)          ; 269 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                    ; main         ;
;                |main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|                                                  ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper                                                                                                                                                                              ; main         ;
;                   |main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|                                                 ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk                                                                                                          ; main         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                     ; work         ;
;                   |main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|                                                       ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck                                                                                                                ; main         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                           ; work         ;
;                   |sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy|                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy                                                                                                                          ; work         ;
;                |main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|                                                        ; 9 (9)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                    ; main         ;
;                |main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|                                                          ; 33 (33)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break                                                                                                                                                                                      ; main         ;
;                |main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|                                                          ; 8 (8)             ; 8 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug                                                                                                                                                                                      ; main         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                  ; work         ;
;                |main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|                                                                ; 114 (114)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem                                                                                                                                                                                            ; main         ;
;                   |main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram                                                                                                                               ; main         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                     ; work         ;
;                         |altsyncram_qk21:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                                                                      ; work         ;
;             |main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a                                                                                                                                                                                                                                     ; main         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; work         ;
;             |main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b                                                                                                                                                                                                                                     ; main         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; work         ;
;       |main_jtag_uart:jtag_uart|                                                                                                        ; 145 (37)          ; 113 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                           ; main         ;
;          |alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|                                                                           ; 57 (57)           ; 60 (60)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; work         ;
;          |main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r                                                                                                                                                                                                                                                       ; main         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                          ; work         ;
;          |main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w                                                                                                                                                                                                                                                       ; main         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                          ; work         ;
;       |main_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 264 (0)           ; 127 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; main         ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; main         ;
;          |altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|                                                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                          ; main         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; main         ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; main         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; main         ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; main         ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 7 (7)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                ; main         ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 5 (5)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                         ; main         ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                       ; main         ;
;          |altera_merlin_slave_agent:gcd_cc_0_s0_agent|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent                                                                                                                                                                                                                                               ; main         ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; main         ;
;          |altera_merlin_slave_translator:gcd_cc_0_s0_translator|                                                                        ; 6 (6)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator                                                                                                                                                                                                                                     ; main         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                     ; main         ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                ; main         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 8 (8)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                        ; main         ;
;          |main_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; main         ;
;          |main_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; main         ;
;          |main_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                        ; main         ;
;          |main_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                        ; main         ;
;          |main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                               ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                            ; main         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; main         ;
;          |main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                               ; 61 (57)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                            ; main         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; main         ;
;          |main_mm_interconnect_0_router:router|                                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; main         ;
;          |main_mm_interconnect_0_router_001:router_001|                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; main         ;
;          |main_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 41 (41)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; main         ;
;          |main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; main         ;
;       |main_onchip_memory:onchip_memory|                                                                                                ; 71 (1)            ; 2 (0)        ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                   ; main         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 70 (0)            ; 2 (0)        ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_1n81:auto_generated|                                                                                            ; 70 (0)            ; 2 (2)        ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated                                                                                                                                                                                                                                          ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                       ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated|mux_93b:mux2                                                                                                                                                                                                                             ; work         ;
;       |main_timer:timer|                                                                                                                ; 130 (130)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main:u0|main_timer:timer                                                                                                                                                                                                                                                                                                                   ; main         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)           ; 83 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)           ; 77 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)         ; 77 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; N/A    ; Qsys                            ; 15.1    ; N/A          ; N/A          ; |top|main:u0                                                                                                                                                                                                                                                             ; ../qsys/main.qsys ;
; Altera ; altera_nios2_gen2               ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_cpu:cpu                                                                                                                                                                                                                                                ; ../qsys/main.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu                                                                                                                                                                                                                               ; ../qsys/main.qsys ;
; Altera ; altera_irq_mapper               ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; ../qsys/main.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_jtag_uart:jtag_uart                                                                                                                                                                                                                                    ; ../qsys/main.qsys ;
; Altera ; altera_mm_interconnect          ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; ../qsys/main.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; ../qsys/main.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; ../qsys/main.qsys ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; ../qsys/main.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; ../qsys/main.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent                                                                                                                                                                        ; ../qsys/main.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo                                                                                                                                                                   ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator                                                                                                                                                              ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                        ; ../qsys/main.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                              ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                   ; ../qsys/main.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                              ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router                                                                                                                                                                               ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_004                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_005                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_006                                                                                                                                                                       ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                 ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                 ; ../qsys/main.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; ../qsys/main.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                           ; ../qsys/main.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                      ; ../qsys/main.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                 ; ../qsys/main.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_onchip_memory:onchip_memory                                                                                                                                                                                                                            ; ../qsys/main.qsys ;
; Altera ; altera_reset_controller         ; 15.1    ; N/A          ; N/A          ; |top|main:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; ../qsys/main.qsys ;
; Altera ; altera_avalon_timer             ; 15.1    ; N/A          ; N/A          ; |top|main:u0|main_timer:timer                                                                                                                                                                                                                                            ; ../qsys/main.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_im:the_main_cpu_cpu_nios2_oci_im|trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_im:the_main_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][78]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][77]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][76]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][78]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][77]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][76]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                              ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                              ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][77]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][61]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][62]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][55]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][62]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][55]                                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][62]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                   ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                   ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][61]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][62]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][77]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][78]                                                                                                                      ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55]                                                                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                              ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                              ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|waitrequest_reset_override                                                                                                      ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                      ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][61]                                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][55]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][62]                                                                                                                           ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][55]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                              ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                              ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|av_readdata_pre[17..31]                                                                                                         ; Merged with main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|av_readdata_pre[16]                                                                                                             ;
; main:u0|gcd_cc:gcd_cc_0|avs_s0_readdata[17..31]                                                                                                                                                                                        ; Merged with main:u0|gcd_cc:gcd_cc_0|avs_s0_readdata[16]                                                                                                                                                                                            ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][62]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|trigger_state                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][55]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|trigbrktype                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][63]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|gcd_cc:gcd_cc_0|avs_s0_readdata[16]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|av_readdata_pre[16]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][95]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][95]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][95]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize.001 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 336                                                                                                                                                                                                ;                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                            ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55],                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                    ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][55],                                                                                                                     ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                      ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                      ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                      ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][55],                                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                 ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                   ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                   ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                   ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                         ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                           ;
;                                                                                                                                                                                                                                      ;                           ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|trigbrktype                                                                      ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][78]                                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][76]                                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][77]                                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][77]                                                                                                                           ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                            ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                            ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                              ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                            ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                              ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|trigger_state                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                           ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                         ; Lost Fanouts              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                           ;
; main:u0|gcd_cc:gcd_cc_0|avs_s0_readdata[16]                                                                                                                                                                                          ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|av_readdata_pre[16]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                 ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                    ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][95]                                                                                                                      ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                         ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[1][95]                                                                                                                         ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo|mem[0][95]                                                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                            ; Stuck at GND              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                ; Stuck at VCC              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                ; Stuck at VCC              ; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|DRsize.101 ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                    ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                              ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                               ; Stuck at GND              ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1140  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 242   ;
; Number of registers using Asynchronous Clear ; 707   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 574   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; main:u0|main_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                    ; 3       ;
; main:u0|main_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                   ; 3       ;
; main:u0|main_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                   ; 3       ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                            ; 9       ;
; main:u0|main_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; main:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                    ; 6       ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                  ; 2       ;
; main:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                        ; 14      ;
; main:u0|main_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                 ; 6       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; main:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                          ; 2       ;
; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                          ; 2       ;
; main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; main:u0|main_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; main:u0|main_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                                  ; 2       ;
; main:u0|main_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                  ; 2       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|main:u0|gcd_cc:gcd_cc_0|gcd:GCD_CC|n[3]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|main:u0|gcd_cc:gcd_cc_0|gcd:GCD_CC|m[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|main:u0|gcd_cc:gcd_cc_0|write_state                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|sr[36]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|sr[33]                                                                                                                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|sr[3]                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|sr[19]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                               ;
; 16:1               ; 15 bits   ; 150 LEs       ; 30 LEs               ; 120 LEs                ; Yes        ; |top|main:u0|gcd_cc:gcd_cc_0|avs_s0_readdata[15]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|main:u0|main_cpu:cpu|main_cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for main:u0|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qk21      ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_1n81      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|main_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001|main_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002|main_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003|main_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_004|main_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_005|main_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_006|main_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                      ;
; Entity Instance                           ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003|main_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002|main_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001|main_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|main_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gcd_cc_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gcd_cc_0_s0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_pib:the_main_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo|main_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace|main_cpu_cpu_nios2_oci_td_mode:main_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_itrace:the_main_cpu_cpu_nios2_oci_itrace"                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci"          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_test_bench:the_main_cpu_cpu_test_bench"     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u0|main_cpu:cpu"                                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "main:u0"             ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 125                         ;
; cycloneiii_ff         ; 1057                        ;
;     CLR               ; 277                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 77                          ;
;     ENA               ; 189                         ;
;     ENA CLR           ; 231                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 42                          ;
;     SLD               ; 10                          ;
;     plain             ; 125                         ;
; cycloneiii_lcell_comb ; 1703                        ;
;     arith             ; 194                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 103                         ;
;     normal            ; 1509                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 197                         ;
;         3 data inputs ; 392                         ;
;         4 data inputs ; 874                         ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.91                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 149                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 141                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 66                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.12                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Jan  8 22:23:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 16
    Info (12023): Found entity 1: main File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv
    Info (12023): Found entity 1: main_irq_mapper File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v
    Info (12023): Found entity 1: main_mm_interconnect_0 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: main_mm_interconnect_0_avalon_st_adapter File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_rsp_mux_001 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_rsp_mux File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_rsp_demux File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_cmd_mux_001 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_cmd_mux File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_cmd_demux_001 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_cmd_demux File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_router_003_default_decode File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: main_mm_interconnect_0_router_003 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_router_002_default_decode File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: main_mm_interconnect_0_router_002 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_router_001_default_decode File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: main_mm_interconnect_0_router_001 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: main_mm_interconnect_0_router_default_decode File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: main_mm_interconnect_0_router File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v
    Info (12023): Found entity 1: main_timer File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v
    Info (12023): Found entity 1: main_onchip_memory File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v
    Info (12023): Found entity 1: main_jtag_uart_sim_scfifo_w File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 21
    Info (12023): Found entity 2: main_jtag_uart_scfifo_w File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 77
    Info (12023): Found entity 3: main_jtag_uart_sim_scfifo_r File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 162
    Info (12023): Found entity 4: main_jtag_uart_scfifo_r File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 240
    Info (12023): Found entity 5: main_jtag_uart File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 327
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd
    Info (12022): Found design unit 1: gcd_cc-rtl File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd Line: 25
    Info (12023): Found entity 1: gcd_cc File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd
    Info (12022): Found design unit 1: gcd-RTL File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd Line: 19
    Info (12023): Found entity 1: gcd File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd
    Info (12022): Found design unit 1: fcf (main) File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd Line: 5
    Info (12022): Found design unit 2: fcf-body File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v
    Info (12023): Found entity 1: main_cpu File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: main_cpu_cpu_debug_slave_tck File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: main_cpu_cpu_test_bench File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: main_cpu_cpu_debug_slave_wrapper File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: main_cpu_cpu_debug_slave_sysclk File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v
    Info (12023): Found entity 1: main_cpu_cpu_register_bank_a_module File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: main_cpu_cpu_register_bank_b_module File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 86
    Info (12023): Found entity 3: main_cpu_cpu_nios2_oci_debug File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 151
    Info (12023): Found entity 4: main_cpu_cpu_nios2_oci_break File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 292
    Info (12023): Found entity 5: main_cpu_cpu_nios2_oci_xbrk File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 584
    Info (12023): Found entity 6: main_cpu_cpu_nios2_oci_dbrk File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 790
    Info (12023): Found entity 7: main_cpu_cpu_nios2_oci_itrace File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 976
    Info (12023): Found entity 8: main_cpu_cpu_nios2_oci_td_mode File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1278
    Info (12023): Found entity 9: main_cpu_cpu_nios2_oci_dtrace File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1345
    Info (12023): Found entity 10: main_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1426
    Info (12023): Found entity 11: main_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1497
    Info (12023): Found entity 12: main_cpu_cpu_nios2_oci_fifo_cnt_inc File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1539
    Info (12023): Found entity 13: main_cpu_cpu_nios2_oci_fifo File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1585
    Info (12023): Found entity 14: main_cpu_cpu_nios2_oci_pib File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2070
    Info (12023): Found entity 15: main_cpu_cpu_nios2_oci_im File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2092
    Info (12023): Found entity 16: main_cpu_cpu_nios2_performance_monitors File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2161
    Info (12023): Found entity 17: main_cpu_cpu_nios2_avalon_reg File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2177
    Info (12023): Found entity 18: main_cpu_cpu_ociram_sp_ram_module File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2269
    Info (12023): Found entity 19: main_cpu_cpu_nios2_ocimem File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2332
    Info (12023): Found entity 20: main_cpu_cpu_nios2_oci File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2510
    Info (12023): Found entity 21: main_cpu_cpu File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2981
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-rtl File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 18
    Info (12023): Found entity 1: top File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 4
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(7): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
Warning (10541): VHDL Signal Declaration warning at top.vhd(8): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at top.vhd(9): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at top.vhd(10): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at top.vhd(11): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
Info (12128): Elaborating entity "main" for hierarchy "main:u0" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 29
Info (12128): Elaborating entity "main_cpu" for hierarchy "main:u0|main_cpu:cpu" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 287
Info (12128): Elaborating entity "main_cpu_cpu" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v Line: 65
Info (12128): Elaborating entity "main_cpu_cpu_test_bench" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_test_bench:the_main_cpu_cpu_test_bench" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 3689
Info (12128): Elaborating entity "main_cpu_cpu_register_bank_a_module" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 4205
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 57
Info (12133): Instantiated megafunction "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_s0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "main_cpu_cpu_register_bank_b_module" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 4223
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 4709
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_debug" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2678
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 217
Info (12133): Instantiated megafunction "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_break" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2708
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_xbrk" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2729
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_dbrk" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2755
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_itrace" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_itrace:the_main_cpu_cpu_nios2_oci_itrace" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2771
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_dtrace" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2786
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_td_mode" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace|main_cpu_cpu_nios2_oci_td_mode:main_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1394
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_fifo" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2801
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo|main_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_main_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1703
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo|main_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1712
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo|main_cpu_cpu_nios2_oci_fifo_cnt_inc:the_main_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 1721
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_pib" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_pib:the_main_cpu_cpu_nios2_oci_pib" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2806
Info (12128): Elaborating entity "main_cpu_cpu_nios2_oci_im" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_oci_im:the_main_cpu_cpu_nios2_oci_im" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2820
Info (12128): Elaborating entity "main_cpu_cpu_nios2_avalon_reg" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2839
Info (12128): Elaborating entity "main_cpu_cpu_nios2_ocimem" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2859
Info (12128): Elaborating entity "main_cpu_cpu_ociram_sp_ram_module" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2480
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2308
Info (12130): Elaborated megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2308
Info (12133): Instantiated megafunction "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2308
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf
    Info (12023): Found entity 1: altsyncram_qk21 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_qk21.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qk21" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "main_cpu_cpu_debug_slave_wrapper" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v Line: 2961
Info (12128): Elaborating entity "main_cpu_cpu_debug_slave_tck" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "main_cpu_cpu_debug_slave_sysclk" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "main:u0|main_cpu:cpu|main_cpu_cpu:cpu|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "gcd_cc" for hierarchy "main:u0|gcd_cc:gcd_cc_0" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 317
Info (12128): Elaborating entity "gcd" for hierarchy "main:u0|gcd_cc:gcd_cc_0|gcd:GCD_CC" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd Line: 49
Info (12128): Elaborating entity "main_jtag_uart" for hierarchy "main:u0|main_jtag_uart:jtag_uart" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 328
Info (12128): Elaborating entity "main_jtag_uart_scfifo_w" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "main_jtag_uart_scfifo_r" for hierarchy "main:u0|main_jtag_uart:jtag_uart|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "main:u0|main_jtag_uart:jtag_uart|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "main_onchip_memory" for hierarchy "main:u0|main_onchip_memory:onchip_memory" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 342
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v Line: 63
Info (12130): Elaborated megafunction instantiation "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v Line: 63
Info (12133): Instantiated megafunction "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v Line: 63
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1n81.tdf
    Info (12023): Found entity 1: altsyncram_1n81 File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1n81" for hierarchy "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated" File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated|decode_c7a:decode3" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "main:u0|main_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1n81:auto_generated|mux_93b:mux2" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf Line: 45
Info (12128): Elaborating entity "main_timer" for hierarchy "main:u0|main_timer:timer" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 356
Info (12128): Elaborating entity "main_mm_interconnect_0" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 368
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 482
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 606
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 670
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gcd_cc_0_s0_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 798
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 862
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1024
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1108
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "main_mm_interconnect_0_router" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1665
Info (12128): Elaborating entity "main_mm_interconnect_0_router_default_decode" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router:router|main_mm_interconnect_0_router_default_decode:the_default_decode" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "main_mm_interconnect_0_router_001" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "main_mm_interconnect_0_router_001_default_decode" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_001:router_001|main_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "main_mm_interconnect_0_router_002" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1697
Info (12128): Elaborating entity "main_mm_interconnect_0_router_002_default_decode" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_002:router_002|main_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "main_mm_interconnect_0_router_003" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1713
Info (12128): Elaborating entity "main_mm_interconnect_0_router_003_default_decode" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_router_003:router_003|main_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "main_mm_interconnect_0_cmd_demux" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux:cmd_demux" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1802
Info (12128): Elaborating entity "main_mm_interconnect_0_cmd_demux_001" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1825
Info (12128): Elaborating entity "main_mm_interconnect_0_cmd_mux" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux:cmd_mux" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1842
Info (12128): Elaborating entity "main_mm_interconnect_0_cmd_mux_001" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1865
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "main_mm_interconnect_0_rsp_demux" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_demux:rsp_demux" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 1939
Info (12128): Elaborating entity "main_mm_interconnect_0_rsp_mux" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 2060
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "main_mm_interconnect_0_rsp_mux_001" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 2083
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "main_mm_interconnect_0_avalon_st_adapter" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v Line: 2112
Info (12128): Elaborating entity "main_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "main:u0|main_mm_interconnect_0:mm_interconnect_0|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "main_irq_mapper" for hierarchy "main:u0|main_irq_mapper:irq_mapper" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 418
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "main:u0|altera_reset_controller:rst_controller" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd Line: 427
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "main:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.01.08.22:24:22 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 6
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 7
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 8
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 9
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 10
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 11
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[0]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[1]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[2]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[3]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[4]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[5]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[6]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[7]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[8]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[9]" File: /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd Line: 14
Info (21057): Implemented 2500 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 2184 logic cells
    Info (21064): Implemented 240 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 1298 megabytes
    Info: Processing ended: Sat Jan  8 22:24:50 2022
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/output_files/top.map.smsg.


