module wideexpr_00959(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s1;
  assign y1 = (s2)<<<((ctrl[1]?((ctrl[2]?$signed(-(2'sb11)):6'sb101001))-(s7):($signed(+(3'b000)))<<<((ctrl[3]?(s1)+(-((u6)&(s1))):(s3)>>>($signed(-(4'sb0010)))))));
  assign y2 = (3'sb110)^~(-((s1)<<<(((ctrl[3]?(((ctrl[2]?3'sb000:5'sb10110))>>(s1))<<<(({2'sb10,s2,s4,3'sb111})>>>((1'sb0)<=(s7))):(s2)^~(((ctrl[1]?s7:5'sb10001))>>>(4'sb0100))))<<<(2'sb10))));
  assign y3 = $signed({4{+(6'b010110)}});
  assign y4 = (5'sb00011)-((ctrl[2]?s5:(ctrl[2]?+({3{((ctrl[0]?(ctrl[4]?(u3)-(3'b100):|(u1)):(+(s1))<<<({2{3'sb110}})))^({1{(5'sb11110)+(+(2'sb10))}})}}):s7)));
  assign y5 = ((s3)>>(3'sb111))!=(+(5'b01000));
  assign y6 = {1{(ctrl[4]?((4'sb1010)>((+({{1{(2'sb00)^(s5)}},$signed({3{s2}}),$signed((2'sb00)^~(1'sb1))}))+(+((ctrl[5]?6'sb110000:$signed({3{s2}}))))))<<(u0):$unsigned(((s7)<<<($signed((((s2)>>>(4'b0000))<<<(u7))&($signed(6'sb111011)))))&((($signed((-(s2))+($signed(s7))))&(2'sb01))<<<(-(((+(1'sb1))<<<((ctrl[7]?4'sb0111:3'sb101)))&((s7)-($signed(2'sb10))))))))}};
  assign y7 = -(~(+(-($unsigned((ctrl[4]?{s6,s5,4'sb1001,s6}:5'b10001))))));
endmodule
