Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun  2 11:13:37 2025
| Host         : fpgalab215 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           15 |
| Yes          | No                    | No                     |             102 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal            |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  trx_clk_BUFG    | transmitterc/h_state                |                                                                                                                            |                3 |              6 |
|  trx_clk_BUFG    | transmitterc/v_state                |                                                                                                                            |                2 |              6 |
|  clk_i_IBUF_BUFG | btn_i_IBUF[2]                       |                                                                                                                            |                1 |              8 |
|  clk_i_IBUF_BUFG | btn_i_IBUF[1]                       |                                                                                                                            |                2 |              8 |
|  clk_i_IBUF_BUFG | btn_i_IBUF[3]                       |                                                                                                                            |                1 |              8 |
|  clk_i_IBUF_BUFG |                                     | generatorc/dds_gen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_two_channel.i_phase_acc_2/mute_chan |                2 |             16 |
|  clk_i_IBUF_BUFG | generatorc/settings                 |                                                                                                                            |                2 |             16 |
|  trx_clk_BUFG    | transmitterc/pixel_addr[17]_i_1_n_0 |                                                                                                                            |                7 |             18 |
|  clk_i_IBUF_BUFG |                                     | generatorc/dds_gen/U0/i_synth/sclr_i                                                                                       |                5 |             24 |
|  clk_i_IBUF_BUFG |                                     | trx_clkc/counter[31]_i_1_n_0                                                                                               |                8 |             31 |
|  clk_i_IBUF_BUFG | memoryc/state_reg_n_0               | memoryc/clr_pos[0]_i_1_n_0                                                                                                 |                8 |             32 |
|  trx_clk_BUFG    | transmitterc/v_counter              |                                                                                                                            |               12 |             32 |
|  trx_clk_BUFG    |                                     |                                                                                                                            |               14 |             33 |
|  clk_i_IBUF_BUFG | generatorc/s_axis_config_tvalid     |                                                                                                                            |                6 |             48 |
|  clk_i_IBUF_BUFG |                                     |                                                                                                                            |               16 |             58 |
+------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


