module wideexpr_00223(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((3'sb111)>(5'sb01001))<=({3{(((s0)^~(3'sb101))<<<($unsigned(((3'sb111)^((ctrl[2]?3'sb010:s7)))<<<((ctrl[7]?(ctrl[0]?4'sb1101:2'sb10):(2'sb10)^(2'sb11))))))<<<(($signed((1'sb0)>>>($signed((ctrl[6]?3'sb010:5'sb10110)))))-(s1))}}))<<({1'sb1});
  assign y1 = (ctrl[7]?(((ctrl[5]?$signed(u5):$signed(((ctrl[4]?((s5)<<<(u1))-($signed(u2)):((3'sb001)&(1'sb0))>>({s6,5'sb01010})))>>(!($signed(s5))))))<<<(((ctrl[1]?(ctrl[7]?+(({s0,s0})<<<(s2)):s0):+(u3)))>>>(-(+((((5'sb00001)==(2'b00))<<({s4,s4}))<<<($signed((1'sb0)>>>(s1))))))))<<(((+(({1{((ctrl[1]?1'sb1:s5))<<((s3)>>>(5'sb10100))}})<=(((ctrl[2]?(u7)<<<(6'b001111):2'b01))==(~|((6'sb101110)<(s5))))))>>>(((+(4'sb0101))-(($signed(-(s0)))|(+((s2)<<<(u4)))))+($signed(s4))))>>((6'sb010001)<=(~|(+(s2))))):+((((((+((s3)<<(s2)))|($signed((s7)^(4'sb0100))))<<<((ctrl[6]?(ctrl[0]?(2'sb00)!=(2'sb01):1'b1):!($signed(4'b1000)))))^(s4))+(s2))-(($signed(~&((4'b0001)>>(s0))))<<((((-((2'sb10)<<(1'sb0)))|(+($signed(s7))))|((s0)>>((ctrl[3]?(5'sb11011)<<(u6):1'sb0))))>>>((5'sb00100)<<<({s5,+(-(s7))}))))));
  assign y2 = 1'b0;
  assign y3 = (ctrl[2]?u2:(ctrl[7]?(3'b011)|((ctrl[2]?((3'b101)<<<(s5))<<<(((u6)|(s2))>=($signed(s4))):s4)):(-((ctrl[1]?+(s3):-($signed(s7)))))!=((s7)^(((ctrl[5]?(ctrl[3]?s1:2'sb10):6'sb010100))&(((s2)>>(4'sb0100))+($signed(u5)))))));
  assign y4 = -({3{4'sb0000}});
  assign y5 = 1'b0;
  assign y6 = s7;
  assign y7 = {1'sb1,2'sb01};
endmodule
