// Seed: 3141032405
module module_0 ();
  assign id_1 = -1;
  tri1 id_2;
  wire id_3, id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    inout uwire id_4,
    input tri id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11,
    output wand id_12,
    input supply0 id_13,
    output wire id_14,
    input wor id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18
);
  wire id_20 = id_16;
  wire id_21;
  assign id_12 = -1;
  assign id_12 = id_17 !== {-1'b0};
  id_22(
      .id_0(1)
  );
  wire id_23;
  module_0 modCall_1 ();
endmodule
