$version Generated by VerilatedVcd $end
$date Sun Jan  8 11:43:25 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  2 % out_q [1:0] $end
  $scope module AddCounter2bit $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  2 % out_q [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
b00 %
#2
1#
b01 %
#3
0#
#4
1#
b10 %
#5
0#
#6
1#
b11 %
#7
0#
#8
1#
b00 %
#9
0#
#10
1#
b01 %
#11
0#
#12
1#
b10 %
#13
0#
#14
1#
b11 %
#15
0#
#16
1#
b00 %
#17
0#
0$
#18
1#
#19
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
1#
#31
0#
#32
1#
#33
