==39262== Cachegrind, a cache and branch-prediction profiler
==39262== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39262== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39262== Command: ./sift .
==39262== 
--39262-- warning: L3 cache found, using its data for the LL simulation.
--39262-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39262-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39262== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39262== (see section Limitations in user manual)
==39262== NOTE: further instances of this message will not be shown
==39262== 
==39262== I   refs:      3,167,698,658
==39262== I1  misses:           32,669
==39262== LLi misses:            2,562
==39262== I1  miss rate:          0.00%
==39262== LLi miss rate:          0.00%
==39262== 
==39262== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39262== D1  misses:      132,822,172  (116,474,501 rd   +  16,347,671 wr)
==39262== LLd misses:        3,595,702  (  1,815,969 rd   +   1,779,733 wr)
==39262== D1  miss rate:          13.6% (       17.2%     +         5.5%  )
==39262== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39262== 
==39262== LL refs:         132,854,841  (116,507,170 rd   +  16,347,671 wr)
==39262== LL misses:         3,598,264  (  1,818,531 rd   +   1,779,733 wr)
==39262== LL miss rate:            0.1% (        0.0%     +         0.6%  )
