# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/bcd.v" \
"../../../../project_3.srcs/sources_1/new/bcd_top.v" \
"../../../../project_3.srcs/sources_1/new/fa_4.v" \
"../../../../project_3.srcs/sources_1/new/full_adder.v" \
"../../../../project_3.srcs/sources_1/new/half_adder.v" \
"../../../../project_3.srcs/sim_1/new/tb_bcd.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
