{"Source Block": ["oh/elink/hdl/eclocks.v@111:121@HdlIdDef", "   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@109:119", "   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n"], ["oh/elink/hdl/eclocks.v@110:120", "   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n"]], "Diff Content": {"Delete": [[116, "   wire       cclk_locked;\n"]], "Add": []}}