xrun(64): 22.03-s002: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s002: Started on Feb 17, 2026 at 14:18:30 UTC
xrun
	-timescale 1ns/1ns
	-sysv
	-access +rw
	-uvm
	-gui
	-covoverwrite
	-coverage ALL
	-dutinst top_tb/dut/alu_top_module
	-seed RANDOM
	-f compile_files.f
		+incdir+/space/users/vasilist/ALU_TESTING/testbench
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/top
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/agent
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/env
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/test
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO
		+incdir+/space/usersvasilist/ALU_TESTING/testbench/agent/sequences
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/alu_top_module.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/in_alu_control_unit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/mul_fsm.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/out_alu_control_unit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/right_shift_register.v
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/env/env_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/test/test_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_th.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_tb.sv
	-uvmhome CDNS-1.2
	+UVM_TESTNAME=base_test
	-clean
	-l test.log
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

   User defined plus("+") options:
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
	package worklib.top_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
	interface worklib.alu_if:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
  `uvm_unpack_int(op)      
                    |
xmvlog: *W,ENUMERR (/space/users/vasilist/ALU_TESTING/testbench/agent/apb_transaction.sv,103|20): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	package worklib.alu_pkg:sv
		errors: 0, warnings: 1
file: /space/users/vasilist/ALU_TESTING/testbench/env/env_pkg.sv
	package worklib.env_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/test/test_pkg.sv
	package worklib.test_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_th.sv
	module worklib.top_th:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_tb.sv
	module worklib.top_tb:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/alu_top_module.v
	module alu_top_module.alu_top_module:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/in_alu_control_unit.v
	module in_alu_control_unit.in_alu_control_unit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/mul_fsm.v
	module mul_fsm.mul_fsm:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/out_alu_control_unit.v
	module out_alu_control_unit.out_alu_control_unit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/right_shift_register.v
	module right_shift_register.right_shift_register:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
	module APB_CSR_top_module.APB_CSR_top_module:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
	module cs_registers.cs_registers:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
	module csr_control.csr_control:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
	module d_ff_async_en.d_ff_async_en:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
	module posedge_detector.posedge_detector:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
	module fifo_synch.fifo_synch:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
	module flags.flags:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
	module memory.memory:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
	module read_address.read_address:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
	module write_address.write_address:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
	module add_sub.add_sub:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
	module adder.adder:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
	module cla_1_bit.cla_1_bit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
	module d_ff_async.d_ff_async:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/testbench given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 7
		Caching library 'APB_CSR_top_module' ....... Done
		Caching library 'add_sub' ....... Done
		Caching library 'adder' ....... Done
		Caching library 'alu_top_module' ....... Done
		Caching library 'cla_1_bit' ....... Done
		Caching library 'cs_registers' ....... Done
		Caching library 'csr_control' ....... Done
		Caching library 'd_ff_async' ....... Done
		Caching library 'd_ff_async_en' ....... Done
		Caching library 'fifo_synch' ....... Done
		Caching library 'flags' ....... Done
		Caching library 'in_alu_control_unit' ....... Done
		Caching library 'memory' ....... Done
		Caching library 'mul_fsm' ....... Done
		Caching library 'out_alu_control_unit' ....... Done
		Caching library 'posedge_detector' ....... Done
		Caching library 'read_address' ....... Done
		Caching library 'right_shift_register' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'write_address' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		top_pkg
		alu_pkg
		env_pkg
		test_pkg
		top_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *W,COVDNC: Coverage inside Verilog library cells and VHDL vital cells is not enabled by default; if needed, use the set_libcell_scoring command at elaboration.

	Extracting FSMs for coverage:
		worklib.top_th
		worklib.top_tb
	Total FSMs extracted = 0
             .d(rdata),
                    |
xmelab: *W,CUVMPW (../ALU_RTL/ALU/APB_CSR/csr_control.v,252|20): port sizes differ in port connection(32/25) for the instance(top_tb.th.dut.csr_inst.csr_control_inst) .
  `uvm_unpack_int(op)      
                    |
xmelab: *W,ENUMERR (../testbench/agent/apb_transaction.sv,103|20): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.top_tb:sv <0x2e377d20>
			streams: 613, words: 727808
		worklib.cdns_uvm_pkg:sv <0x5bf2182a>
			streams: 249, words: 393728
		worklib.cdns_uvmapi:svp <0x01ae0d2f>
			streams:  27, words: 29972
		worklib.cdns_assert2uvm_pkg:sv <0x3925c16e>
			streams:   3, words:  1818
		worklib.uvm_pkg:sv <0x01b720ab>
			streams: 5939, words: 9074039
		worklib.top_th:sv <0x7dcdfcc1>
			streams:  15, words:  5129
		add_sub.add_sub:v <0x52c1236c>
			streams:   2, words:   745
		add_sub.add_sub:v <0x14e255c6>
			streams:   2, words:   856
		alu_top_module.alu_top_module:v <0x1b59b8a2>
			streams:   3, words:   597
		APB_CSR_top_module.APB_CSR_top_module:v <0x154a8f85>
			streams:   1, words:   123
		csr_control.csr_control:v <0x1650c91d>
			streams:  15, words:  5188
		d_ff_async_en.d_ff_async_en:v <0x526958a6>
			streams:   2, words:   615
		d_ff_async_en.d_ff_async_en:v <0x01a70e12>
			streams:   2, words:   621
		d_ff_async_en.d_ff_async_en:v <0x45f6c25e>
			streams:   2, words:   630
		d_ff_async_en.d_ff_async_en:v <0x2c3a3e53>
			streams:   2, words:   720
		d_ff_async_en.d_ff_async_en:v <0x7135b9f6>
			streams:   2, words:   630
		d_ff_async_en.d_ff_async_en:v <0x02dc60c2>
			streams:   2, words:   841
		d_ff_async_en.d_ff_async_en:v <0x2c47b504>
			streams:   2, words:   648
		d_ff_async_en.d_ff_async_en:v <0x30fee316>
			streams:   2, words:   615
		d_ff_async_en.d_ff_async_en:v <0x1194775a>
			streams:   2, words:   604
		d_ff_async_en.d_ff_async_en:v <0x00d5c7a3>
			streams:   2, words:   615
		d_ff_async_en.d_ff_async_en:v <0x599606e9>
			streams:   2, words:   621
		d_ff_async_en.d_ff_async_en:v <0x4b6e5f69>
			streams:   2, words:   630
		d_ff_async_en.d_ff_async_en:v <0x6a0d75bc>
			streams:   2, words:   632
		d_ff_async_en.d_ff_async_en:v <0x6abdebfc>
			streams:   2, words:   632
		d_ff_async_en.d_ff_async_en:v <0x686f060a>
			streams:   2, words:   632
		posedge_detector.posedge_detector:v <0x423c0a42>
			streams:   1, words:   123
		cs_registers.cs_registers:v <0x5a25b899>
			streams:   6, words:  2219
		fifo_synch.fifo_synch:v <0x70999a48>
			streams:   0, words:     0
		fifo_synch.fifo_synch:v <0x6d662688>
			streams:   0, words:     0
		write_address.write_address:v <0x473d82ef>
			streams:   2, words:   464
		read_address.read_address:v <0x303bf6dd>
			streams:   2, words:   467
		flags.flags:v <0x21d4804f>
			streams:   3, words:   997
		memory.memory:v <0x3b9006cb>
			streams:   6, words:  1613
		memory.memory:v <0x32c12e59>
			streams:   6, words:  1835
		in_alu_control_unit.in_alu_control_unit:v <0x02627d6e>
			streams:   9, words:  2946
		adder.adder:v <0x26a9340a>
			streams:  10, words:  5851
		cla_1_bit.cla_1_bit:v <0x280f5204>
			streams:   0, words:     0
		d_ff_async.d_ff_async:v <0x1b11b641>
			streams:   2, words:   464
		mul_fsm.mul_fsm:v <0x74043f78>
			streams:  22, words: 13861
		right_shift_register.right_shift_register:v <0x697381eb>
			streams:   2, words:   828
		right_shift_register.right_shift_register:v <0x56d4fcf0>
			streams:   2, words:   683
		out_alu_control_unit.out_alu_control_unit:v <0x06e00073>
			streams:   3, words:   902
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     104      21
		Interfaces:                    1       1
		Verilog packages:              8       8
		Registers:                 16486   11741
		Scalar wires:                319       -
		Expanded wires:               32       3
		Vectored wires:               66       -
		Named events:                  4      12
		Always blocks:                65      13
		Initial blocks:              328     166
		Parallel blocks:              28      29
		Cont. assignments:            30      61
		Pseudo assignments:           95      65
		Assertions:                    3       3
		SV Class declarations:       233     349
		SV Class specializations:    441     441
		Simulation timescale:        1ps
	Writing initial simulation snapshot: worklib.top_tb:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED set randomly from command line: -2097018136
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /tools/cdnc/xcelium/current/tools/xcelium/files/xmsimrc
xcelium> source /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh(412) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
CDNS-UVM-1.2 (22.03-s002)
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

stop -create -name Randomize -randomize
Created stop Randomize

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/alu_env.sv(35) @ 0: uvm_test_top.m_env [alu_env] In build_phase
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/alu_env.sv(56) @ 0: uvm_test_top.m_env [alu_env] In connect_phase
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/alu_env.sv(67) @ 0: uvm_test_top.m_env [alu_env] Information printed from alu_env::end_of_elaboration_phase method
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/alu_env.sv(68) @ 0: uvm_test_top.m_env [alu_env] Verbosity threshold is         300
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh(605) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               base_test               -     @2006
  m_env                    alu_env                 -     @2071
    m_alu_agent            alu_agent               -     @2138
      analysis_port        uvm_analysis_port       -     @2189
      m_driver             alu_driver              -     @2306
        rsp_port           uvm_analysis_port       -     @2408
        seq_item_port      uvm_seq_item_pull_port  -     @2356
      m_monitor            alu_monitor             -     @2222
        analysis_port      uvm_analysis_port       -     @2274
      m_sequencer          uvm_sequencer           -     @2439
        rsp_export         uvm_analysis_export     -     @2500
        seq_item_export    uvm_seq_item_pull_imp   -     @3060
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
--------------------------------------------------------------

UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_factory.svh(1645) @ 0: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 62 total
  Type Name
  ---------
  alu_agent
  alu_driver
  alu_env
  alu_monitor
  apb_transaction
  base_seq
  base_test
  cdns_sst2_uvm_recorder
  cdns_uvm_sst2_tr_stream
  random_seq
  virtual_sequence
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/agent/alu_driver.sv(30) @ 0: uvm_test_top.m_env.m_alu_agent.m_driver [alu_driver] run_phase
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/virtual_sequence.sv(37) @ 0: reporter@@vseq [virtual_sequence] Default sequence starting
SDI/Verilog Transaction Recording Facility Version 22.03-s002
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/agent/sequences/base_seq.sv(23) @ 0: uvm_test_top.m_env.m_alu_agent.m_sequencer@@vseq.seq [base_seq] Default sequence starting
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/agent/alu_driver.sv(35) @ 0: uvm_test_top.m_env.m_alu_agent.m_driver [alu_driver] req item
vseq.seq.req
write   = 'h0  'd0
op      = 'h0  'd0
addr    = 'h3  'd3
data    = 'h89a3be84  'd2309209732
ready   = 'hx  'dx
slv_err = 'hx  'dx
delay   = 'h0  'd0

UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/agent/sequences/base_seq.sv(31) @ 0: uvm_test_top.m_env.m_alu_agent.m_sequencer@@vseq.seq [base_seq] Default sequence completed
UVM_INFO /space/users/vasilist/ALU_TESTING/testbench/env/virtual_sequence.sv(56) @ 0: reporter@@vseq [virtual_sequence] Default sequence completed
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_objection.svh(1271) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_catcher.svh(705) @ 0: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_server.svh(847) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   16
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/FACTORY/PRINT]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVMTOP]     1
[alu_driver]     2
[alu_env]     4
[base_seq]     2
[virtual_sequence]     2

Simulation complete via $finish(1) at time 0 FS + 241
/tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh:543     $finish;
xcelium> ^C
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top_tb(top_tb)
  scope    :  scope
  testname :  test_sv-2097018136

coverage files:
  model(design data) :  ./cov_work/scope/icc_033690a8_00000000.ucm (reused)
  data               :  ./cov_work/scope/test_sv-2097018136/icc_033690a8_00000000.ucd
TOOL:	xrun(64)	22.03-s002: Exiting on Feb 17, 2026 at 14:19:04 UTC  (total: 00:00:34)
