\hypertarget{wsn430v14_200std__clocks_200std__clocks_8c}{}\section{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/projects/wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.c File Reference}
\label{wsn430v14_200std__clocks_200std__clocks_8c}\index{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/projects/wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c@{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/projects/wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c}}
{\ttfamily \#include \char`\"{}msp430f1611.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}stdint.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{wsn430v14_200std__clocks_200std__clocks_8c_a840291bc02cba5474a4cb46a9b9566fe}{main} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em This is a standalone test program for the clocks on the W\+S\+N430v14 board. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Function Documentation}
\index{wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c@{wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c}!main@{main}}
\index{main@{main}!wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c@{wsn430v14/00std\+\_\+clocks/00std\+\_\+clocks.\+c}}
\subsubsection[{\texorpdfstring{main(void)}{main(void)}}]{\setlength{\rightskip}{0pt plus 5cm}int main (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{wsn430v14_200std__clocks_200std__clocks_8c_a840291bc02cba5474a4cb46a9b9566fe}{}\label{wsn430v14_200std__clocks_200std__clocks_8c_a840291bc02cba5474a4cb46a9b9566fe}


This is a standalone test program for the clocks on the W\+S\+N430v14 board. 

This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

Download the program to a W\+S\+N430v14 board, run it. It will configure the clock sources of the W\+S\+N430v14, and output its clocks on pins.

The following clock sources are used\+:
\begin{DoxyItemize}
\item the 8\+M\+Hz crystal on the W\+S\+N40v14 is connected to the X\+T2 clock source
\item the 32k\+Hz crystal on the W\+S\+N40v14 is connected to the L\+F\+X\+T1
\end{DoxyItemize}

From those two, the following clock signals are created\+:
\begin{DoxyItemize}
\item M\+C\+LK is set to X\+T2, i.\+e. 8\+M\+Hz
\item S\+M\+C\+LK is set to X\+T2/8, i.\+e. 1\+M\+Hz
\item A\+C\+LK is set to L\+F\+X\+T1, i.\+e. 32k\+Hz
\end{DoxyItemize}

The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: M\+C\+LK (red L\+ED), expected period 125ns
\item P5.\+5\+: S\+M\+C\+LK (green L\+ED), expected period 1000ns
\item P5.\+6\+: A\+C\+LK (blue L\+ED), expected period 30517ns
\end{DoxyItemize}

Note that these pins are connected to the L\+E\+Ds, so they will blink (so fast they will appear simply on to your slow eyes). Use a scope os logic analyzer to see the clock signals and measure their frequency.

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, August 2014. The program starts executing here. 
\end{DoxyAuthor}


Definition at line 35 of file 00std\+\_\+clocks.\+c.

