* ******************************************************************************

* iCEcube Packer

* Version:            2015.04.27409

* Build Date:         May 27 2015 15:59:13

* File Generated:     Feb 6 2017 17:38:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P04.dev  //BLACKMESA/khubbard/blackmesa/lattice/ice_zero/sump2/impl/impl_Implmnt\sbt\netlist\oadb-top  --package  TQ144  --outdir  //BLACKMESA/khubbard/blackmesa/lattice/ice_zero/sump2/impl/impl_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  //BLACKMESA/khubbard/blackmesa/lattice/ice_zero/sump2/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  //BLACKMESA/khubbard/blackmesa/lattice/ice_zero/sump2/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2993/3520
Used Logic Tile: 440/440
Used IO Cell:    66/176
Used Bram Cell For iCE40: 15/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_100m_tree
Clock Source: clk_100mz 
Clock Driver: u0_sb_gb (ICE_GB)
Driver Position: (25, 11, 0)
Fanout to FF: 1794
Fanout to Tile: 373

Clock Domain: pi_spi_sckz
Clock Source: pi_spi_sck_ibuf_gb_io_gb_input 
Clock Driver: pi_spi_sck_ibuf_gb_io_gb (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 115
Fanout to Tile: 74


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   8 8 8 0 8 8 8 8 8 8 6 8 6 8 8 1 8 6 7 8 0 1 1 2   
19|   8 8 8 0 6 8 8 8 8 8 8 8 6 6 8 8 7 7 8 8 0 8 8 8   
18|   8 8 8 0 7 8 6 6 8 8 6 8 6 6 8 8 8 8 7 7 0 8 6 8   
17|   8 8 5 0 8 6 8 8 8 8 8 6 8 6 8 5 8 8 8 8 0 8 8 8   
16|   8 8 6 0 8 8 8 6 8 8 7 7 8 8 8 8 4 8 8 8 0 8 1 1   
15|   7 8 8 0 8 5 8 8 8 8 8 8 6 8 8 8 8 8 8 8 0 1 8 1   
14|   8 8 8 0 8 7 8 8 7 8 5 7 8 8 8 8 8 8 5 8 0 8 8 8   
13|   2 8 6 0 8 8 7 8 8 7 8 8 8 8 8 8 8 8 8 1 0 8 8 4   
12|   8 8 8 0 8 6 8 8 8 8 6 8 8 8 8 8 6 8 8 8 0 8 8 3   
11|   8 8 8 0 8 8 6 8 8 7 8 8 8 8 8 8 8 8 8 8 0 8 1 1   
10|   8 8 8 0 8 6 8 8 8 8 8 8 8 8 8 7 8 8 8 8 0 7 8 7   
 9|   8 2 8 0 8 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 3   
 8|   8 8 8 0 8 8 8 8 8 7 6 8 8 8 8 8 8 8 8 3 0 8 8 8   
 7|   8 8 8 0 7 7 8 8 7 8 8 8 8 8 8 7 8 8 8 8 0 8 8 1   
 6|   2 7 8 0 8 8 8 8 8 5 7 8 8 8 3 7 8 8 8 1 0 8 8 1   
 5|   8 8 8 0 7 8 8 8 8 7 6 5 7 8 8 3 1 1 8 7 0 8 8 1   
 4|   8 8 8 0 7 8 8 8 8 8 7 8 7 8 1 7 1 8 1 1 0 8 8 1   
 3|   2 8 8 0 6 8 8 8 8 8 8 8 8 4 1 1 1 8 1 8 0 1 1 1   
 2|   6 8 7 0 8 2 4 8 8 8 8 8 8 8 6 1 1 1 1 1 0 1 1 1   
 1|   1 8 7 0 8 8 1 8 8 8 7 6 7 8 1 1 1 1 1 1 0 1 1 1   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.80

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|    13 13 13  0 13  8 13 13 14  8 22  8 22  8 14  1  8  6  7 11  0  2  2  4    
19|    12  8 15  0  6  8  8  8  8  8  8 14 22 22  8 10  7  7  9  8  0 16  8 16    
18|    12  8  8  0  7 14 22 22  8  8 22  8 22 22 14  8  8 18 10 21  0 17 18 16    
17|    13 13  5  0 19 22 21 22 20 19  8 21 22 22  8  5 14 12 15 16  0 12  9 16    
16|    13  8  6  0  8  8 13 20 16 18 20 22  8 22  8  8  9  8  8 12  0 18  1  1    
15|    12  8  8  0 12 19 15 18 19 20 15 20 21 16 21 16 17 21  8  8  0  1 11  1    
14|    10  8  8  0 14 22 16 18 15 22 20 22 13  8  8 16 17 13  5  8  0 15 18  8    
13|     2  8 19  0  8 22 21 19 20 20 17  8 22  8 13 13  8 11 18  1  0 24 15 10    
12|    11  8  8  0  8 22 22 16 16 21 19 13  8 12 19 18 12 12 16 15  0 12  8  3    
11|    12  8  8  0 20 14 22 20 20 22  8  8 13 17 18 19 17 20 17  8  0 10  4  1    
10|    16 12  8  0 10 21 18 15 19  8 17 16  8  8 18 17 11 14  8  9  0 11 17 11    
 9|    16  4 12  0 16  8 17 16 10 12 13 18 12 12 19 20 14 14  8  8  0 17 20  8    
 8|    16 16  8  0 16 18  8  8 21  8 13 21 17 18 22 19 16 10 16  4  0 20 16 19    
 7|    16 11 17  0 13 12  8 14 14 14 23 13 22 15 12 12 18 17 14  8  0 20 18  4    
 6|     4 20 17  0  8 20 19 10 13  5  7 10 22 11  5 14  8 17 11  4  0  8 18  1    
 5|    16 15  8  0 13 19 14  8 17  9  9  5  7 12  9  2  1  1 10 12  0 16 11  1    
 4|    18  8  8  0  7 13 14  9 15 11  9 12  7  8  1 14  1 10  4  4  0  9 15  1    
 3|     4 16 11  0 15  8 13  8 10 22  8  8 14  7  1  4  1 10  1 10  0  4  4  1    
 2|    11 16 20  0  8  2  4 10 11 12 15  8  8  8 14  4  1  1  1  1  0  4  1  1    
 1|     1 11 14  0 14  8  2 12 14 19 10  9 11  8  1  1  1  1  1  1  0  1  1  1    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 11.96

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|    21 21 18  0 21  8 21 21 20  8 23  8 23  8 20  1  8  6  7 28  0  2  2  4    
19|    20  8 24  0  6  8  8  8  8  8  8 20 23 23  8 10  7  7 17  8  0 26  8 16    
18|    19  8  8  0  7 20 23 23  8  8 23  8 23 23 20  8  8 32 17 27  0 28 18 16    
17|    13 16  5  0 25 23 26 27 24 23  8 23 27 23  8  5 20 15 29 24  0 20 25 16    
16|    18  8  6  0  8  8 25 22 21 26 23 28  8 27  8  8 12  8  8 18  0 19  1  1    
15|    19  8  8  0 25 19 24 32 23 27 25 27 22 17 22 20 24 23  8  8  0  1 32  1    
14|    11  8  8  0 20 25 23 31 19 30 20 25 24  8  8 20 23 23  5  8  0 23 29  8    
13|     2  8 23  0  8 27 25 32 23 26 27  8 27  8 18 15  8 11 29  1  0 24 24 16    
12|    11  8  8  0  8 23 28 28 17 25 22 28  8 13 26 22 16 17 20 20  0 19 22  3    
11|    20  8  8  0 23 19 24 25 28 24  8  8 13 19 25 26 20 28 17  8  0 18  4  1    
10|    16 20  8  0 10 23 30 27 27  8 17 23  8  8 18 27 12 18  8 18  0 21 22 21    
 9|    16  4 20  0 20  9 28 17 10 20 15 18 13 20 21 26 16 14 17  8  0 26 30  9    
 8|    16 17  8  0 20 20  8  8 24  8 15 31 19 20 23 26 18 10 19  4  0 28 31 25    
 7|    17 11 18  0 13 12  8 19 16 22 30 26 28 21 21 13 18 24 20  8  0 28 26  4    
 6|     4 23 17  0  8 20 25 17 13  5  7 11 24 11  5 14  8 23 16  4  0 18 26  1    
 5|    17 24  8  0 13 21 15  8 17  9 10  5  7 20  9  5  1  1 18 15  0 16 27  1    
 4|    18  8  8  0  7 14 14 17 22 18 11 20  7  8  1 15  1 18  4  4  0 18 28  1    
 3|     5 16 32  0 15  8 22  8 10 24  8  8 22  7  1  4  1 18  1 18  0  4  4  1    
 2|    12 17 22  0  8  2  4 10 11 14 18  8  8  8 14  4  1  1  1  1  0  4  1  1    
 1|     1 32 16  0 14  8  2 20 15 21 10  9 19  8  1  1  1  1  1  1  0  1  1  1    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 15.11

***** Run Time Info *****
Run Time:  8
