INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/h/Desktop/CPU_design/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/h/Desktop/CPU_design/BRAM/BRAM.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/h/Desktop/CPU_design/BRAM/BRAM.srcs/sim_1/new/BRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_tb
