
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.13    0.38    0.67 ^ _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.13    0.00    0.67 ^ _072_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    0.91 v _072_/X (sky130_fd_sc_hd__or2b_1)
                                         _037_ (net)
                  0.04    0.00    0.91 v _073_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.99 v _073_/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.02    0.00    0.99 v output2/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    1.17 v output2/X (sky130_fd_sc_hd__buf_2)
                                         an[1] (net)
                  0.09    0.00    1.17 v an[1] (out)
                                  1.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     11        (VIOLATED)
clkbuf_1_1__f_clk/X                      10     11        (VIOLATED)


max slew violations count Typical: 0
max fanout violations count Typical: 2
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 143 unannotated drivers.
 clk
 control
 reset
 TopModule_10/HI
 TopModule_10/LO
 TopModule_11/HI
 TopModule_11/LO
 TopModule_12/HI
 TopModule_12/LO
 TopModule_6/HI
 TopModule_6/LO
 TopModule_7/HI
 TopModule_7/LO
 TopModule_8/HI
 TopModule_8/LO
 TopModule_9/HI
 TopModule_9/LO
 _070_/X
 _071_/X
 _072_/X
 _073_/X
 _074_/X
 _075_/X
 _076_/Y
 _077_/X
 _078_/X
 _079_/Y
 _080_/X
 _081_/X
 _082_/X
 _083_/Y
 _084_/Y
 _085_/X
 _086_/Y
 _087_/X
 _088_/X
 _089_/Y
 _090_/X
 _091_/X
 _092_/X
 _093_/X
 _094_/X
 _095_/X
 _096_/Y
 _097_/Y
 _098_/X
 _099_/Y
 _100_/Y
 _101_/X
 _102_/X
 _103_/Y
 _104_/X
 _105_/X
 _106_/Y
 _107_/Y
 _108_/X
 _109_/X
 _110_/X
 _111_/Y
 _112_/X
 _113_/X
 _114_/X
 _115_/X
 _116_/Y
 _117_/Y
 _118_/X
 _119_/Y
 _120_/X
 _121_/Y
 _122_/X
 _123_/X
 _124_/X
 _125_/Y
 _126_/X
 _127_/Y
 _128_/X
 _129_/Y
 _130_/X
 _131_/X
 _132_/Y
 _133_/X
 _134_/X
 _135_/X
 _136_/X
 _137_/X
 _138_/X
 _139_/Y
 _140_/X
 _141_/X
 _142_/X
 _143_/X
 _144_/Q
 _145_/Q
 _146_/Q
 _147_/Q
 _148_/Q
 _149_/Q
 _150_/Q
 _151_/Q
 _152_/Q
 _153_/Q
 _154_/Q
 _155_/Q
 _156_/Q
 _157_/Q
 _158_/Q
 _159_/Q
 _160_/Q
 _161_/Q
 _162_/Q
 _163_/Q
 _164_/Q
 _165_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold18/X
 hold19/X
 hold2/X
 hold20/X
 hold21/X
 hold3/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 max_cap1/X
 max_cap5/X
 output1/X
 output2/X
 output3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 7 unconstrained endpoints.
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
