$date
	Thu Feb 23 10:15:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module latch_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1$
#15
1#
#30
1!
1"
#50
0!
0"
#80
