
==============================================================================
XRT Build Version: 2.13.479 (2022.1)
       Build Date: 2022-06-25 09:05:04
          Hash ID: 5e92a513c6950e79638b1a879ddb882da34fc683
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1.2) on 2022-08-02-23:13:43
   Version:                2.13.479
   Kernels:                Bert_layer
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          d7ce6630-28c5-ca8f-7d6c-edf60d3a8279
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:                Tue Jul 12 12:59:20 2022
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[0]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        37
   Type:         MEM_DDR4
   Base Address: 0x25
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        38
   Type:         MEM_DDR4
   Base Address: 0x26
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[4]
   Index:        39
   Type:         MEM_DDR4
   Base Address: 0x27
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[5]
   Index:        40
   Type:         MEM_DDR4
   Base Address: 0x28
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: Bert_layer

Definition
----------
   Signature: Bert_layer (void* v323, void* v324, void* v325, void* v326, void* v327, void* v328, void* v329, void* v330, void* v331, void* v332, void* v333, void* v334, void* v335, void* v336, void* v337, void* v338, void* v339, void* v340, void* v341, void* v342, void* v343, void* v344, void* v345, void* v346, void* v347, void* v348, void* v349, void* v350, void* v351, void* v352)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x178
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Bert_layer_1
   Base Address: 0x0

   Argument:          v323
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v324
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v325
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v326
   Register Offset:   0x34
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v327
   Register Offset:   0x40
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v328
   Register Offset:   0x4C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v329
   Register Offset:   0x58
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v330
   Register Offset:   0x64
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v331
   Register Offset:   0x70
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v332
   Register Offset:   0x7C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v333
   Register Offset:   0x88
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v334
   Register Offset:   0x94
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v335
   Register Offset:   0xA0
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v336
   Register Offset:   0xAC
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v337
   Register Offset:   0xB8
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v338
   Register Offset:   0xC4
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v339
   Register Offset:   0xD0
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v340
   Register Offset:   0xDC
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v341
   Register Offset:   0xE8
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v342
   Register Offset:   0xF4
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v343
   Register Offset:   0x100
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v344
   Register Offset:   0x10C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v345
   Register Offset:   0x118
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v346
   Register Offset:   0x124
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v347
   Register Offset:   0x130
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v348
   Register Offset:   0x13C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v349
   Register Offset:   0x148
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v350
   Register Offset:   0x154
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v351
   Register Offset:   0x160
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          v352
   Register Offset:   0x16C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1.2 - 2022-08-02-23:13:43 (SW BUILD: 3602371)
   Command Line:  v++ --debug --input_files _x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo --kernel_frequency 200 --link --optimize 3 --output ./build_dir.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --report_level 0 --save-temps --target sw_emu --temp_dir ./_x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 
   Options:       --debug
                  --input_files _x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
                  --kernel_frequency 200
                  --link
                  --optimize 3
                  --output ./build_dir.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir ./_x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
