Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sun Oct 16 04:32:49 2016
| Host             : Sakinder-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file S:/GoogleDrive/firmware/mars/m_s_r_0_0/outputs/rpt/post_route_power.rpt
| Design           : top
| Device           : xc7z045ffg900-2
| Design State     : placed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.654  |
| Dynamic (W)              | 0.425  |
| Device Static (W)        | 0.228  |
| Total Off-Chip Power (W) | 0.198  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 83.8   |
| Junction Temperature (C) | 26.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |       19 |       --- |             --- |
| Slice Logic    |     0.000 |      346 |       --- |             --- |
|   Others       |     0.000 |      339 |       --- |             --- |
|   LUT as Logic |     0.000 |        3 |    218600 |           <0.01 |
|   Register     |     0.000 |        3 |    437200 |           <0.01 |
| Signals        |    <0.001 |      235 |       --- |             --- |
| MMCM           |     0.102 |        1 |         8 |           12.50 |
| PLL            |     0.000 |        1 |         8 |           12.50 |
| I/O            |     0.150 |       47 |       362 |           12.98 |
| PHASER         |     0.165 |       12 |       --- |             --- |
| Static Power   |     0.228 |          |           |                 |
| Total          |     0.654 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.109 |       0.056 |      0.053 |
| Vccaux    |       1.800 |     0.188 |       0.135 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.217 |       0.216 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                   |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | Medium     | Design is placed                                      | Accuracy of the tool is not optimal until design is fully placed and routed                              |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                          |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                          |
| Device models               | High       | Device models are Production                          |                                                                                                          |
|                             |            |                                                       |                                                                                                          |
| Overall confidence level    | Medium     |                                                       |                                                                                                          |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                             | Domain                                                                                                                                                            | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| sys_clk_p                                                                                                                                                         | sys_clk_p                                                                                                                                                         |             6.7 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                     | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                     |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                      |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                      |            35.5 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                      |             4.4 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                   | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                   |             4.4 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                   | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                   |             6.7 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv |             4.4 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk    |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv |             4.4 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk    |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv |             4.4 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    |             2.2 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv |             4.4 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                           | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                                                                                                                            |     0.425 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff |     0.014 |
|     OBUFTDS                                                                                                                                                                                                    |     0.013 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


