$date
	Fri Jun  1 22:44:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB $end
$var wire 8 ! data [7:0] $end
$var wire 4 " S [3:0] $end
$var reg 1 # L0 $end
$var reg 1 $ L1 $end
$var reg 1 % L2 $end
$var reg 1 & L3 $end
$var reg 1 ' clk $end
$var reg 1 ( enb $end
$var reg 1 ) reset $end
$scope module prueba $end
$var wire 1 # L0 $end
$var wire 1 $ L1 $end
$var wire 1 % L2 $end
$var wire 1 & L3 $end
$var wire 1 ' clk $end
$var wire 1 ( enb $end
$var wire 1 ) reset $end
$var wire 8 * inMux [7:0] $end
$var wire 8 + data [7:0] $end
$var wire 1 , clk8 $end
$var wire 1 - clk4 $end
$var wire 1 . clk16 $end
$var wire 8 / TL3 [7:0] $end
$var wire 8 0 TL2 [7:0] $end
$var wire 8 1 TL1 [7:0] $end
$var wire 8 2 TL0 [7:0] $end
$var wire 4 3 S [3:0] $end
$scope module ByUn $end
$var wire 1 , clk $end
$var wire 8 4 FL3 [7:0] $end
$var wire 8 5 FL2 [7:0] $end
$var wire 8 6 FL1 [7:0] $end
$var wire 8 7 FL0 [7:0] $end
$var reg 1 8 D $end
$var reg 2 9 c [1:0] $end
$var reg 8 : toDemux [7:0] $end
$upscope $end
$scope module SP0 $end
$var wire 1 ' clk $end
$var wire 1 ' clk10 $end
$var wire 1 ( enb $end
$var wire 1 # entrada $end
$var wire 1 ) reset $end
$var reg 8 ; bits [7:0] $end
$var reg 4 < contador [3:0] $end
$var reg 8 = salidas [7:0] $end
$upscope $end
$scope module SP1 $end
$var wire 1 ' clk $end
$var wire 1 ' clk10 $end
$var wire 1 ( enb $end
$var wire 1 $ entrada $end
$var wire 1 ) reset $end
$var reg 8 > bits [7:0] $end
$var reg 4 ? contador [3:0] $end
$var reg 8 @ salidas [7:0] $end
$upscope $end
$scope module SP2 $end
$var wire 1 ' clk $end
$var wire 1 ' clk10 $end
$var wire 1 ( enb $end
$var wire 1 % entrada $end
$var wire 1 ) reset $end
$var reg 8 A bits [7:0] $end
$var reg 4 B contador [3:0] $end
$var reg 8 C salidas [7:0] $end
$upscope $end
$scope module SP3 $end
$var wire 1 ' clk $end
$var wire 1 ' clk10 $end
$var wire 1 ( enb $end
$var wire 1 & entrada $end
$var wire 1 ) reset $end
$var reg 8 D bits [7:0] $end
$var reg 4 E contador [3:0] $end
$var reg 8 F salidas [7:0] $end
$upscope $end
$scope module clocks $end
$var wire 1 ' clk $end
$var wire 1 ( enb $end
$var wire 1 ) rst $end
$var reg 1 - clk10 $end
$var reg 1 , clk20 $end
$var reg 1 . clk40 $end
$var reg 3 G cnt10 [2:0] $end
$upscope $end
$scope module demux $end
$var wire 8 H data [7:0] $end
$var wire 1 ( enb $end
$var reg 4 I S [3:0] $end
$var reg 8 J outmux [7:0] $end
$var reg 1 K salidaX $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xK
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
x.
x-
x,
bx +
bx *
1)
0(
0'
0&
0%
0$
0#
bx "
bx !
$end
#1000
0.
0,
0-
b1 G
b0 <
b0 ?
b0 B
b0 E
1'
#2000
0'
#3000
1'
#4000
0'
#5000
b0 "
b0 3
b0 I
1(
0)
1'
#6000
0'
#7000
bx0 /
bx0 4
bx0 F
bx0 D
b111 E
bx0 0
bx0 5
bx0 C
bx0 A
b111 B
bx0 1
bx0 6
bx0 @
bx0 >
b111 ?
bx0 2
bx0 7
bx0 =
bx0 ;
b111 <
1.
1,
1-
b0 G
1'
#8000
0'
#9000
b1 G
b0xxxxxx0 ;
b110 <
b0xxxxxx0 >
b110 ?
b0xxxxxx0 A
b110 B
b0xxxxxx0 D
b110 E
1'
#10000
1&
1%
1$
1#
0'
#11000
b1xxxxx0 D
b101 E
b1xxxxx0 A
b101 B
b1xxxxx0 >
b101 ?
b1xxxxx0 ;
b101 <
0-
b0 G
1'
#12000
0'
#13000
b1 G
b11xxxx0 ;
b100 <
b11xxxx0 >
b100 ?
b11xxxx0 A
b100 B
b11xxxx0 D
b100 E
1'
#14000
0'
#15000
b111xxx0 D
b11 E
b111xxx0 A
b11 B
b111xxx0 >
b11 ?
b111xxx0 ;
b11 <
0,
1-
b0 G
0&
0%
0$
0#
1'
#16000
0'
#17000
b1 G
b1110xx0 ;
b10 <
b1110xx0 >
b10 ?
b1110xx0 A
b10 B
b1110xx0 D
b10 E
1&
1%
1$
1#
1'
#18000
0&
0%
0$
0#
0'
#19000
b11100x0 D
b1 E
b11100x0 A
b1 B
b11100x0 >
b1 ?
b11100x0 ;
b1 <
0-
b0 G
1&
1%
1$
1#
1'
#20000
0'
#21000
b1 G
b1110010 ;
b0 <
b1110010 >
b0 ?
b1110010 A
b0 B
b1110010 D
b0 E
1'
#22000
0'
#23000
b1110011 /
b1110011 4
b1110011 F
b1110011 D
b111 E
b1110011 0
b1110011 5
b1110011 C
b1110011 A
b111 B
b1110011 1
b1110011 6
b1110011 @
b1110011 >
b111 ?
b1110011 2
b1110011 7
b1110011 =
b1110011 ;
b111 <
0.
1,
1-
b0 G
0&
0%
0$
0#
1'
#24000
0'
#25000
b1 G
b110 <
b110 ?
b110 B
b110 E
1&
1%
1$
1#
1'
#26000
0&
0%
0$
0'
#27000
b110011 D
b101 E
b110011 A
b101 B
b110011 >
b101 ?
b101 <
0-
b0 G
1&
1%
1$
1'
#28000
0'
#29000
b1 G
b100 <
b100 ?
b100 B
b100 E
1'
#30000
0#
0'
#31000
b11 E
b11 B
b11 ?
b1100011 ;
b11 <
0,
1-
b0 G
0&
0%
0$
1#
1'
#32000
0'
#33000
b1 G
b1101011 ;
b10 <
b10 ?
b10 B
b10 E
1&
1%
1'
#34000
0&
0%
0'
#35000
b1 E
b1 B
b1 ?
b1101111 ;
b1 <
0-
b0 G
1&
1%
1'
#36000
0'
#37000
b1 G
b0 <
b110001 >
b0 ?
b0 B
b0 E
1'
#38000
0#
0'
#39000
b110011 /
b110011 4
b110011 F
b111 E
b110011 0
b110011 5
b110011 C
b111 B
b110000 1
b110000 6
b110000 @
b110000 >
b111 ?
b1101110 2
b1101110 7
b1101110 =
b1101110 ;
b111 <
1.
1,
1-
b0 G
0&
0%
1#
1'
#40000
1$
0'
#41000
b1 G
b11101110 ;
b110 <
b10110000 >
b110 ?
b110 B
b110 E
1&
0$
1'
#42000
0&
0'
#43000
b101 E
b101 B
b101 ?
b101 <
0-
b0 G
1&
1'
#44000
0'
#45000
b1 G
b100 <
b10010000 >
b100 ?
b10011 A
b100 B
b100 E
1'
#46000
0#
0'
#47000
b11 E
b11 A
b11 B
b10000000 >
b11 ?
b11 <
0,
1-
b0 G
0&
1%
1#
1'
#48000
0%
1$
0'
#49000
b1 G
b10 <
b10001000 >
b10 ?
b10 B
b10 E
1&
0$
1'
#50000
0'
#51000
b110111 D
b1 E
b1 B
b1 ?
b1 <
0-
b0 G
1'
#52000
0'
#53000
b1 G
b0 <
b0 ?
b1 A
b0 B
b0 E
1'
#54000
0#
0'
#55000
b110111 /
b110111 4
b110111 F
b111 E
b0 0
b0 5
b0 C
b0 A
b111 B
b10001000 1
b10001000 6
b10001000 @
b111 ?
b11101110 2
b11101110 7
b11101110 =
b111 <
0.
1,
1-
b0 G
1%
1#
1'
#56000
0%
1$
0'
#57000
b1 G
b110 <
b110 ?
b110 B
b10110111 D
b110 E
1'
#58000
0'
#59000
b11110111 D
b101 E
b101 B
b11001000 >
b101 ?
b101 <
0-
b0 G
1'
#60000
0'
#61000
b1 G
b100 <
b11101000 >
b100 ?
b100 B
b100 E
1'
#62000
0'
#63000
b11 E
b11 B
b11111000 >
b11 ?
b11111110 ;
b11 <
0,
1-
b0 G
1'
#64000
0'
#65000
b1 G
b10 <
b10 ?
b10 B
b11111111 D
b10 E
1'
#66000
0'
#67000
b1 E
b1 B
b11111100 >
b1 ?
b1 <
0-
b0 G
1'
#68000
0'
#69000
b1 G
b0 <
b11111110 >
b0 ?
b0 B
b0 E
1'
#70000
0'
#71000
b11111111 /
b11111111 4
b11111111 F
b111 E
b111 B
b11111111 1
b11111111 6
b11111111 @
b11111111 >
b111 ?
b11111111 2
b11111111 7
b11111111 =
b11111111 ;
b111 <
1.
1,
1-
b0 G
1'
#72000
0'
#73000
b1 G
b110 <
b110 ?
b110 B
b110 E
1'
#74000
0'
#75000
b101 E
b101 B
b101 ?
b101 <
0-
b0 G
1'
#76000
0'
#77000
b1 G
b100 <
b100 ?
b100 B
b100 E
1'
#78000
0'
#79000
b11 E
b11 B
b11 ?
b11 <
0,
1-
b0 G
1'
#80000
0'
#81000
b1 G
b10 <
b10 ?
b10 B
b10 E
1'
#82000
0'
#83000
b1 E
b1 B
b1 ?
b1 <
0-
b0 G
1'
#84000
0'
#85000
b1 G
b0 <
b0 ?
b0 B
b0 E
1'
#86000
0'
#87000
b111 E
b111 B
b111 ?
b111 <
0.
1,
1-
b0 G
1'
#88000
0'
#89000
b1 G
b110 <
b110 ?
b110 B
b110 E
1'
#90000
0'
#91000
b101 E
b101 B
b101 ?
b101 <
0-
b0 G
1'
#92000
0'
#93000
b1 G
b100 <
b100 ?
b100 B
b100 E
1'
#94000
0'
#95000
b11 E
b11 B
b11 ?
b11 <
0,
1-
b0 G
1'
#96000
0'
#97000
b1 G
b10 <
b10 ?
b10 B
b10 E
1'
#98000
0'
#99000
b1 E
b1 B
b1 ?
b1 <
0-
b0 G
1'
#100000
0'
#101000
b1 G
b0 <
b0 ?
b0 B
b0 E
1'
#102000
0'
#103000
b111 E
b111 B
b111 ?
b111 <
1.
1,
1-
b0 G
1'
#104000
0'
#105000
b1 G
b110 <
b110 ?
b110 B
b110 E
1'
#106000
0'
#107000
b101 E
b101 B
b101 ?
b101 <
0-
b0 G
1'
#108000
0'
#109000
b1 G
b100 <
b100 ?
b100 B
b100 E
1'
#110000
0'
#111000
b11 E
b11 B
b11 ?
b11 <
0,
1-
b0 G
1'
#112000
0'
#113000
b1 G
b10 <
b10 ?
b10 B
b10 E
1'
#114000
0'
#115000
b1 E
b1 B
b1 ?
b1 <
0-
b0 G
1'
#116000
0'
#117000
b1 G
b0 <
b0 ?
b0 B
b0 E
1'
#118000
0'
#119000
b111 E
b111 B
b111 ?
b111 <
0.
1,
1-
b0 G
1'
#120000
0'
