// Seed: 260302387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2
    , id_14,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12
);
  tri0 id_15;
  assign id_15 = 1 >= 1;
  tri0 id_16 = 1, id_17;
  assign id_16 = id_6;
  nor (id_4, id_11, id_12, id_5, id_9, id_2, id_8, id_6, id_16, id_17, id_7, id_14, id_15);
  module_0(
      id_14, id_15, id_14, id_14, id_14, id_15, id_14, id_15, id_14, id_14, id_15, id_15, id_14
  );
endmodule
