
---------- Begin Simulation Statistics ----------
final_tick                                 1082117200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184811                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   321029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.09                       # Real time elapsed on the host
host_tick_rate                               97591207                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2049221                       # Number of instructions simulated
sim_ops                                       3559645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001082                       # Number of seconds simulated
sim_ticks                                  1082117200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434859                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461051                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237067                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434859                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197792                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486846                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11088                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2351567                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1927721                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24308                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341698                       # Number of branches committed
system.cpu.commit.bw_lim_events                590625                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889238                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2049221                       # Number of instructions committed
system.cpu.commit.committedOps                3559645                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2314226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.538158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150269     49.70%     49.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       176948      7.65%     57.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168955      7.30%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227429      9.83%     74.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       590625     25.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2314226                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9268                       # Number of function calls committed.
system.cpu.commit.int_insts                   3505479                       # Number of committed integer instructions.
system.cpu.commit.loads                        487426                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2802395     78.73%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1531      0.04%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468388     13.16%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157325      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3559645                       # Class of committed instruction
system.cpu.commit.refs                         656820                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2049221                       # Number of Instructions Simulated
system.cpu.committedOps                       3559645                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320157                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320157                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7722                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33407                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48304                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4352                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022177                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4666036                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289462                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1132226                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24376                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88359                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571411                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2028                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189586                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      486846                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    238289                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2206082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2822927                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179960                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             325424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248155                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043483                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2556600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1217559     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73556      2.88%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57963      2.27%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75362      2.95%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1132160     44.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2556600                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64783                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8685200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4302800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4511200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77624800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77552400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77557600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1641379200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28712                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372490                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513741                       # Inst execution rate
system.cpu.iew.exec_refs                       762725                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189575                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682738                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               612                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200163                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4448807                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34416                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4095115                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24376                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15548                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39944                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116285                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30768                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20592                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8120                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5751589                       # num instructions consuming a value
system.cpu.iew.wb_count                       4073156                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566261                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3256898                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505624                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4080064                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6348403                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3523439                       # number of integer regfile writes
system.cpu.ipc                               0.757486                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757486                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26083      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3234469     78.33%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1553      0.04%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41871      1.01%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4263      0.10%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6788      0.16%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14780      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13669      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7034      0.17%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2002      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559050     13.54%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178586      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24467      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13679      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4129534                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88884                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179027                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85736                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127424                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4014567                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10654914                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3987420                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5210615                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4447732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4129534                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2556600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.615244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161847     45.45%     45.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172143      6.73%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298229     11.67%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              336591     13.17%     77.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587790     22.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2556600                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526464                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      238389                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11547                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4183                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200163                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1543814                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2705294                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  830968                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4887046                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46166                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339559                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6212                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12001552                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4591171                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6287556                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1162215                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71738                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24376                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                180282                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400487                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150701                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7298058                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19200                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205602                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6172484                       # The number of ROB reads
system.cpu.rob.rob_writes                     9141059                       # The number of ROB writes
system.cpu.timesIdled                            1465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37484                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              412                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          782                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            782                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              162                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7872                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11988                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13331                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11187975                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28956125                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17304                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4100                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23291                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1080                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2078                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2078                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17304                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56864                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1250688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1417024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10371                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29751                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014117                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117976                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29331     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29751                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20137599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18586462                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234990                       # number of overall hits
system.cpu.icache.overall_hits::total          234990                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3298                       # number of overall misses
system.cpu.icache.overall_misses::total          3298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168022800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168022800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168022800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168022800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       238288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50946.876895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50946.876895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50946.876895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50946.876895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132986800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132986800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132986800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132986800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51129.104191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51129.104191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51129.104191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51129.104191                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234990                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168022800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168022800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50946.876895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50946.876895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132986800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132986800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51129.104191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51129.104191                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.456073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.669510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.456073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            479177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           479177                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       664979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           664979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       664979                       # number of overall hits
system.cpu.dcache.overall_hits::total          664979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34763                       # number of overall misses
system.cpu.dcache.overall_misses::total         34763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684538799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684538799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684538799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684538799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699742                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48457.808561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48457.808561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48457.808561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48457.808561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.961074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1740                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2761                       # number of writebacks
system.cpu.dcache.writebacks::total              2761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16781                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575947999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575947999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575947999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241225539                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    817173538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017952                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017952                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017952                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45848.431699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45848.431699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45848.431699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57175.998815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48696.355283                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15757                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579970800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579970800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48391.142420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48391.142420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474361200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474361200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45246.203739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45246.203739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104567999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104567999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49487.931377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49487.931377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101586799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101586799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48886.813763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48886.813763                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4219                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4219                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241225539                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241225539                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57175.998815                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57175.998815                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.360250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.121787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.784309                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.575941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1416265                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1416265                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             784                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4971                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          901                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6656                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            784                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4971                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          901                       # number of overall hits
system.l2cache.overall_hits::total               6656                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1815                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7591                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3318                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12724                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7591                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3318                       # number of overall misses
system.l2cache.overall_misses::total            12724                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123252800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518817600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231314586                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873384986                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123252800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518817600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231314586                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873384986                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12562                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4219                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19380                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12562                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4219                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19380                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.698346                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786442                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656553                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.698346                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786442                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656553                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67907.878788                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68346.410223                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69715.065099                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68640.756523                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67907.878788                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68346.410223                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69715.065099                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68640.756523                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7583                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12692                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7583                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13331                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108732800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457911600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204269411                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770913811                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108732800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457911600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204269411                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38072582                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808986393                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603646                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.780754                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654902                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603646                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.780754                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687874                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59907.878788                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60386.601609                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62012.571645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60740.136385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59907.878788                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60386.601609                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62012.571645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59581.505477                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60684.599280                       # average overall mshr miss latency
system.l2cache.replacements                      9289                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38072582                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38072582                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59581.505477                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59581.505477                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92885200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92885200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647738                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647738                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69008.320951                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69008.320951                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82083200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82083200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646295                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646295                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61119.285182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61119.285182                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          784                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4239                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          901                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5924                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3318                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11378                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123252800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425932400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231314586                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780499786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4219                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.698346                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786442                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657612                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67907.878788                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68203.746998                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69715.065099                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68597.274213                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11349                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108732800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375828400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204269411                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    688830611                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595193                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.780754                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655936                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59907.878788                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60228.910256                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62012.571645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60695.269275                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.543388                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25204                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9289                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.713317                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.101489                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.791942                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2363.136300                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.861012                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.652645                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002954                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068797                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576938                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1185                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2911                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1025                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1877                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289307                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710693                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313185                       # Number of tag accesses
system.l2cache.tags.data_accesses              313185                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1082117200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       210816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              853184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1815                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7583                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3294                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13331                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107345119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448483769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194818084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37792579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788439552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107345119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107345119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79192901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79192901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79192901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107345119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448483769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194818084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37792579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867632452                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1130194000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3504300                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                  6053738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.64                       # Real time elapsed on the host
host_tick_rate                               74908645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2248823                       # Number of instructions simulated
sim_ops                                       3885239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    48076800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13223                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               294                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12654                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13223                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              569                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13316                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      54                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    729074                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   200143                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               294                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      12838                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61640                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3909                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               199602                       # Number of instructions committed
system.cpu.commit.committedOps                 325594                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       117365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.774200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.434769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3465      2.95%      2.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        38507     32.81%     35.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          732      0.62%     36.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13021     11.09%     47.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        61640     52.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       117365                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    325208                       # Number of committed integer instructions.
system.cpu.commit.loads                         25216                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          253      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           287273     88.23%     88.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.02%     88.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.01%     88.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     88.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     88.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.01%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           25100      7.71%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          12533      3.85%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.04%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            325594                       # Class of committed instruction
system.cpu.commit.refs                          37821                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      199602                       # Number of Instructions Simulated
system.cpu.committedOps                        325594                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.602158                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.602158                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           18                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2761                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 332687                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    25931                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     88971                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    294                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   568                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       25888                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       12679                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       13316                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     25489                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         92238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    21                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         204790                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.110789                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              25993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              12708                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.703857                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             118525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.821843                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.701125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    28425     23.98%     23.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      323      0.27%     24.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12414     10.47%     34.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      144      0.12%     34.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    77219     65.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               118525                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      423                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     19253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3862400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3861200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      131117600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  312                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12939                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.728576                       # Inst execution rate
system.cpu.iew.exec_refs                        38563                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      12679                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1881                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 25984                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                12707                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              329503                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25884                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               150                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                327953                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   102                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    294                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   118                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               45                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          768                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          103                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            209                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    744594                       # num instructions consuming a value
system.cpu.iew.wb_count                        327487                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.387043                       # average fanout of values written-back
system.cpu.iew.wb_producers                    288190                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.724699                       # insts written-back per cycle
system.cpu.iew.wb_sent                         327708                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   625767                       # number of integer regfile reads
system.cpu.int_regfile_writes                  301482                       # number of integer regfile writes
system.cpu.ipc                               1.660693                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.660693                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               309      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                288799     88.02%     88.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.02%     88.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  36      0.01%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   37      0.01%     88.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.02%     88.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.02%     88.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.01%     88.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 23      0.01%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25721      7.84%     96.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12619      3.85%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             212      0.06%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 328103                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     604                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1218                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1084                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 327190                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             773572                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       326929                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            332328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     329482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    328103                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7870                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        118525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.768218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.198149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3387      2.86%      2.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14832     12.51%     15.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               37176     31.37%     46.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               13601     11.48%     58.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               49529     41.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          118525                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.729824                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       25489                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                25984                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               12707                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   64503                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           120192                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2154                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                499321                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     61                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    26241                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1435813                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 331590                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              508266                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     89214                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    294                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8944                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1073                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           632611                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       370                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       385228                       # The number of ROB reads
system.cpu.rob.rob_writes                      660169                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            138                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            71                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34805                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              74495                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          129                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                104                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019231                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.138000                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      102     98.08%     98.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  104                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               51600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69984                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        48076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        25462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25462                       # number of overall hits
system.cpu.icache.overall_hits::total           25462                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1221200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1221200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1221200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1221200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        25489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        25489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        25489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        25489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001059                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45229.629630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45229.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45229.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45229.629630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1194800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1194800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1194800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1194800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45953.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45953.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25462                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1221200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1221200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        25489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        25489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45229.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45229.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1194800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1194800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.153846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             51004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            51004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        38379                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38379                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38379                       # number of overall hits
system.cpu.dcache.overall_hits::total           38379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           65                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           65                       # number of overall misses
system.cpu.dcache.overall_misses::total            65                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2815200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2815200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2815200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2815200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        38444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        38444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        38444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        38444                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001691                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001691                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001691                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43310.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43310.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43310.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43310.769231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1041600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1041600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1041600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1528383                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        37200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        37200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        37200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35543.790698                       # average overall mshr miss latency
system.cpu.dcache.replacements                     43                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2815200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2815200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        25839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        25839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43310.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43310.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1041600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1041600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        37200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        37200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        12605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                43                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.581395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.241031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.758969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             76931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            76931                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1070400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       890000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       397995                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2358395                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1070400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       890000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       397995                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2358395                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.576923                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.507246                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.576923                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.507246                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        71360                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63571.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67382.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        71360                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63571.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67382.714286                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       950400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       778000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2078395                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       950400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       778000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2078395                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.507246                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.507246                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        63360                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55571.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59382.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        63360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55571.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59382.714286                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1070400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       890000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       397995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2358395                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.576923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.507246                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        71360                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63571.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67382.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       950400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       778000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2078395                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.507246                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        63360                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55571.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59382.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    124                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.542857                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           34                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   927.310046                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1955.286300                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1009.403654                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1181                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2295                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288330                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711670                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1139                       # Number of tag accesses
system.l2cache.tags.data_accesses                1139                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     48076800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           19968051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           18636848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7987220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               46592119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      19968051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          19968051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5324814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5324814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5324814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          19968051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          18636848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7987220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              51916933                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1219482800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2292738                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  3998578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.05                       # Real time elapsed on the host
host_tick_rate                               85264271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2400783                       # Number of instructions simulated
sim_ops                                       4187257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    89288800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35490                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2298                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             33846                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14823                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            20667                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39428                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2584                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1864                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    177711                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   100028                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2345                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      30900                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46101                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44076                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151960                       # Number of instructions committed
system.cpu.commit.committedOps                 302018                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       173656                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.739174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.660410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        65394     37.66%     37.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25651     14.77%     52.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17567     10.12%     62.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18943     10.91%     73.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46101     26.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       173656                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2267                       # Number of function calls committed.
system.cpu.commit.int_insts                    292610                       # Number of committed integer instructions.
system.cpu.commit.loads                         40551                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1384      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           224365     74.29%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             973      0.32%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.11%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            591      0.20%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.11%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.06%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1801      0.60%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1920      0.64%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3733      1.24%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.04%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           38201     12.65%     90.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24527      8.12%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2350      0.78%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1206      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            302018                       # Class of committed instruction
system.cpu.commit.refs                          66284                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151960                       # Number of Instructions Simulated
system.cpu.committedOps                        302018                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.468952                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.468952                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          128                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          288                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          523                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            57                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 29069                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 364170                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    54474                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     97512                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2363                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2783                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       44478                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           118                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27531                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       39428                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27702                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        127097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   703                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         189497                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           288                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4726                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176631                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              56397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17407                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.848917                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             186201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.024017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.907358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    81216     43.62%     43.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8592      4.61%     48.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5174      2.78%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6942      3.73%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    84277     45.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               186201                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21490                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    11618                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16361200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16361200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16360800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16360800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16360800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16360800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       280800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       106800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7311600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7338000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7334000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      131720000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2863                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    32781                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.468081                       # Inst execution rate
system.cpu.iew.exec_refs                        71947                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27497                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18923                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 46823                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                58                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                29360                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              346080                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 44450                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3514                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                327708                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     78                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   282                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2363                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   403                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2756                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6274                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3627                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2536                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            327                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    370966                       # num instructions consuming a value
system.cpu.iew.wb_count                        326302                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.615652                       # average fanout of values written-back
system.cpu.iew.wb_producers                    228386                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.461782                       # insts written-back per cycle
system.cpu.iew.wb_sent                         326996                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   487721                       # number of integer regfile reads
system.cpu.int_regfile_writes                  255428                       # number of integer regfile writes
system.cpu.ipc                               0.680757                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.680757                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1922      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                245412     74.09%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  978      0.30%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   425      0.13%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 699      0.21%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 372      0.11%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  208      0.06%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1967      0.59%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2031      0.61%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3768      1.14%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                213      0.06%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                42459     12.82%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26368      7.96%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2750      0.83%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1647      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 331219                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14862                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               29785                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14512                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              17492                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 314435                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             819740                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       311790                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            372678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     345422                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    331219                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 658                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           44072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               883                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            464                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        186201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.778825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.616328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               68325     36.69%     36.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20199     10.85%     47.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25208     13.54%     61.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29272     15.72%     76.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43197     23.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          186201                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.483810                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27752                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            97                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              883                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                46823                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               29360                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  140699                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           223222                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   21756                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                340915                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    738                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    56524                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    381                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    71                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                919601                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 358122                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              403660                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     98060                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1632                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2363                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3501                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    62769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             23508                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           540188                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3997                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                258                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4607                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            278                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       473649                       # The number of ROB reads
system.cpu.rob.rob_writes                      704826                       # The number of ROB writes
system.cpu.timesIdled                             655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3688                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               70                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           34                       # Transaction distribution
system.membus.trans_dist::CleanEvict              559                       # Transaction distribution
system.membus.trans_dist::ReadExReq                24                       # Transaction distribution
system.membus.trans_dist::ReadExResp               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        42816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        42816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 635                       # Request fanout histogram
system.membus.reqLayer2.occupancy              546063                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1369937                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1809                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           143                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2343                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 34                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                34                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1810                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4277                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        91136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   124800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               648                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2491                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032517                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.177404                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2410     96.75%     96.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                       81      3.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2491                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              501997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1588319                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1711200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        89288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26119                       # number of overall hits
system.cpu.icache.overall_hits::total           26119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1583                       # number of overall misses
system.cpu.icache.overall_misses::total          1583                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44826400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44826400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44826400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44826400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27702                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27702                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27702                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27702                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28317.372078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28317.372078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28317.372078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28317.372078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36883600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36883600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36883600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36883600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051513                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051513                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25846.951647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25846.951647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25846.951647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25846.951647                       # average overall mshr miss latency
system.cpu.icache.replacements                   1426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1583                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44826400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44826400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28317.372078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28317.372078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36883600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36883600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25846.951647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25846.951647                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1682                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.247919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             56830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            56830                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        66785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            66785                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        66785                       # number of overall hits
system.cpu.dcache.overall_hits::total           66785                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          663                       # number of overall misses
system.cpu.dcache.overall_misses::total           663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28356000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28356000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        67448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        67448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        67448                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        67448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42769.230769                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42769.230769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42769.230769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42769.230769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                46                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.dcache.writebacks::total               109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          338                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           80                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13907200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13907200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13907200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4335917                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18243117                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41145.562130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41145.562130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41145.562130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54198.962500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43643.820574                       # average overall mshr miss latency
system.cpu.dcache.replacements                    417                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26553600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26553600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        41681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        41681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42282.802548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42282.802548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12132800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12132800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40042.244224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40042.244224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1802400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1802400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51497.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51497.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1774400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1774400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50697.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50697.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           80                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           80                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4335917                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4335917                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54198.962500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54198.962500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1441                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.317835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.818723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   199.181277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            135313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           135313                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1028                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             160                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1207                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1028                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            160                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           19                       # number of overall hits
system.l2cache.overall_hits::total               1207                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           397                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           177                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               635                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          397                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          177                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           61                       # number of overall misses
system.l2cache.overall_misses::total              635                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26526800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12131200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4129136                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42787136                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26526800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12131200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4129136                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42787136                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1425                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          337                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           80                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1842                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1425                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          337                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           80                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1842                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.278596                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.525223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.762500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.344734                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.278596                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.525223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.762500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.344734                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66818.136020                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68537.853107                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67690.754098                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67381.316535                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66818.136020                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68537.853107                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67690.754098                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67381.316535                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             34                       # number of writebacks
system.l2cache.writebacks::total                   34                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          636                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23358800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10666800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3641136                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37666736                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23358800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10666800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3641136                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37789933                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.278596                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.522255                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.762500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.344191                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.278596                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.522255                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.762500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.345277                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58838.287154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60606.818182                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59690.754098                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59411.255521                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58838.287154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60606.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59690.754098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59418.133648                       # average overall mshr miss latency
system.l2cache.replacements                       643                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          109                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          109                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          109                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          109                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           24                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             24                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1640000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1640000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.705882                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.705882                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.705882                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1028                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          150                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1197                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          611                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26526800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10491200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4129136                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41147136                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1425                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          303                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1808                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.278596                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.504950                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.762500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.337942                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66818.136020                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68569.934641                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67690.754098                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67343.921440                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          397                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          610                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23358800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9218800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3641136                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36218736                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.278596                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.501650                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.762500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.337389                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58838.287154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60650                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59690.754098                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59374.977049                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16213                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4739                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.421186                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.967535                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1107.871856                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1855.944736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.272455                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   153.943419                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270477                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230047                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037584                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1032                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3064                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           53                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2362                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251953                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                30067                       # Number of tag accesses
system.l2cache.tags.data_accesses               30067                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     89288800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2176                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           61                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  635                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            34                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  34                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          283842990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          126152440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     43723289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1433550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              455152270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     283842990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         283842990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24370358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24370358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24370358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         283842990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         126152440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     43723289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1433550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             479522628                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
