
---------- Begin Simulation Statistics ----------
simSeconds                                   0.029043                       # Number of seconds simulated (Second)
simTicks                                  29043458001                       # Number of ticks simulated (Tick)
finalTick                                20119954232501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2504.22                       # Real time elapsed on the host (Second)
hostTickRate                                 11597818                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   12003592                       # Number of bytes of host memory used (Byte)
simInsts                                  10128415138                       # Number of instructions simulated (Count)
simOps                                    10250791526                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4044543                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4093411                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu10.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu10.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu10.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu10.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu10.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu10.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu10.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu10.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu11.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu11.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu11.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu11.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu11.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu11.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu11.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu11.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu12.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu12.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu12.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu12.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu12.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu12.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu12.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu12.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu13.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu13.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu13.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu13.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu13.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu13.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu13.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu13.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu14.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu14.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu14.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu14.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu14.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu14.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu14.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu14.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu15.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu15.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu15.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu15.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu15.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu15.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu15.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu15.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu16.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu16.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu16.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu16.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu16.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu16.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu16.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu16.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu16.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu16.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu16.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu16.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu16.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu16.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu16.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu16.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu16.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu16.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu16.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu16.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu16.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu16.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu16.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu16.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu16.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu16.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu16.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu16.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu16.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu16.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu16.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu16.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu17.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu17.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu17.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu17.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu17.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu17.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu17.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu17.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu17.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu17.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu17.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu17.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu17.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu17.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu17.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu17.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu17.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu17.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu17.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu17.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu17.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu17.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu17.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu17.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu17.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu17.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu17.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu17.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu17.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu17.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu17.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu17.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu18.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu18.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu18.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu18.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu18.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu18.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu18.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu18.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu18.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu18.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu18.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu18.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu18.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu18.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu18.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu18.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu18.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu18.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu18.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu18.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu18.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu18.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu18.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu18.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu18.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu18.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu18.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu18.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu18.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu18.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu18.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu18.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu19.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu19.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu19.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu19.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu19.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu19.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu19.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu19.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu19.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu19.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu19.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu19.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu19.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu19.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu19.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu19.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu19.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu19.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu19.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu19.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu19.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu19.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu19.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu19.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu19.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu19.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu19.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu19.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu19.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu19.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu19.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu19.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu20.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu20.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu20.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu20.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu20.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu20.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu20.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu20.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu20.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu20.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu20.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu20.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu20.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu20.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu20.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu20.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu20.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu20.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu20.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu20.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu20.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu20.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu20.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu20.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu20.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu20.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu20.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu20.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu20.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu20.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu20.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu20.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu21.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu21.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu21.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu21.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu21.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu21.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu21.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu21.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu21.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu21.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu21.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu21.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu21.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu21.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu21.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu21.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu21.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu21.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu21.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu21.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu21.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu21.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu21.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu21.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu21.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu21.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu21.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu21.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu21.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu21.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu21.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu21.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu22.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu22.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu22.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu22.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu22.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu22.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu22.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu22.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu22.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu22.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu22.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu22.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu22.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu22.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu22.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu22.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu22.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu22.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu22.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu22.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu22.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu22.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu22.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu22.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu22.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu22.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu22.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu22.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu22.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu22.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu22.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu22.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu23.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu23.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu23.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu23.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu23.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu23.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu23.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu23.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu23.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu23.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu23.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu23.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu23.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu23.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu23.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu23.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu23.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu23.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu23.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu23.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu23.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu23.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu23.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu23.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu23.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu23.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu23.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu23.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu23.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu23.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu23.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu23.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu24.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu24.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu24.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu24.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu24.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu24.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu24.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu24.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu24.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu24.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu24.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu24.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu24.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu24.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu24.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu24.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu24.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu24.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu24.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu24.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu24.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu24.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu24.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu24.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu24.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu24.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu24.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu24.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu24.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu24.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu24.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu24.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu25.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu25.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu25.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu25.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu25.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu25.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu25.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu25.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu25.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu25.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu25.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu25.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu25.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu25.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu25.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu25.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu25.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu25.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu25.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu25.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu25.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu25.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu25.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu25.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu25.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu25.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu25.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu25.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu25.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu25.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu25.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu25.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu26.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu26.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu26.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu26.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu26.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu26.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu26.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu26.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu26.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu26.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu26.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu26.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu26.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu26.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu26.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu26.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu26.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu26.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu26.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu26.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu26.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu26.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu26.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu26.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu26.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu26.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu26.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu26.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu26.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu26.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu26.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu26.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu4.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu4.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu4.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu4.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu4.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu4.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu4.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu4.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu5.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu5.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu5.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu5.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu5.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu5.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu5.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu5.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu6.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu6.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu6.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu6.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu6.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu6.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu6.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu6.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu7.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu7.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu7.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu7.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu7.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu7.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu7.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu7.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu8.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu8.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu8.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu8.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu8.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu8.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu8.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu8.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu9.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu9.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu9.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu9.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu9.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu9.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu9.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu9.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON 20090910774500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF  29043458001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1905                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1905                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 3309                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                3309                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          986                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1012                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          530                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          324                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          924                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          782                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1014                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          196                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          236                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port          124                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::total          142                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         3948                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          186                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         4168                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::total           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::total           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          114                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           98                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          140                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::total           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::total           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           76                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::total           78                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::total           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          168                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          196                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          122                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          120                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          158                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          312                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          392                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          344                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          434                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           92                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::total           98                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::total           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          138                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          156                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::total           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::total           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           92                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::total           92                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          122                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          124                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    10428                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port         1972                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2024                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          173                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          298                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          648                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         1086                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1564                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         2028                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          472                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port          248                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::total          284                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         1974                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          372                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         2414                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          228                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          280                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::total          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          156                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          336                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          240                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          268                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          624                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          688                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          868                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::total          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          276                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          312                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          244                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          248                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     14073                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy              137975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              397958                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              766422                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy              227978                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer19.occupancy              140983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               535000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer20.occupancy             1279978                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer21.occupancy              129977                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer22.occupancy              128477                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer23.occupancy              182472                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer24.occupancy              157474                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer25.occupancy              258445                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer26.occupancy               96485                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer27.occupancy               91985                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer28.occupancy              103984                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer29.occupancy               94985                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer30.occupancy              210976                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer31.occupancy              142975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer31.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer32.occupancy              210964                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer32.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer33.occupancy              310982                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer33.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer34.occupancy              341982                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer34.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer35.occupancy              124482                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer35.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer36.occupancy              135976                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer36.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer37.occupancy              181976                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer37.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer38.occupancy              134976                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer38.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer39.occupancy              140476                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer39.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer40.occupancy              155474                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer40.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer41.occupancy              227958                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer41.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              2623000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              687487                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer11.occupancy             111000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer13.occupancy            3627500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer15.occupancy              66500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer17.occupancy              66500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer19.occupancy              86500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer21.occupancy              77500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer23.occupancy             106000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer25.occupancy              51000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer27.occupancy              51000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer29.occupancy              59000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy               65500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer31.occupancy              51000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer33.occupancy             154500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer33.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer35.occupancy              87000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer35.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer37.occupancy             115000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer37.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer39.occupancy             314000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer39.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer41.occupancy             348000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer41.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer43.occupancy              75000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer43.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer45.occupancy              63000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer45.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer47.occupancy             122000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer47.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer49.occupancy              63000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer49.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy              674000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer51.occupancy              68000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer51.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer53.occupancy              69000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer53.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer55.occupancy              93500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer55.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy              818500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy              187000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls0.bytesRead::ruby.dir_cntrl0        54656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesRead::total              54656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesWritten::ruby.dir_cntrl0         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.numReads::ruby.dir_cntrl0          854                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numReads::total                 854                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::ruby.dir_cntrl0           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.bwRead::ruby.dir_cntrl0      1881870                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwRead::total               1881870                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::ruby.dir_cntrl0       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::ruby.dir_cntrl0      2075786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::total              2075786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.bytesRead::ruby.dir_cntrl1        54592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesRead::total              54592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesWritten::ruby.dir_cntrl1         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.numReads::ruby.dir_cntrl1          853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numReads::total                 853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::ruby.dir_cntrl1           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.bwRead::ruby.dir_cntrl1      1879666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwRead::total               1879666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::ruby.dir_cntrl1       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::ruby.dir_cntrl1      2073582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::total              2073582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.bytesRead::ruby.dir_cntrl10        61120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesRead::total             61120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesWritten::ruby.dir_cntrl10         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.numReads::ruby.dir_cntrl10          955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numReads::total                955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::ruby.dir_cntrl10           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.bwRead::ruby.dir_cntrl10      2104433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwRead::total              2104433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::ruby.dir_cntrl10       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::ruby.dir_cntrl10      2298349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::total             2298349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.bytesRead::ruby.dir_cntrl11        63040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesRead::total             63040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesWritten::ruby.dir_cntrl11         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.numReads::ruby.dir_cntrl11          985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numReads::total                985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::ruby.dir_cntrl11           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.bwRead::ruby.dir_cntrl11      2170540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwRead::total              2170540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::ruby.dir_cntrl11       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::ruby.dir_cntrl11      2364457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::total             2364457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.bytesRead::ruby.dir_cntrl12        60160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesRead::total             60160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesWritten::ruby.dir_cntrl12         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.numReads::ruby.dir_cntrl12          940                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numReads::total                940                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::ruby.dir_cntrl12           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.bwRead::ruby.dir_cntrl12      2071379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwRead::total              2071379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::ruby.dir_cntrl12       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::ruby.dir_cntrl12      2265295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::total             2265295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.bytesRead::ruby.dir_cntrl13        59968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesRead::total             59968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesWritten::ruby.dir_cntrl13         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.numReads::ruby.dir_cntrl13          937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numReads::total                937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::ruby.dir_cntrl13           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.bwRead::ruby.dir_cntrl13      2064768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwRead::total              2064768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::ruby.dir_cntrl13       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::ruby.dir_cntrl13      2258684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::total             2258684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.bytesRead::ruby.dir_cntrl14        57664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesRead::total             57664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesWritten::ruby.dir_cntrl14         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.numReads::ruby.dir_cntrl14          901                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numReads::total                901                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::ruby.dir_cntrl14           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.bwRead::ruby.dir_cntrl14      1985439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwRead::total              1985439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::ruby.dir_cntrl14       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::ruby.dir_cntrl14      2179355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::total             2179355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.bytesRead::ruby.dir_cntrl15        57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesRead::total             57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesWritten::ruby.dir_cntrl15         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.numReads::ruby.dir_cntrl15          892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numReads::total                892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::ruby.dir_cntrl15           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.bwRead::ruby.dir_cntrl15      1965606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwRead::total              1965606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::ruby.dir_cntrl15       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::ruby.dir_cntrl15      2159522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::total             2159522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls16.bytesRead::ruby.dir_cntrl16        54784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesRead::total             54784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesWritten::ruby.dir_cntrl16         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.numReads::ruby.dir_cntrl16          856                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numReads::total                856                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::ruby.dir_cntrl16           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.bwRead::ruby.dir_cntrl16      1886277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwRead::total              1886277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::ruby.dir_cntrl16       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::ruby.dir_cntrl16      2080193                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::total             2080193                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls17.bytesRead::ruby.dir_cntrl17        56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesRead::total             56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesWritten::ruby.dir_cntrl17         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.numReads::ruby.dir_cntrl17          881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numReads::total                881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::ruby.dir_cntrl17           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.bwRead::ruby.dir_cntrl17      1941367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwRead::total              1941367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::ruby.dir_cntrl17       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::ruby.dir_cntrl17      2135283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::total             2135283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls18.bytesRead::ruby.dir_cntrl18        57920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesRead::total             57920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesWritten::ruby.dir_cntrl18         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.numReads::ruby.dir_cntrl18          905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numReads::total                905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::ruby.dir_cntrl18           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.bwRead::ruby.dir_cntrl18      1994253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwRead::total              1994253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::ruby.dir_cntrl18       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::ruby.dir_cntrl18      2188169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::total             2188169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls19.bytesRead::ruby.dir_cntrl19        58112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesRead::total             58112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesWritten::ruby.dir_cntrl19         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.numReads::ruby.dir_cntrl19          908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numReads::total                908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::ruby.dir_cntrl19           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.bwRead::ruby.dir_cntrl19      2000864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwRead::total              2000864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::ruby.dir_cntrl19       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::ruby.dir_cntrl19      2194780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::total             2194780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.bytesRead::ruby.dir_cntrl2        52992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesRead::total              52992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesWritten::ruby.dir_cntrl2         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.numReads::ruby.dir_cntrl2          828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numReads::total                 828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::ruby.dir_cntrl2           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.bwRead::ruby.dir_cntrl2      1824576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwRead::total               1824576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::ruby.dir_cntrl2       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::ruby.dir_cntrl2      2018492                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::total              2018492                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls20.bytesRead::ruby.dir_cntrl20        58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesRead::total             58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesWritten::ruby.dir_cntrl20         5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.bytesWritten::total           5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.numReads::ruby.dir_cntrl20          911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numReads::total                911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::ruby.dir_cntrl20           89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::total                89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.bwRead::ruby.dir_cntrl20      2007474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwRead::total              2007474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::ruby.dir_cntrl20       196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::total              196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::ruby.dir_cntrl20      2203594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::total             2203594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls21.bytesRead::ruby.dir_cntrl21        60160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesRead::total             60160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesWritten::ruby.dir_cntrl21         6464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.bytesWritten::total           6464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.numReads::ruby.dir_cntrl21          940                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numReads::total                940                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::ruby.dir_cntrl21          101                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::total               101                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.bwRead::ruby.dir_cntrl21      2071379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwRead::total              2071379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::ruby.dir_cntrl21       222563                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::total              222563                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::ruby.dir_cntrl21      2293942                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::total             2293942                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls22.bytesRead::ruby.dir_cntrl22        58048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesRead::total             58048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesWritten::ruby.dir_cntrl22         5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.bytesWritten::total           5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.numReads::ruby.dir_cntrl22          907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numReads::total                907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::ruby.dir_cntrl22           89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::total                89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.bwRead::ruby.dir_cntrl22      1998660                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwRead::total              1998660                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::ruby.dir_cntrl22       196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::total              196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::ruby.dir_cntrl22      2194780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::total             2194780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls23.bytesRead::ruby.dir_cntrl23        57280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesRead::total             57280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesWritten::ruby.dir_cntrl23         5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.bytesWritten::total           5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.numReads::ruby.dir_cntrl23          895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numReads::total                895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::ruby.dir_cntrl23           89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::total                89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.bwRead::ruby.dir_cntrl23      1972217                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwRead::total              1972217                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::ruby.dir_cntrl23       196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::total              196120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::ruby.dir_cntrl23      2168337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::total             2168337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls24.bytesRead::ruby.dir_cntrl24        60864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesRead::total             60864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesWritten::ruby.dir_cntrl24         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.numReads::ruby.dir_cntrl24          951                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numReads::total                951                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::ruby.dir_cntrl24           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.bwRead::ruby.dir_cntrl24      2095618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwRead::total              2095618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::ruby.dir_cntrl24       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::ruby.dir_cntrl24      2289535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::total             2289535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls25.bytesRead::ruby.dir_cntrl25        60800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesRead::total             60800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesWritten::ruby.dir_cntrl25         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.numReads::ruby.dir_cntrl25          950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numReads::total                950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::ruby.dir_cntrl25           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.bwRead::ruby.dir_cntrl25      2093415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwRead::total              2093415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::ruby.dir_cntrl25       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::ruby.dir_cntrl25      2287331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::total             2287331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls26.bytesRead::ruby.dir_cntrl26        59648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesRead::total             59648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesWritten::ruby.dir_cntrl26         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.numReads::ruby.dir_cntrl26          932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numReads::total                932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::ruby.dir_cntrl26           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.bwRead::ruby.dir_cntrl26      2053750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwRead::total              2053750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::ruby.dir_cntrl26       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::ruby.dir_cntrl26      2247666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::total             2247666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls27.bytesRead::ruby.dir_cntrl27        58496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesRead::total             58496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesWritten::ruby.dir_cntrl27         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.numReads::ruby.dir_cntrl27          914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numReads::total                914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::ruby.dir_cntrl27           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.bwRead::ruby.dir_cntrl27      2014085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwRead::total              2014085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::ruby.dir_cntrl27       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::ruby.dir_cntrl27      2208002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::total             2208002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls28.bytesRead::ruby.dir_cntrl28        59456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesRead::total             59456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesWritten::ruby.dir_cntrl28         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.numReads::ruby.dir_cntrl28          929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numReads::total                929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::ruby.dir_cntrl28           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.bwRead::ruby.dir_cntrl28      2047139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwRead::total              2047139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::ruby.dir_cntrl28       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::ruby.dir_cntrl28      2241055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::total             2241055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls29.bytesRead::ruby.dir_cntrl29        59712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesRead::total             59712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesWritten::ruby.dir_cntrl29         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.numReads::ruby.dir_cntrl29          933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numReads::total                933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::ruby.dir_cntrl29           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.bwRead::ruby.dir_cntrl29      2055954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwRead::total              2055954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::ruby.dir_cntrl29       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::ruby.dir_cntrl29      2249870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::total             2249870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.bytesRead::ruby.dir_cntrl3        53888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesRead::total              53888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesWritten::ruby.dir_cntrl3         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.numReads::ruby.dir_cntrl3          842                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numReads::total                 842                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::ruby.dir_cntrl3           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.bwRead::ruby.dir_cntrl3      1855426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwRead::total               1855426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::ruby.dir_cntrl3       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::ruby.dir_cntrl3      2049343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::total              2049343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls30.bytesRead::ruby.dir_cntrl30        59072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesRead::total             59072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesWritten::ruby.dir_cntrl30         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.numReads::ruby.dir_cntrl30          923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numReads::total                923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::ruby.dir_cntrl30           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.bwRead::ruby.dir_cntrl30      2033918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwRead::total              2033918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::ruby.dir_cntrl30       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::ruby.dir_cntrl30      2227834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::total             2227834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls31.bytesRead::ruby.dir_cntrl31        57984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesRead::total             57984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesWritten::ruby.dir_cntrl31         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.numReads::ruby.dir_cntrl31          906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numReads::total                906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::ruby.dir_cntrl31           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.bwRead::ruby.dir_cntrl31      1996456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwRead::total              1996456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::ruby.dir_cntrl31       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::total              193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::ruby.dir_cntrl31      2190373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::total             2190373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.bytesRead::ruby.dir_cntrl4        57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesRead::total              57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesWritten::ruby.dir_cntrl4         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.numReads::ruby.dir_cntrl4          892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numReads::total                 892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::ruby.dir_cntrl4           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.bwRead::ruby.dir_cntrl4      1965606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwRead::total               1965606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::ruby.dir_cntrl4       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::ruby.dir_cntrl4      2159522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::total              2159522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.bytesRead::ruby.dir_cntrl5        56576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesRead::total              56576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesWritten::ruby.dir_cntrl5         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.numReads::ruby.dir_cntrl5          884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numReads::total                 884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::ruby.dir_cntrl5           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.bwRead::ruby.dir_cntrl5      1947977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwRead::total               1947977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::ruby.dir_cntrl5       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::ruby.dir_cntrl5      2141894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::total              2141894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.bytesRead::ruby.dir_cntrl6        56512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesRead::total              56512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesWritten::ruby.dir_cntrl6         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.numReads::ruby.dir_cntrl6          883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numReads::total                 883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::ruby.dir_cntrl6           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.bwRead::ruby.dir_cntrl6      1945774                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwRead::total               1945774                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::ruby.dir_cntrl6       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::ruby.dir_cntrl6      2139690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::total              2139690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.bytesRead::ruby.dir_cntrl7        56192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesRead::total              56192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesWritten::ruby.dir_cntrl7         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.numReads::ruby.dir_cntrl7          878                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numReads::total                 878                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::ruby.dir_cntrl7           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.bwRead::ruby.dir_cntrl7      1934756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwRead::total               1934756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::ruby.dir_cntrl7       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::ruby.dir_cntrl7      2128672                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::total              2128672                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.bytesRead::ruby.dir_cntrl8        62592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesRead::total              62592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesWritten::ruby.dir_cntrl8         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.numReads::ruby.dir_cntrl8          978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numReads::total                 978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::ruby.dir_cntrl8           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.bwRead::ruby.dir_cntrl8      2155115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwRead::total               2155115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::ruby.dir_cntrl8       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::ruby.dir_cntrl8      2349032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::total              2349032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.bytesRead::ruby.dir_cntrl9        62272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesRead::total              62272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesWritten::ruby.dir_cntrl9         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.numReads::ruby.dir_cntrl9          973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numReads::total                 973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::ruby.dir_cntrl9           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.bwRead::ruby.dir_cntrl9      2144097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwRead::total               2144097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::ruby.dir_cntrl9       193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::total               193916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::ruby.dir_cntrl9      2338014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::total              2338014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           44                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       180224                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           44                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            64                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            639                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           8416074                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            32.578101                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           29.448076                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           13.584090                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |     8287224     98.47%     98.47% |      125519      1.49%     99.96% |        2256      0.03%     99.99% |         967      0.01%    100.00% |          97      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             8416074                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    263380851                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.000551                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |   263380771    100.00%    100.00% |          80      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    263380851                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      263380851                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.596353                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.032516                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         7.382534                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   261865566     99.42%     99.42% |     1451193      0.55%     99.98% |       42454      0.02%     99.99% |       16672      0.01%    100.00% |        4661      0.00%    100.00% |         287      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        263380851                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    261439286                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |   261439286    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     261439286                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      1941565                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     81.897667                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    76.765190                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    29.953189                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |      426280     21.96%     21.96% |     1451193     74.74%     96.70% |       42454      2.19%     98.89% |       16672      0.86%     99.74% |        4661      0.24%     99.98% |         287      0.01%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      1941565                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           64                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          639                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       4915511                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        31.481589                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       28.279478                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       13.321480                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     4834453     98.35%     98.35% |       80855      1.64%    100.00% |         121      0.00%    100.00% |          58      0.00%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         4915511                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples       3469637                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        34.002231                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       31.135479                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       13.195318                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |     3427020     98.77%     98.77% |       41725      1.20%     99.97% |         607      0.02%     99.99% |         201      0.01%    100.00% |          76      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total         3469637                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples         30926                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        47.086917                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       35.423710                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev       42.971256                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |       12075     39.04%     39.04% |       13676     44.22%     83.27% |        1804      5.83%     89.10% |        1135      3.67%     92.77% |         751      2.43%     95.20% |         777      2.51%     97.71% |         512      1.66%     99.37% |         196      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total           30926                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |         854      2.94%      2.94% |         853      2.93%      5.87% |         828      2.85%      8.71% |         842      2.89%     11.61% |         892      3.07%     14.68% |         884      3.04%     17.71% |         883      3.04%     20.75% |         878      3.02%     23.77% |         978      3.36%     27.13% |         973      3.34%     30.48% |         955      3.28%     33.76% |         985      3.39%     37.14% |         940      3.23%     40.38% |         937      3.22%     43.60% |         901      3.10%     46.69% |         892      3.07%     49.76% |         856      2.94%     52.70% |         881      3.03%     55.73% |         905      3.11%     58.84% |         908      3.12%     61.97% |         904      3.11%     65.07% |         933      3.21%     68.28% |         901      3.10%     71.38% |         888      3.05%     74.43% |         951      3.27%     77.70% |         950      3.27%     80.97% |         932      3.20%     84.17% |         914      3.14%     87.31% |         929      3.19%     90.51% |         933      3.21%     93.71% |         923      3.17%     96.89% |         906      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        29089                       (Unspecified)
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |          13     81.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total           16                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |         854      2.93%      2.93% |         853      2.93%      5.86% |         828      2.84%      8.71% |         842      2.89%     11.60% |         892      3.06%     14.66% |         884      3.04%     17.70% |         883      3.03%     20.73% |         878      3.02%     23.75% |         978      3.36%     27.11% |         973      3.34%     30.45% |         955      3.28%     33.73% |         985      3.38%     37.11% |         940      3.23%     40.34% |         937      3.22%     43.56% |         901      3.09%     46.65% |         892      3.06%     49.71% |         856      2.94%     52.65% |         881      3.03%     55.68% |         905      3.11%     58.79% |         908      3.12%     61.91% |         911      3.13%     65.04% |         940      3.23%     68.26% |         907      3.12%     71.38% |         895      3.07%     74.45% |         951      3.27%     77.72% |         950      3.26%     80.98% |         932      3.20%     84.18% |         914      3.14%     87.32% |         929      3.19%     90.51% |         933      3.20%     93.72% |         923      3.17%     96.89% |         906      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        29116                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |          88      3.11%      3.11% |          88      3.11%      6.21% |          88      3.11%      9.32% |          88      3.11%     12.43% |          88      3.11%     15.54% |          88      3.11%     18.64% |          88      3.11%     21.75% |          88      3.11%     24.86% |          88      3.11%     27.97% |          88      3.11%     31.07% |          88      3.11%     34.18% |          88      3.11%     37.29% |          88      3.11%     40.40% |          88      3.11%     43.50% |          88      3.11%     46.61% |          88      3.11%     49.72% |          88      3.11%     52.82% |          88      3.11%     55.93% |          88      3.11%     59.04% |          88      3.11%     62.15% |          89      3.14%     65.29% |         101      3.57%     68.86% |          89      3.14%     72.00% |          89      3.14%     75.14% |          88      3.11%     78.25% |          88      3.11%     81.36% |          88      3.11%     84.46% |          88      3.11%     87.57% |          88      3.11%     90.68% |          88      3.11%     93.79% |          88      3.11%     96.89% |          88      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total         2832                       (Unspecified)
system.ruby.Directory_Controller.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     18.60%     18.60% |          20     46.51%     65.12% |           7     16.28%     81.40% |           8     18.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ::total           43                       (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE::total         2816                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |         854      2.94%      2.94% |         853      2.93%      5.87% |         828      2.85%      8.71% |         842      2.89%     11.61% |         892      3.07%     14.68% |         884      3.04%     17.71% |         883      3.04%     20.75% |         878      3.02%     23.77% |         978      3.36%     27.13% |         973      3.34%     30.48% |         955      3.28%     33.76% |         985      3.39%     37.14% |         940      3.23%     40.38% |         937      3.22%     43.60% |         901      3.10%     46.69% |         892      3.07%     49.76% |         856      2.94%     52.70% |         881      3.03%     55.73% |         905      3.11%     58.84% |         908      3.12%     61.97% |         904      3.11%     65.07% |         933      3.21%     68.28% |         901      3.10%     71.38% |         888      3.05%     74.43% |         951      3.27%     77.70% |         950      3.27%     80.97% |         932      3.20%     84.17% |         914      3.14%     87.31% |         929      3.19%     90.51% |         933      3.21%     93.71% |         923      3.17%     96.89% |         906      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        29089                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     25.93%     25.93% |           7     25.93%     51.85% |           6     22.22%     74.07% |           7     25.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ::total           27                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE::total         2816                       (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     25.93%     25.93% |           7     25.93%     51.85% |           6     22.22%     74.07% |           7     25.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data::total           27                       (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack::total         2816                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |          13     81.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ::total           16                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |         854      2.94%      2.94% |         853      2.93%      5.87% |         828      2.85%      8.71% |         842      2.89%     11.61% |         892      3.07%     14.68% |         884      3.04%     17.71% |         883      3.04%     20.75% |         878      3.02%     23.77% |         978      3.36%     27.13% |         973      3.34%     30.48% |         955      3.28%     33.76% |         985      3.39%     37.14% |         940      3.23%     40.38% |         937      3.22%     43.60% |         901      3.10%     46.69% |         892      3.07%     49.76% |         856      2.94%     52.70% |         881      3.03%     55.73% |         905      3.11%     58.84% |         908      3.12%     61.97% |         904      3.11%     65.07% |         933      3.21%     68.28% |         901      3.10%     71.38% |         888      3.05%     74.43% |         951      3.27%     77.70% |         950      3.27%     80.97% |         932      3.20%     84.17% |         914      3.14%     87.31% |         929      3.19%     90.51% |         933      3.21%     93.71% |         923      3.17%     96.89% |         906      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        29089                       (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |          13     81.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data::total           16                       (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |          13     81.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack::total           16                       (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          43    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           43                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.Data          |          43    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             43                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            2816                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          43    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           43                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          43    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           43                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         2816                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     1483268      3.70%      3.70% |     1512681      3.77%      7.47% |      483062      1.20%      8.67% |     1458212      3.64%     12.31% |     1466093      3.65%     15.96% |     1503825      3.75%     19.71% |     1461599      3.64%     23.35% |     1465298      3.65%     27.01% |     1488012      3.71%     30.72% |     1484913      3.70%     34.42% |     2884684      7.19%     41.61% |     1462319      3.65%     45.26% |     1453367      3.62%     48.88% |     1458068      3.63%     52.51% |     1461474      3.64%     56.16% |     1464721      3.65%     59.81% |     1484483      3.70%     63.51% |     1486267      3.71%     67.21% |     1465000      3.65%     70.87% |     1457573      3.63%     74.50% |     1460834      3.64%     78.14% |     1456107      3.63%     81.77% |     1456628      3.63%     85.40% |     1449016      3.61%     89.01% |     1463160      3.65%     92.66% |     1472509      3.67%     96.33% |     1471581      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     40114754                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |     7864776      3.68%      3.68% |     8449852      3.95%      7.62% |     1944459      0.91%      8.53% |     7814174      3.65%     12.18% |     7841511      3.66%     15.85% |     7986143      3.73%     19.58% |     7826856      3.66%     23.24% |     7791535      3.64%     26.88% |     7940798      3.71%     30.59% |     7914606      3.70%     34.29% |    15427585      7.21%     41.50% |     7825933      3.66%     45.15% |     7783304      3.64%     48.79% |     7789914      3.64%     52.43% |     7810055      3.65%     56.08% |     7831733      3.66%     59.74% |     7936826      3.71%     63.45% |     7960483      3.72%     67.17% |     7834659      3.66%     70.83% |     7798860      3.64%     74.48% |     7821044      3.65%     78.13% |     7774085      3.63%     81.76% |     7778465      3.63%     85.40% |     7750913      3.62%     89.02% |     7823311      3.66%     92.68% |     7817607      3.65%     96.33% |     7853516      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    213993003                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      334759      3.61%      3.61% |      356695      3.84%      7.45% |      417210      4.50%     11.95% |      324004      3.49%     15.44% |      324382      3.50%     18.94% |      356008      3.84%     22.77% |      326723      3.52%     26.30% |      323527      3.49%     29.78% |      336164      3.62%     33.41% |      334855      3.61%     37.01% |      632731      6.82%     43.83% |      324161      3.49%     47.33% |      319667      3.45%     50.77% |      325462      3.51%     54.28% |      320559      3.45%     57.74% |      322613      3.48%     61.21% |      334906      3.61%     64.82% |      335640      3.62%     68.44% |      324086      3.49%     71.93% |      326479      3.52%     75.45% |      322146      3.47%     78.92% |      323259      3.48%     82.41% |      324401      3.50%     85.90% |      322064      3.47%     89.38% |      325369      3.51%     92.88% |      326788      3.52%     96.40% |      333656      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      9278314                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |         286      1.72%      1.72% |         919      5.54%      7.26% |        1253      7.55%     14.81% |         515      3.10%     17.92% |         566      3.41%     21.33% |         365      2.20%     23.53% |         688      4.15%     27.67% |         605      3.65%     31.32% |         736      4.44%     35.75% |         819      4.94%     40.69% |         583      3.51%     44.20% |         572      3.45%     47.65% |         288      1.74%     49.39% |         595      3.59%     52.97% |         389      2.34%     55.32% |         397      2.39%     57.71% |         883      5.32%     63.03% |         856      5.16%     68.19% |         512      3.09%     71.27% |         695      4.19%     75.46% |         484      2.92%     78.38% |         574      3.46%     81.84% |         551      3.32%     85.16% |         539      3.25%     88.41% |         470      2.83%     91.24% |         551      3.32%     94.56% |         903      5.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        16594                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       77572      4.05%      4.05% |       88520      4.63%      8.68% |       90368      4.72%     13.41% |       70355      3.68%     17.08% |       70261      3.67%     20.76% |       69596      3.64%     24.39% |       72552      3.79%     28.19% |       71121      3.72%     31.90% |       66551      3.48%     35.38% |       62804      3.28%     38.67% |      128051      6.69%     45.36% |       54492      2.85%     48.21% |       54109      2.83%     51.04% |       59892      3.13%     54.17% |       60242      3.15%     57.32% |       75609      3.95%     61.27% |       70582      3.69%     64.96% |       69400      3.63%     68.59% |       54594      2.85%     71.44% |       55756      2.91%     74.36% |       54430      2.85%     77.20% |       72477      3.79%     80.99% |       69892      3.65%     84.64% |       68889      3.60%     88.24% |       71163      3.72%     91.96% |       76857      4.02%     95.98% |       76879      4.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      1913014                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         211      3.34%      3.34% |         139      2.20%      5.54% |         313      4.96%     10.50% |         129      2.04%     12.55% |         246      3.90%     16.44% |         200      3.17%     19.61% |         261      4.13%     23.74% |         204      3.23%     26.98% |         166      2.63%     29.61% |         157      2.49%     32.09% |         250      3.96%     36.05% |         265      4.20%     40.25% |         202      3.20%     43.45% |         257      4.07%     47.52% |         175      2.77%     50.29% |         152      2.41%     52.70% |         186      2.95%     55.65% |         270      4.28%     59.92% |         280      4.44%     64.36% |         481      7.62%     71.98% |         413      6.54%     78.52% |         235      3.72%     82.24% |         252      3.99%     86.23% |         266      4.21%     90.45% |         222      3.52%     93.96% |         194      3.07%     97.04% |         187      2.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         6313                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |         374      4.66%      4.66% |         469      5.85%     10.51% |         934     11.65%     22.16% |         213      2.66%     24.82% |         237      2.96%     27.77% |         264      3.29%     31.06% |         259      3.23%     34.29% |         280      3.49%     37.79% |         362      4.51%     42.30% |         458      5.71%     48.01% |         301      3.75%     51.76% |         169      2.11%     53.87% |         166      2.07%     55.94% |         203      2.53%     58.47% |         181      2.26%     60.73% |         196      2.44%     63.17% |         323      4.03%     67.20% |         392      4.89%     72.09% |         190      2.37%     74.46% |         320      3.99%     78.45% |         197      2.46%     80.91% |         216      2.69%     83.60% |         202      2.52%     86.12% |         213      2.66%     88.78% |         335      4.18%     92.95% |         254      3.17%     96.12% |         311      3.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         8019                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          79     15.31%     15.31% |          39      7.56%     22.87% |          72     13.95%     36.82% |          17      3.29%     40.12% |          16      3.10%     43.22% |           9      1.74%     44.96% |          17      3.29%     48.26% |          12      2.33%     50.58% |          33      6.40%     56.98% |          23      4.46%     61.43% |          15      2.91%     64.34% |          11      2.13%     66.47% |           7      1.36%     67.83% |          11      2.13%     69.96% |           7      1.36%     71.32% |           8      1.55%     72.87% |          14      2.71%     75.58% |          15      2.91%     78.49% |           9      1.74%     80.23% |          10      1.94%     82.17% |          16      3.10%     85.27% |          12      2.33%     87.60% |          15      2.91%     90.50% |          12      2.33%     92.83% |           9      1.74%     94.57% |          12      2.33%     96.90% |          16      3.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total          516                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       59730      4.19%      4.19% |       62618      4.39%      8.58% |       18585      1.30%      9.89% |       59626      4.18%     14.07% |       53589      3.76%     17.83% |       60162      4.22%     22.05% |       56166      3.94%     25.99% |       56993      4.00%     29.99% |       41890      2.94%     32.93% |       45522      3.19%     36.13% |      101365      7.11%     43.24% |       41438      2.91%     46.15% |       45278      3.18%     49.32% |       41603      2.92%     52.24% |       43885      3.08%     55.32% |       56613      3.97%     59.29% |       48395      3.40%     62.69% |       52320      3.67%     66.36% |       42773      3.00%     69.36% |       45245      3.17%     72.54% |       44938      3.15%     75.69% |       60615      4.25%     79.94% |       55198      3.87%     83.82% |       58792      4.13%     87.94% |       53337      3.74%     91.68% |       60913      4.27%     95.96% |       57613      4.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      1425202                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         248      3.09%      3.09% |         686      8.55%     11.65% |        1222     15.24%     26.89% |         262      3.27%     30.15% |         354      4.41%     34.57% |         207      2.58%     37.15% |         203      2.53%     39.68% |         145      1.81%     41.49% |         376      4.69%     46.18% |         355      4.43%     50.60% |         378      4.71%     55.32% |         202      2.52%     57.84% |         123      1.53%     59.37% |         166      2.07%     61.44% |         133      1.66%     63.10% |         181      2.26%     65.36% |         367      4.58%     69.93% |         315      3.93%     73.86% |         283      3.53%     77.39% |         271      3.38%     80.77% |         289      3.60%     84.37% |         139      1.73%     86.11% |         165      2.06%     88.17% |         132      1.65%     89.81% |         268      3.34%     93.15% |         201      2.51%     95.66% |         348      4.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         8019                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |       18325      3.65%      3.65% |       26022      5.19%      8.84% |       71391     14.23%     23.07% |       11126      2.22%     25.29% |       17146      3.42%     28.71% |       10052      2.00%     30.71% |       17026      3.39%     34.11% |       14792      2.95%     37.05% |       25037      4.99%     42.04% |       17702      3.53%     45.57% |       27128      5.41%     50.98% |       13613      2.71%     53.70% |        9433      1.88%     55.58% |       18929      3.77%     59.35% |       16967      3.38%     62.73% |       19554      3.90%     66.63% |       22594      4.50%     71.13% |       17717      3.53%     74.66% |       12357      2.46%     77.13% |       11320      2.26%     79.38% |       10187      2.03%     81.42% |       12490      2.49%     83.91% |       15323      3.05%     86.96% |       10785      2.15%     89.11% |       18316      3.65%     92.76% |       16530      3.30%     96.06% |       19785      3.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total       501647                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        3373     21.00%     21.00% |         854      5.32%     26.31% |        1584      9.86%     36.17% |         424      2.64%     38.81% |         380      2.37%     41.18% |         431      2.68%     43.86% |         506      3.15%     47.01% |         360      2.24%     49.25% |         739      4.60%     53.85% |         666      4.15%     58.00% |         555      3.45%     61.45% |         319      1.99%     63.44% |         229      1.43%     64.86% |         346      2.15%     67.02% |         289      1.80%     68.81% |         367      2.28%     71.10% |         473      2.94%     74.04% |         501      3.12%     77.16% |         476      2.96%     80.12% |         450      2.80%     82.93% |         395      2.46%     85.38% |         336      2.09%     87.48% |         389      2.42%     89.90% |         336      2.09%     91.99% |         357      2.22%     94.21% |         469      2.92%     97.13% |         461      2.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        16065                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         336      5.02%      5.02% |         401      5.99%     11.00% |         752     11.23%     22.23% |         202      3.02%     25.25% |         220      3.29%     28.54% |         241      3.60%     32.13% |         226      3.37%     35.51% |         176      2.63%     38.14% |         342      5.11%     43.24% |         306      4.57%     47.81% |         235      3.51%     51.32% |         168      2.51%     53.83% |         133      1.99%     55.82% |         169      2.52%     58.34% |         149      2.22%     60.56% |         163      2.43%     63.00% |         291      4.35%     67.34% |         308      4.60%     71.94% |         235      3.51%     75.45% |         229      3.42%     78.87% |         229      3.42%     82.29% |         174      2.60%     84.89% |         186      2.78%     87.67% |         177      2.64%     90.31% |         173      2.58%     92.89% |         207      3.09%     95.98% |         269      4.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         6697                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       62361      4.23%      4.23% |       64556      4.38%      8.61% |       34701      2.35%     10.96% |       60531      4.11%     15.07% |       54662      3.71%     18.78% |       61151      4.15%     22.92% |       58804      3.99%     26.91% |       57952      3.93%     30.84% |       43342      2.94%     33.78% |       47074      3.19%     36.97% |      103307      7.01%     43.98% |       42299      2.87%     46.85% |       46298      3.14%     49.99% |       44187      3.00%     52.99% |       46459      3.15%     56.14% |       57618      3.91%     60.05% |       49476      3.36%     63.40% |       53563      3.63%     67.04% |       43730      2.97%     70.00% |       46112      3.13%     73.13% |       45926      3.12%     76.24% |       61079      4.14%     80.39% |       55709      3.78%     84.17% |       59324      4.02%     88.19% |       53869      3.65%     91.84% |       61889      4.20%     96.04% |       58359      3.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      1474338                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       66934      4.01%      4.01% |       71460      4.28%      8.28% |       31846      1.91%     10.19% |       64597      3.87%     14.05% |       64224      3.84%     17.90% |       63766      3.82%     21.71% |       64678      3.87%     25.58% |       65492      3.92%     29.50% |       57888      3.46%     32.96% |       54680      3.27%     36.24% |      119232      7.13%     43.37% |       49133      2.94%     46.31% |       48668      2.91%     49.22% |       52260      3.13%     52.35% |       53535      3.20%     55.56% |       69944      4.19%     59.74% |       62922      3.77%     63.51% |       61207      3.66%     67.17% |       49180      2.94%     70.11% |       49838      2.98%     73.09% |       49027      2.93%     76.03% |       67308      4.03%     80.06% |       64466      3.86%     83.91% |       63884      3.82%     87.74% |       64834      3.88%     91.62% |       70303      4.21%     95.82% |       69817      4.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      1671123                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        8212      4.11%      4.11% |       15376      7.69%     11.80% |       42283     21.15%     32.95% |        5138      2.57%     35.52% |        5270      2.64%     38.16% |        5153      2.58%     40.74% |        5515      2.76%     43.50% |        4921      2.46%     45.96% |        7509      3.76%     49.72% |        6716      3.36%     53.08% |        7119      3.56%     56.64% |        4774      2.39%     59.03% |        4688      2.35%     61.37% |        5355      2.68%     64.05% |        4490      2.25%     66.30% |        5007      2.50%     68.80% |        6826      3.41%     72.22% |        7215      3.61%     75.83% |        4823      2.41%     78.24% |        5306      2.65%     80.89% |        4782      2.39%     83.29% |        4956      2.48%     85.77% |        5210      2.61%     88.37% |        4780      2.39%     90.76% |        5933      2.97%     93.73% |        5896      2.95%     96.68% |        6632      3.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       199885                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2938      5.26%      5.26% |        2196      3.93%      9.20% |       16751     30.01%     39.20% |        1132      2.03%     41.23% |        1279      2.29%     43.52% |        1189      2.13%     45.65% |        2871      5.14%     50.80% |        1218      2.18%     52.98% |        1666      2.98%     55.96% |        1920      3.44%     59.40% |        2212      3.96%     63.36% |        1097      1.97%     65.33% |        1264      2.26%     67.59% |        2789      5.00%     72.59% |        2729      4.89%     77.48% |        1169      2.09%     79.57% |        1346      2.41%     81.98% |        1490      2.67%     84.65% |        1103      1.98%     86.63% |        1124      2.01%     88.64% |        1133      2.03%     90.67% |         725      1.30%     91.97% |         728      1.30%     93.28% |         737      1.32%     94.60% |         908      1.63%     96.22% |        1167      2.09%     98.31% |         942      1.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        55823                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |          41      0.51%      0.51% |         333      4.14%      4.65% |         595      7.39%     12.04% |         241      2.99%     15.03% |         218      2.71%     17.74% |          91      1.13%     18.87% |         356      4.42%     23.29% |         302      3.75%     27.04% |         394      4.89%     31.94% |         357      4.43%     36.37% |         263      3.27%     39.64% |         350      4.35%     43.99% |          97      1.20%     45.19% |         360      4.47%     49.66% |         193      2.40%     52.06% |         183      2.27%     54.34% |         485      6.02%     60.36% |         414      5.14%     65.50% |         266      3.30%     68.81% |         370      4.60%     73.40% |         198      2.46%     75.86% |         304      3.78%     79.64% |         305      3.79%     83.43% |         288      3.58%     87.01% |         250      3.11%     90.11% |         316      3.93%     94.04% |         480      5.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total         8050                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |         141      3.38%      3.38% |         213      5.11%      8.49% |         271      6.50%     14.99% |         130      3.12%     18.11% |         158      3.79%     21.89% |         175      4.20%     26.09% |         167      4.00%     30.10% |         152      3.65%     33.74% |         157      3.76%     37.51% |         216      5.18%     42.69% |         157      3.76%     46.45% |         118      2.83%     49.28% |         108      2.59%     51.87% |         114      2.73%     54.60% |          96      2.30%     56.91% |         109      2.61%     59.52% |         200      4.80%     64.32% |         244      5.85%     70.17% |         125      3.00%     73.17% |         135      3.24%     76.40% |         146      3.50%     79.90% |         139      3.33%     83.24% |         128      3.07%     86.31% |         119      2.85%     89.16% |         101      2.42%     91.58% |         130      3.12%     94.70% |         221      5.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         4170                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         154      3.62%      3.62% |         118      2.78%      6.40% |         119      2.80%      9.20% |          34      0.80%     10.00% |         163      3.83%     13.83% |         146      3.43%     17.26% |         162      3.81%     21.07% |         143      3.36%     24.44% |         116      2.73%     27.16% |          70      1.65%     28.81% |         165      3.88%     32.69% |         142      3.34%     36.03% |         113      2.66%     38.69% |         187      4.40%     43.09% |         136      3.20%     46.28% |         126      2.96%     49.25% |          72      1.69%     50.94% |         207      4.87%     55.81% |         184      4.33%     60.14% |         428     10.07%     70.20% |         337      7.93%     78.13% |         123      2.89%     81.02% |         164      3.86%     84.88% |         196      4.61%     89.49% |         153      3.60%     93.09% |         153      3.60%     96.68% |         141      3.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         4252                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |         155      2.71%      2.71% |         373      6.51%      9.22% |         580     10.12%     19.34% |         215      3.75%     23.09% |         235      4.10%     27.19% |         127      2.22%     29.41% |         217      3.79%     33.20% |         174      3.04%     36.24% |         207      3.61%     39.85% |         303      5.29%     45.14% |         242      4.22%     49.36% |         208      3.63%     52.99% |         146      2.55%     55.54% |         157      2.74%     58.28% |          99      1.73%     60.01% |         110      1.92%     61.93% |         284      4.96%     66.89% |         233      4.07%     70.95% |         183      3.19%     74.15% |         202      3.53%     77.67% |         183      3.19%     80.87% |         212      3.70%     84.57% |         186      3.25%     87.82% |         173      3.02%     90.84% |         184      3.21%     94.05% |         119      2.08%     96.12% |         222      3.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total         5729                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     1009403      3.72%      3.72% |     1005008      3.70%      7.42% |       68477      0.25%      7.67% |      996751      3.67%     11.34% |     1008325      3.71%     15.05% |     1004008      3.70%     18.75% |     1002697      3.69%     22.44% |     1001928      3.69%     26.13% |     1015863      3.74%     29.87% |     1008926      3.72%     33.59% |     1980077      7.29%     40.88% |     1009065      3.72%     44.60% |      999782      3.68%     48.28% |     1000656      3.68%     51.96% |     1010447      3.72%     55.68% |      997968      3.68%     59.36% |     1017280      3.75%     63.11% |     1010954      3.72%     66.83% |     1008799      3.71%     70.54% |      996187      3.67%     74.21% |     1004188      3.70%     77.91% |      994949      3.66%     81.57% |     1001055      3.69%     85.26% |      992473      3.65%     88.92% |     1003857      3.70%     92.61% |     1005293      3.70%     96.31% |     1000982      3.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     27155398                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |     7856564      3.67%      3.67% |     8434476      3.95%      7.62% |     1902176      0.89%      8.51% |     7809036      3.65%     12.16% |     7836241      3.67%     15.83% |     7980990      3.73%     19.56% |     7821341      3.66%     23.22% |     7786614      3.64%     26.86% |     7933289      3.71%     30.57% |     7907890      3.70%     34.27% |    15420466      7.21%     41.48% |     7821159      3.66%     45.14% |     7778616      3.64%     48.78% |     7784559      3.64%     52.42% |     7805565      3.65%     56.07% |     7826726      3.66%     59.73% |     7930000      3.71%     63.44% |     7953268      3.72%     67.16% |     7829836      3.66%     70.82% |     7793554      3.65%     74.47% |     7816262      3.66%     78.13% |     7769129      3.63%     81.76% |     7773255      3.64%     85.40% |     7746133      3.62%     89.02% |     7817378      3.66%     92.68% |     7811711      3.65%     96.33% |     7846884      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    213793118                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         260      4.12%      4.12% |         364      5.77%      9.89% |         680     10.77%     20.66% |         185      2.93%     23.59% |         215      3.41%     27.00% |         233      3.69%     30.69% |         228      3.61%     34.30% |         180      2.85%     37.15% |         309      4.90%     42.05% |         283      4.48%     46.53% |         221      3.50%     50.03% |         157      2.49%     52.52% |         126      2.00%     54.52% |         162      2.57%     57.08% |         148      2.34%     59.43% |         156      2.47%     61.90% |         281      4.45%     66.35% |         297      4.71%     71.06% |         233      3.69%     74.75% |         234      3.71%     78.45% |         218      3.45%     81.91% |         167      2.65%     84.55% |         176      2.79%     87.34% |         170      2.69%     90.03% |         165      2.61%     92.65% |         202      3.20%     95.85% |         262      4.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         6312                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |         242      2.89%      2.89% |         571      6.82%      9.72% |         658      7.86%     17.58% |         274      3.27%     20.85% |         336      4.02%     24.87% |         273      3.26%     28.13% |         313      3.74%     31.87% |         286      3.42%     35.29% |         342      4.09%     39.38% |         460      5.50%     44.87% |         319      3.81%     48.69% |         222      2.65%     51.34% |         191      2.28%     53.62% |         227      2.71%     56.33% |         190      2.27%     58.60% |         213      2.55%     61.15% |         392      4.68%     65.83% |         432      5.16%     71.00% |         238      2.84%     73.84% |         308      3.68%     77.52% |         274      3.27%     80.80% |         262      3.13%     83.93% |         240      2.87%     86.79% |         245      2.93%     89.72% |         219      2.62%     92.34% |         228      2.72%     95.06% |         413      4.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total         8368                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |       15056      3.48%      3.48% |       23591      5.45%      8.93% |       55087     12.72%     21.65% |        9609      2.22%     23.87% |       15364      3.55%     27.42% |        8318      1.92%     29.34% |       13531      3.13%     32.46% |       12995      3.00%     35.47% |       23002      5.31%     40.78% |       15427      3.56%     44.34% |       24502      5.66%     50.00% |       11985      2.77%     52.77% |        7665      1.77%     54.54% |       15548      3.59%     58.13% |       13684      3.16%     61.29% |       17881      4.13%     65.42% |       20822      4.81%     70.23% |       15604      3.60%     73.84% |       10681      2.47%     76.30% |        9442      2.18%     78.48% |        8321      1.92%     80.41% |       11186      2.58%     82.99% |       13997      3.23%     86.22% |        9392      2.17%     88.39% |       17110      3.95%     92.34% |       14849      3.43%     95.77% |       18298      4.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total       432947                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       34868      2.97%      2.97% |       40331      3.43%      6.40% |      161762     13.78%     20.18% |       34774      2.96%     23.14% |       29609      2.52%     25.66% |       35315      3.01%     28.67% |       29713      2.53%     31.20% |       35870      3.05%     34.26% |       43267      3.68%     37.94% |       47358      4.03%     41.97% |       75101      6.40%     48.37% |       41933      3.57%     51.94% |       46416      3.95%     55.89% |       42173      3.59%     59.49% |       38379      3.27%     62.75% |       35591      3.03%     65.79% |       34554      2.94%     68.73% |       41579      3.54%     72.27% |       43542      3.71%     75.98% |       46866      3.99%     79.97% |       46934      4.00%     83.97% |       32654      2.78%     86.75% |       29500      2.51%     89.26% |       32285      2.75%     92.01% |       30782      2.62%     94.63% |       32607      2.78%     97.41% |       30438      2.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      1174201                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         487      3.42%      3.42% |        1346      9.45%     12.87% |        3679     25.83%     38.70% |         366      2.57%     41.27% |         366      2.57%     43.84% |         263      1.85%     45.69% |         369      2.59%     48.28% |         243      1.71%     49.99% |         524      3.68%     53.67% |         548      3.85%     57.51% |         573      4.02%     61.54% |         249      1.75%     63.28% |         275      1.93%     65.22% |         302      2.12%     67.34% |         206      1.45%     68.78% |         285      2.00%     70.78% |         467      3.28%     74.06% |         592      4.16%     78.22% |         283      1.99%     80.21% |         359      2.52%     82.73% |         259      1.82%     84.55% |         327      2.30%     86.84% |         332      2.33%     89.17% |         255      1.79%     90.96% |         408      2.86%     93.83% |         328      2.30%     96.13% |         551      3.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total        14242                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       59114      4.20%      4.20% |       61147      4.34%      8.54% |       14632      1.04%      9.58% |       59191      4.20%     13.78% |       53159      3.77%     17.56% |       59807      4.25%     21.80% |       55741      3.96%     25.76% |       56630      4.02%     29.78% |       41263      2.93%     32.71% |       44828      3.18%     35.89% |      100696      7.15%     43.04% |       41111      2.92%     45.96% |       44927      3.19%     49.15% |       41233      2.93%     52.08% |       43609      3.10%     55.18% |       56259      3.99%     59.17% |       47841      3.40%     62.57% |       51621      3.67%     66.24% |       42432      3.01%     69.25% |       44778      3.18%     72.43% |       44615      3.17%     75.60% |       60217      4.28%     79.87% |       54811      3.89%     83.76% |       58479      4.15%     87.92% |       52689      3.74%     91.66% |       60492      4.30%     95.95% |       56995      4.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      1408317                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |           2      4.17%      4.17% |           2      4.17%      8.33% |           8     16.67%     25.00% |           1      2.08%     27.08% |           0      0.00%     27.08% |           3      6.25%     33.33% |           0      0.00%     33.33% |           1      2.08%     35.42% |           1      2.08%     37.50% |           3      6.25%     43.75% |           2      4.17%     47.92% |           2      4.17%     52.08% |           2      4.17%     56.25% |           1      2.08%     58.33% |           1      2.08%     60.42% |           4      8.33%     68.75% |           3      6.25%     75.00% |           2      4.17%     79.17% |           4      8.33%     87.50% |           0      0.00%     87.50% |           2      4.17%     91.67% |           0      0.00%     91.67% |           1      2.08%     93.75% |           0      0.00%     93.75% |           1      2.08%     95.83% |           1      2.08%     97.92% |           1      2.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           48                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |          71      4.37%      4.37% |          88      5.41%      9.78% |         180     11.07%     20.85% |          37      2.28%     23.12% |          35      2.15%     25.28% |          52      3.20%     28.47% |          29      1.78%     30.26% |          87      5.35%     35.61% |          67      4.12%     39.73% |         115      7.07%     46.80% |          55      3.38%     50.18% |          41      2.52%     52.71% |          43      2.64%     55.35% |          37      2.28%     57.63% |          44      2.71%     60.33% |          36      2.21%     62.55% |          53      3.26%     65.81% |          74      4.55%     70.36% |          25      1.54%     71.89% |          69      4.24%     76.14% |          35      2.15%     78.29% |          34      2.09%     80.38% |          24      1.48%     81.86% |          30      1.85%     83.70% |         176     10.82%     94.53% |          59      3.63%     98.15% |          30      1.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         1626                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      371922      3.68%      3.68% |      395669      3.92%      7.60% |      220706      2.18%      9.78% |      361960      3.58%     13.36% |      363777      3.60%     16.96% |      400561      3.96%     20.93% |      364344      3.61%     24.53% |      361528      3.58%     28.11% |      370636      3.67%     31.78% |      373731      3.70%     35.48% |      709552      7.02%     42.50% |      361660      3.58%     46.08% |      358393      3.55%     49.62% |      362705      3.59%     53.21% |      358869      3.55%     56.76% |      360823      3.57%     60.34% |      368929      3.65%     63.99% |      371577      3.68%     67.66% |      362975      3.59%     71.26% |      364014      3.60%     74.86% |      359936      3.56%     78.42% |      361057      3.57%     81.99% |      361479      3.58%     85.57% |      360255      3.57%     89.14% |      363586      3.60%     92.73% |      364176      3.60%     96.34% |      370123      3.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     10104943                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      330920      3.60%      3.60% |      352671      3.83%      7.43% |      395981      4.31%     11.74% |      322287      3.50%     15.24% |      322359      3.50%     18.75% |      354177      3.85%     22.60% |      323093      3.51%     26.11% |      321743      3.50%     29.61% |      333549      3.63%     33.24% |      332034      3.61%     36.85% |      629560      6.84%     43.69% |      322516      3.51%     47.20% |      317889      3.46%     50.65% |      322022      3.50%     54.15% |      317040      3.45%     57.60% |      320877      3.49%     61.09% |      332740      3.62%     64.71% |      333054      3.62%     68.33% |      322283      3.50%     71.83% |      324334      3.53%     75.36% |      320199      3.48%     78.84% |      321917      3.50%     82.34% |      323001      3.51%     85.85% |      320706      3.49%     89.34% |      323735      3.52%     92.86% |      324938      3.53%     96.39% |      331759      3.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      9197384                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          11     84.62%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total           13                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        3247      4.92%      4.92% |        3409      5.16%     10.08% |       20069     30.40%     40.48% |        1340      2.03%     42.51% |        1503      2.28%     44.79% |        1344      2.04%     46.82% |        3063      4.64%     51.46% |        1322      2.00%     53.46% |        2079      3.15%     56.61% |        2246      3.40%     60.01% |        2611      3.95%     63.97% |        1188      1.80%     65.77% |        1371      2.08%     67.85% |        2954      4.47%     72.32% |        2850      4.32%     76.64% |        1359      2.06%     78.69% |        1635      2.48%     81.17% |        1942      2.94%     84.11% |        1298      1.97%     86.08% |        1334      2.02%     88.10% |        1311      1.99%     90.08% |         862      1.31%     91.39% |         898      1.36%     92.75% |         845      1.28%     94.03% |        1180      1.79%     95.82% |        1397      2.12%     97.93% |        1364      2.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        66021                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         209      3.34%      3.34% |         137      2.19%      5.53% |         305      4.87%     10.40% |         128      2.04%     12.44% |         246      3.93%     16.37% |         197      3.15%     19.51% |         261      4.17%     23.68% |         203      3.24%     26.92% |         165      2.63%     29.56% |         151      2.41%     31.97% |         248      3.96%     35.93% |         263      4.20%     40.13% |         200      3.19%     43.32% |         256      4.09%     47.41% |         174      2.78%     50.19% |         148      2.36%     52.56% |         183      2.92%     55.48% |         268      4.28%     59.76% |         276      4.41%     64.16% |         481      7.68%     71.85% |         411      6.56%     78.41% |         235      3.75%     82.16% |         251      4.01%     86.17% |         266      4.25%     90.42% |         221      3.53%     93.95% |         193      3.08%     97.03% |         186      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         6262                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |         303      4.75%      4.75% |         381      5.97%     10.72% |         753     11.80%     22.52% |         174      2.73%     25.25% |         201      3.15%     28.40% |         212      3.32%     31.72% |         230      3.60%     35.32% |         193      3.02%     38.35% |         295      4.62%     42.97% |         343      5.38%     48.35% |         245      3.84%     52.19% |         128      2.01%     54.19% |         123      1.93%     56.12% |         165      2.59%     58.71% |         137      2.15%     60.85% |         160      2.51%     63.36% |         270      4.23%     67.59% |         318      4.98%     72.57% |         165      2.59%     75.16% |         249      3.90%     79.06% |         162      2.54%     81.60% |         182      2.85%     84.45% |         178      2.79%     87.24% |         180      2.82%     90.06% |         159      2.49%     92.56% |         194      3.04%     95.60% |         281      4.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         6381                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           2      6.25%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           1      3.12%      9.38% |           0      0.00%      9.38% |           0      0.00%      9.38% |           1      3.12%     12.50% |           0      0.00%     12.50% |           2      6.25%     18.75% |           0      0.00%     18.75% |           0      0.00%     18.75% |           0      0.00%     18.75% |           4     12.50%     31.25% |           0      0.00%     31.25% |           0      0.00%     31.25% |           1      3.12%     34.38% |           5     15.62%     50.00% |           1      3.12%     53.12% |           2      6.25%     59.38% |           7     21.88%     81.25% |           3      9.38%     90.62% |           1      3.12%     93.75% |           1      3.12%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           1      3.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total           32                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       59730      4.19%      4.19% |       62618      4.39%      8.58% |       18585      1.30%      9.89% |       59626      4.18%     14.07% |       53589      3.76%     17.83% |       60162      4.22%     22.05% |       56166      3.94%     25.99% |       56993      4.00%     29.99% |       41890      2.94%     32.93% |       45522      3.19%     36.13% |      101365      7.11%     43.24% |       41438      2.91%     46.15% |       45278      3.18%     49.32% |       41603      2.92%     52.24% |       43885      3.08%     55.32% |       56613      3.97%     59.29% |       48395      3.40%     62.69% |       52320      3.67%     66.36% |       42773      3.00%     69.36% |       45245      3.17%     72.54% |       44938      3.15%     75.69% |       60615      4.25%     79.94% |       55198      3.87%     83.82% |       58792      4.13%     87.94% |       53337      3.74%     91.68% |       60913      4.27%     95.96% |       57613      4.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      1425202                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         248      3.10%      3.10% |         686      8.57%     11.66% |        1222     15.26%     26.93% |         262      3.27%     30.20% |         354      4.42%     34.62% |         207      2.59%     37.20% |         203      2.54%     39.74% |         145      1.81%     41.55% |         376      4.70%     46.25% |         355      4.43%     50.68% |         378      4.72%     55.40% |         202      2.52%     57.92% |         123      1.54%     59.46% |         165      2.06%     61.52% |         133      1.66%     63.18% |         181      2.26%     65.44% |         367      4.58%     70.03% |         313      3.91%     73.94% |         283      3.53%     77.47% |         269      3.36%     80.83% |         282      3.52%     84.35% |         139      1.74%     86.09% |         165      2.06%     88.15% |         132      1.65%     89.80% |         268      3.35%     93.14% |         201      2.51%     95.65% |         348      4.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         8007                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       15309      3.46%      3.46% |       23743      5.37%      8.84% |       54593     12.35%     21.19% |        9977      2.26%     23.45% |       15708      3.55%     27.00% |        8725      1.97%     28.98% |       13991      3.17%     32.14% |       13426      3.04%     35.18% |       23288      5.27%     40.45% |       15733      3.56%     44.01% |       24765      5.60%     49.61% |       12385      2.80%     52.42% |        8063      1.82%     54.24% |       15957      3.61%     57.85% |       14103      3.19%     61.04% |       18266      4.13%     65.17% |       21185      4.79%     69.97% |       16028      3.63%     73.60% |       11071      2.51%     76.10% |        9763      2.21%     78.31% |        8728      1.97%     80.28% |       11646      2.64%     82.92% |       14440      3.27%     86.19% |        9858      2.23%     88.42% |       17263      3.91%     92.32% |       15215      3.44%     95.77% |       18708      4.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       441937                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          79     15.31%     15.31% |          39      7.56%     22.87% |          72     13.95%     36.82% |          17      3.29%     40.12% |          16      3.10%     43.22% |           9      1.74%     44.96% |          17      3.29%     48.26% |          12      2.33%     50.58% |          33      6.40%     56.98% |          23      4.46%     61.43% |          15      2.91%     64.34% |          11      2.13%     66.47% |           7      1.36%     67.83% |          11      2.13%     69.96% |           7      1.36%     71.32% |           8      1.55%     72.87% |          14      2.71%     75.58% |          15      2.91%     78.49% |           9      1.74%     80.23% |          10      1.94%     82.17% |          16      3.10%     85.27% |          12      2.33%     87.60% |          15      2.91%     90.50% |          12      2.33%     92.83% |           9      1.74%     94.57% |          12      2.33%     96.90% |          16      3.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total          516                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3016      5.05%      5.05% |        2277      3.81%      8.87% |       16798     28.14%     37.01% |        1149      1.92%     38.93% |        1437      2.41%     41.34% |        1327      2.22%     43.57% |        3035      5.08%     48.65% |        1365      2.29%     50.94% |        1749      2.93%     53.87% |        1967      3.30%     57.16% |        2363      3.96%     61.12% |        1228      2.06%     63.18% |        1370      2.30%     65.47% |        2969      4.97%     70.45% |        2864      4.80%     75.25% |        1288      2.16%     77.40% |        1408      2.36%     79.76% |        1686      2.82%     82.59% |        1285      2.15%     84.74% |        1557      2.61%     87.35% |        1459      2.44%     89.79% |         841      1.41%     91.20% |         882      1.48%     92.68% |         926      1.55%     94.23% |        1053      1.76%     95.99% |        1315      2.20%     98.20% |        1076      1.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        59690                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |          14     18.18%     18.18% |           3      3.90%     22.08% |           3      3.90%     25.97% |           1      1.30%     27.27% |           2      2.60%     29.87% |           4      5.19%     35.06% |           5      6.49%     41.56% |           1      1.30%     42.86% |           9     11.69%     54.55% |           3      3.90%     58.44% |           0      0.00%     58.44% |           0      0.00%     58.44% |           0      0.00%     58.44% |           1      1.30%     59.74% |           1      1.30%     61.04% |           1      1.30%     62.34% |           5      6.49%     68.83% |           2      2.60%     71.43% |           1      1.30%     72.73% |           2      2.60%     75.32% |           6      7.79%     83.12% |           1      1.30%     84.42% |           1      1.30%     85.71% |           1      1.30%     87.01% |           3      3.90%     90.91% |           4      5.19%     96.10% |           3      3.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total           77                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           3      2.29%      2.29% |           2      1.53%      3.82% |           0      0.00%      3.82% |           0      0.00%      3.82% |          11      8.40%     12.21% |           1      0.76%     12.98% |          19     14.50%     27.48% |          16     12.21%     39.69% |           0      0.00%     39.69% |           0      0.00%     39.69% |           1      0.76%     40.46% |           0      0.00%     40.46% |           0      0.00%     40.46% |           4      3.05%     43.51% |           6      4.58%     48.09% |           1      0.76%     48.85% |           4      3.05%     51.91% |           4      3.05%     54.96% |           7      5.34%     60.31% |          15     11.45%     71.76% |           5      3.82%     75.57% |           5      3.82%     79.39% |           5      3.82%     83.21% |           5      3.82%     87.02% |           1      0.76%     87.79% |           7      5.34%     93.13% |           9      6.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total          131                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        3359     21.01%     21.01% |         851      5.32%     26.33% |        1581      9.89%     36.22% |         423      2.65%     38.87% |         378      2.36%     41.23% |         427      2.67%     43.90% |         501      3.13%     47.04% |         359      2.25%     49.28% |         730      4.57%     53.85% |         663      4.15%     57.99% |         555      3.47%     61.46% |         319      2.00%     63.46% |         229      1.43%     64.89% |         345      2.16%     67.05% |         288      1.80%     68.85% |         366      2.29%     71.14% |         468      2.93%     74.07% |         499      3.12%     77.19% |         475      2.97%     80.16% |         448      2.80%     82.96% |         389      2.43%     85.40% |         335      2.10%     87.49% |         388      2.43%     89.92% |         335      2.10%     92.01% |         354      2.21%     94.23% |         465      2.91%     97.14% |         458      2.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        15988                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         336      5.02%      5.02% |         401      5.99%     11.00% |         752     11.23%     22.23% |         202      3.02%     25.25% |         220      3.29%     28.54% |         241      3.60%     32.13% |         226      3.37%     35.51% |         176      2.63%     38.14% |         342      5.11%     43.24% |         306      4.57%     47.81% |         235      3.51%     51.32% |         168      2.51%     53.83% |         133      1.99%     55.82% |         169      2.52%     58.34% |         149      2.22%     60.56% |         163      2.43%     63.00% |         291      4.35%     67.34% |         308      4.60%     71.94% |         235      3.51%     75.45% |         229      3.42%     78.87% |         229      3.42%     82.29% |         174      2.60%     84.89% |         186      2.78%     87.67% |         177      2.64%     90.31% |         173      2.58%     92.89% |         207      3.09%     95.98% |         269      4.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         6697                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           2     16.67%     25.00% |           0      0.00%     25.00% |           2     16.67%     41.67% |           7     58.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           2     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1      5.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           0      0.00%     20.00% |           2     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           3     15.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           1      5.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           3     15.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           0      0.00%     95.00% |           0      0.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         328      6.67%      6.67% |         201      4.09%     10.75% |           2      0.04%     10.79% |         565     11.49%     22.28% |         410      8.34%     30.62% |           0      0.00%     30.62% |         160      3.25%     33.87% |         148      3.01%     36.88% |         286      5.81%     42.69% |         598     12.16%     54.85% |         706     14.35%     69.20% |         379      7.70%     76.91% |         533     10.84%     87.74% |         603     12.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4919                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         300     99.67%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           1      0.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total          301                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           2     16.67%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           3     25.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       62361      4.23%      4.23% |       64556      4.38%      8.61% |       34700      2.35%     10.96% |       60529      4.11%     15.07% |       54661      3.71%     18.78% |       61151      4.15%     22.92% |       58804      3.99%     26.91% |       57952      3.93%     30.84% |       43342      2.94%     33.78% |       47071      3.19%     36.97% |      103306      7.01%     43.98% |       42299      2.87%     46.85% |       46298      3.14%     49.99% |       44186      3.00%     52.99% |       46459      3.15%     56.14% |       57618      3.91%     60.05% |       49476      3.36%     63.40% |       53563      3.63%     67.04% |       43730      2.97%     70.00% |       46110      3.13%     73.13% |       45926      3.12%     76.25% |       61079      4.14%     80.39% |       55709      3.78%     84.17% |       59321      4.02%     88.19% |       53869      3.65%     91.84% |       61888      4.20%     96.04% |       58359      3.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      1474323                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.67%      6.67% |           2     13.33%     20.00% |           1      6.67%     26.67% |           0      0.00%     26.67% |           0      0.00%     26.67% |           0      0.00%     26.67% |           0      0.00%     26.67% |           3     20.00%     46.67% |           1      6.67%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           1      6.67%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     13.33%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           3     20.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           15                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |       13761      6.88%      6.88% |       10718      5.36%     12.25% |        9108      4.56%     16.80% |       11679      5.84%     22.65% |       15640      7.82%     30.47% |       13999      7.00%     37.47% |       13067      6.54%     44.01% |       12431      6.22%     50.23% |       12650      6.33%     56.56% |       12060      6.03%     62.59% |       14711      7.36%     69.95% |        9513      4.76%     74.71% |       11943      5.97%     80.69% |       14265      7.14%     87.82% |       13279      6.64%     94.47% |       11061      5.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total       199885                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |      111405      6.65%      6.65% |      105870      6.32%     12.96% |      117774      7.03%     19.99% |      100473      5.99%     25.98% |      110897      6.62%     32.60% |      112466      6.71%     39.31% |       94845      5.66%     44.97% |      105830      6.31%     51.28% |       95791      5.71%     56.99% |       98544      5.88%     62.87% |       99325      5.93%     68.80% |      110084      6.57%     75.37% |      102980      6.14%     81.51% |      101920      6.08%     87.59% |       98746      5.89%     93.48% |      109273      6.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total      1676223                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        3684      6.10%      6.10% |        5056      8.37%     14.47% |        2761      4.57%     19.04% |        3108      5.15%     24.19% |        2594      4.30%     28.48% |        3967      6.57%     35.05% |        2665      4.41%     39.47% |        3662      6.06%     45.53% |        3363      5.57%     51.10% |        2966      4.91%     56.01% |        9349     15.48%     71.49% |        3727      6.17%     77.66% |        3060      5.07%     82.73% |        3751      6.21%     88.94% |        3325      5.51%     94.44% |        3357      5.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        60395                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |         532      8.34%      8.34% |         394      6.18%     14.51% |         452      7.08%     21.60% |         443      6.94%     28.54% |         497      7.79%     36.33% |         214      3.35%     39.69% |         165      2.59%     42.27% |         335      5.25%     47.52% |         246      3.86%     51.38% |         112      1.76%     53.13% |         373      5.85%     58.98% |         282      4.42%     63.40% |         733     11.49%     74.89% |         203      3.18%     78.07% |         670     10.50%     88.57% |         729     11.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total         6380                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       81913      5.56%      5.56% |       97525      6.61%     12.17% |       97401      6.61%     18.78% |       91029      6.17%     24.95% |       96201      6.52%     31.48% |       98055      6.65%     38.13% |       80718      5.47%     43.60% |       94448      6.41%     50.01% |       90510      6.14%     56.15% |       81456      5.52%     61.67% |      100341      6.81%     68.48% |       94453      6.41%     74.88% |       89007      6.04%     80.92% |       95638      6.49%     87.41% |       91677      6.22%     93.63% |       93978      6.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total      1474350                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |        1935      6.65%      6.65% |        1894      6.51%     13.16% |        1879      6.46%     19.62% |        1842      6.33%     25.95% |        1819      6.25%     32.21% |        1861      6.40%     38.61% |        1791      6.16%     44.76% |        1797      6.18%     50.94% |        1820      6.26%     57.20% |        1750      6.02%     63.21% |        1789      6.15%     69.36% |        1745      6.00%     75.36% |        1759      6.05%     81.41% |        1755      6.03%     87.44% |        1811      6.23%     93.67% |        1842      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total        29089                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |          13     81.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total           16                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |         554      8.66%      8.66% |         397      6.21%     14.86% |         431      6.74%     21.60% |         435      6.80%     28.40% |         457      7.14%     35.54% |         196      3.06%     38.61% |         141      2.20%     40.81% |         345      5.39%     46.20% |         220      3.44%     49.64% |         102      1.59%     51.23% |         373      5.83%     57.06% |         290      4.53%     61.60% |         793     12.39%     73.99% |         214      3.34%     77.34% |         727     11.36%     88.70% |         723     11.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total         6398                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |         210     12.85%     12.85% |         110      6.73%     19.58% |         112      6.85%     26.44% |         103      6.30%     32.74% |         133      8.14%     40.88% |          89      5.45%     46.33% |          89      5.45%     51.77% |          77      4.71%     56.49% |          94      5.75%     62.24% |          89      5.45%     67.69% |          77      4.71%     72.40% |          76      4.65%     77.05% |         102      6.24%     83.29% |          43      2.63%     85.92% |         112      6.85%     92.78% |         118      7.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total         1634                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |         752      9.38%      9.38% |         507      6.32%     15.70% |         542      6.76%     22.46% |         538      6.71%     29.17% |         590      7.36%     36.53% |         285      3.55%     40.08% |         230      2.87%     42.95% |         422      5.26%     48.21% |         314      3.92%     52.13% |         191      2.38%     54.51% |         450      5.61%     60.12% |         366      4.56%     64.68% |         895     11.16%     75.84% |         257      3.20%     79.05% |         839     10.46%     89.51% |         841     10.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total         8019                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       83286      5.58%      5.58% |       98935      6.63%     12.22% |       98421      6.60%     18.81% |       92119      6.18%     24.99% |       97108      6.51%     31.50% |       98974      6.64%     38.14% |       81402      5.46%     43.59% |       95411      6.40%     49.99% |       91624      6.14%     56.13% |       82349      5.52%     61.65% |      101155      6.78%     68.44% |       95313      6.39%     74.83% |       90581      6.07%     80.90% |       96449      6.47%     87.37% |       93069      6.24%     93.60% |       95393      6.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      1491589                       (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv   |          26     81.25%     81.25% |           2      6.25%     87.50% |           2      6.25%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv::total           32                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         283      5.76%      5.76% |         289      5.89%     11.65% |         292      5.95%     17.60% |         315      6.42%     24.01% |         300      6.11%     30.12% |         287      5.85%     35.97% |         302      6.15%     42.12% |         317      6.46%     48.57% |         345      7.03%     55.60% |         314      6.40%     62.00% |         306      6.23%     68.23% |         317      6.46%     74.68% |         311      6.33%     81.02% |         318      6.48%     87.49% |         317      6.46%     93.95% |         297      6.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         4910                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |         567      7.42%      7.42% |         513      6.72%     14.14% |         596      7.80%     21.95% |         496      6.49%     28.44% |         543      7.11%     35.55% |         513      6.72%     42.27% |         445      5.83%     48.09% |         425      5.57%     53.66% |         412      5.39%     59.05% |         411      5.38%     64.44% |         456      5.97%     70.41% |         421      5.51%     75.92% |         461      6.04%     81.96% |         371      4.86%     86.81% |         500      6.55%     93.36% |         507      6.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total         7637                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1085      6.56%      6.56% |        1092      6.60%     13.16% |         991      5.99%     19.15% |        1031      6.23%     25.38% |         976      5.90%     31.28% |        1061      6.41%     37.70% |        1044      6.31%     44.01% |        1055      6.38%     50.39% |        1063      6.43%     56.81% |        1025      6.20%     63.01% |        1027      6.21%     69.22% |        1007      6.09%     75.31% |         987      5.97%     81.27% |        1066      6.44%     87.72% |         994      6.01%     93.73% |        1038      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        16542                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       13376      6.90%      6.90% |       10348      5.34%     12.24% |        8767      4.52%     16.76% |       11302      5.83%     22.59% |       15273      7.88%     30.47% |       13635      7.03%     37.51% |       12698      6.55%     44.06% |       12052      6.22%     50.28% |       12236      6.31%     56.59% |       11659      6.02%     62.61% |       14324      7.39%     70.00% |        9157      4.72%     74.72% |       11572      5.97%     80.69% |       13869      7.16%     87.85% |       12886      6.65%     94.49% |       10673      5.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total       193827                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |       31264     12.94%     12.94% |       11771      4.87%     17.82% |       21903      9.07%     26.88% |       11286      4.67%     31.56% |       16102      6.67%     38.22% |       17323      7.17%     45.39% |       16000      6.62%     52.02% |       13803      5.71%     57.73% |        7409      3.07%     60.80% |       19025      7.88%     68.67% |        7370      3.05%     71.73% |       18324      7.59%     79.31% |       15131      6.26%     85.58% |        9084      3.76%     89.34% |        8731      3.61%     92.95% |       17029      7.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total       241555                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |         111     21.02%     21.02% |          55     10.42%     31.44% |          33      6.25%     37.69% |          24      4.55%     42.23% |          16      3.03%     45.27% |           7      1.33%     46.59% |           4      0.76%     47.35% |          31      5.87%     53.22% |           3      0.57%     53.79% |           5      0.95%     54.73% |          12      2.27%     57.01% |          12      2.27%     59.28% |          83     15.72%     75.00% |          13      2.46%     77.46% |          71     13.45%     90.91% |          48      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total          528                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |         527      8.53%      8.53% |         384      6.21%     14.74% |         431      6.97%     21.71% |         434      7.02%     28.73% |         477      7.72%     36.45% |         208      3.37%     39.82% |         155      2.51%     42.32% |         324      5.24%     47.57% |         236      3.82%     51.38% |         101      1.63%     53.02% |         358      5.79%     58.81% |         270      4.37%     63.18% |         709     11.47%     74.65% |         192      3.11%     77.75% |         655     10.60%     88.35% |         720     11.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total         6181                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX |           4     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           2     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           3     25.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX::total           12                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |       78547      5.54%      5.54% |       93011      6.56%     12.10% |       94659      6.68%     18.78% |       88094      6.21%     24.99% |       93515      6.60%     31.59% |       94305      6.65%     38.24% |       78147      5.51%     43.75% |       91015      6.42%     50.17% |       87628      6.18%     56.35% |       78894      5.56%     61.92% |       91002      6.42%     68.34% |       90912      6.41%     74.75% |       86374      6.09%     80.84% |       92148      6.50%     87.34% |       88611      6.25%     93.59% |       90829      6.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total      1417691                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        2024      5.50%      5.50% |        3189      8.66%     14.16% |        1404      3.81%     17.97% |        1708      4.64%     22.61% |        1446      3.93%     26.54% |        2431      6.60%     33.14% |        1339      3.64%     36.77% |        2211      6.00%     42.78% |        1681      4.57%     47.34% |        1423      3.86%     51.21% |        8119     22.05%     73.26% |        2381      6.47%     79.72% |        1456      3.95%     83.68% |        2290      6.22%     89.89% |        1830      4.97%     94.86% |        1891      5.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        36823                       (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |         752      9.38%      9.38% |         507      6.32%     15.70% |         542      6.76%     22.46% |         538      6.71%     29.17% |         590      7.36%     36.53% |         285      3.55%     40.08% |         230      2.87%     42.95% |         422      5.26%     48.21% |         314      3.92%     52.13% |         191      2.38%     54.51% |         450      5.61%     60.12% |         366      4.56%     64.68% |         895     11.16%     75.84% |         257      3.20%     79.05% |         839     10.46%     89.51% |         841     10.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total         8019                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |         442      7.00%      7.00% |         698     11.06%     18.06% |         319      5.05%     23.11% |         337      5.34%     28.45% |         141      2.23%     30.68% |         459      7.27%     37.95% |         274      4.34%     42.29% |         355      5.62%     47.92% |         606      9.60%     57.52% |         498      7.89%     65.40% |         188      2.98%     68.38% |         318      5.04%     73.42% |         519      8.22%     81.64% |         376      5.96%     87.60% |         415      6.57%     94.17% |         368      5.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total         6313                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       81905      5.56%      5.56% |       97525      6.61%     12.17% |       97401      6.61%     18.78% |       91027      6.17%     24.95% |       96199      6.52%     31.48% |       98055      6.65%     38.13% |       80714      5.47%     43.60% |       94448      6.41%     50.01% |       90510      6.14%     56.15% |       81456      5.52%     61.67% |      100341      6.81%     68.48% |       94450      6.41%     74.88% |       89001      6.04%     80.92% |       95638      6.49%     87.41% |       91675      6.22%     93.63% |       93978      6.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total      1474323                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv |          12     92.31%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |          13     81.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           16                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |          12     92.31%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv |          12     92.31%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          17     13.49%     13.49% |           7      5.56%     19.05% |          12      9.52%     28.57% |           5      3.97%     32.54% |           6      4.76%     37.30% |          10      7.94%     45.24% |           6      4.76%     50.00% |           5      3.97%     53.97% |           5      3.97%     57.94% |           8      6.35%     64.29% |           7      5.56%     69.84% |           8      6.35%     76.19% |           8      6.35%     82.54% |           7      5.56%     88.10% |           7      5.56%     93.65% |           8      6.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total          126                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |         550      7.32%      7.32% |         506      6.74%     14.06% |         584      7.78%     21.83% |         491      6.54%     28.37% |         537      7.15%     35.52% |         503      6.70%     42.22% |         439      5.84%     48.06% |         420      5.59%     53.65% |         407      5.42%     59.07% |         403      5.37%     64.44% |         449      5.98%     70.42% |         413      5.50%     75.92% |         453      6.03%     81.95% |         364      4.85%     86.79% |         493      6.56%     93.36% |         499      6.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         7511                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |         102      8.89%      8.89% |          81      7.06%     15.94% |          49      4.27%     20.21% |          62      5.40%     25.61% |          67      5.84%     31.45% |          77      6.71%     38.15% |          67      5.84%     43.99% |          62      5.40%     49.39% |          69      6.01%     55.40% |          87      7.58%     62.98% |          81      7.06%     70.03% |          39      3.40%     73.43% |          60      5.23%     78.66% |          78      6.79%     85.45% |          76      6.62%     92.07% |          91      7.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total         1148                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          35     13.21%     13.21% |          12      4.53%     17.74% |          32     12.08%     29.81% |           8      3.02%     32.83% |           8      3.02%     35.85% |          23      8.68%     44.53% |           5      1.89%     46.42% |          21      7.92%     54.34% |          14      5.28%     59.62% |           8      3.02%     62.64% |          11      4.15%     66.79% |          15      5.66%     72.45% |          18      6.79%     79.25% |          21      7.92%     87.17% |          17      6.42%     93.58% |          17      6.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total          265                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |         300      5.96%      5.96% |         296      5.88%     11.83% |         304      6.04%     17.87% |         320      6.35%     24.23% |         306      6.08%     30.30% |         297      5.90%     36.20% |         308      6.12%     42.32% |         322      6.39%     48.71% |         350      6.95%     55.66% |         322      6.39%     62.05% |         313      6.22%     68.27% |         325      6.45%     74.72% |         319      6.33%     81.06% |         325      6.45%     87.51% |         324      6.43%     93.94% |         305      6.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total         5036                       (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           2     28.57%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1085      6.56%      6.56% |        1092      6.60%     13.16% |         991      5.99%     19.15% |        1031      6.23%     25.38% |         976      5.90%     31.28% |        1061      6.41%     37.70% |        1044      6.31%     44.01% |        1055      6.38%     50.39% |        1063      6.43%     56.81% |        1025      6.20%     63.01% |        1027      6.21%     69.22% |        1007      6.09%     75.31% |         987      5.97%     81.27% |        1066      6.44%     87.72% |         994      6.01%     93.73% |        1038      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        16542                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |         160     28.42%     28.42% |          25      4.44%     32.86% |          12      2.13%     34.99% |          26      4.62%     39.61% |          93     16.52%     56.13% |           2      0.36%     56.48% |           3      0.53%     57.02% |          73     12.97%     69.98% |           2      0.36%     70.34% |           1      0.18%     70.52% |          16      2.84%     73.36% |          13      2.31%     75.67% |          66     11.72%     87.39% |           8      1.42%     88.81% |          34      6.04%     94.85% |          29      5.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total          563                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           6     12.24%     12.24% |           7     14.29%     26.53% |           2      4.08%     30.61% |           4      8.16%     38.78% |           6     12.24%     51.02% |           4      8.16%     59.18% |           2      4.08%     63.27% |           5     10.20%     73.47% |           4      8.16%     81.63% |           2      4.08%     85.71% |           1      2.04%     87.76% |           0      0.00%     87.76% |           3      6.12%     93.88% |           2      4.08%     97.96% |           1      2.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           49                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           3      2.29%      2.29% |          10      7.63%      9.92% |          13      9.92%     19.85% |           4      3.05%     22.90% |          11      8.40%     31.30% |           5      3.82%     35.11% |           7      5.34%     40.46% |           6      4.58%     45.04% |           7      5.34%     50.38% |           9      6.87%     57.25% |          10      7.63%     64.89% |           9      6.87%     71.76% |          17     12.98%     84.73% |           9      6.87%     91.60% |           9      6.87%     98.47% |           2      1.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total          131                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |         638      9.51%      9.51% |         439      6.54%     16.05% |         464      6.92%     22.97% |         458      6.83%     29.80% |         493      7.35%     37.14% |         215      3.20%     40.35% |         159      2.37%     42.72% |         355      5.29%     48.01% |         239      3.56%     51.57% |         106      1.58%     53.15% |         370      5.51%     58.67% |         282      4.20%     62.87% |         792     11.81%     74.68% |         205      3.06%     77.73% |         726     10.82%     88.55% |         768     11.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         6709                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |          15      7.85%      7.85% |          11      5.76%     13.61% |          11      5.76%     19.37% |          10      5.24%     24.61% |          11      5.76%     30.37% |           3      1.57%     31.94% |           5      2.62%     34.55% |          62     32.46%     67.02% |           3      1.57%     68.59% |           5      2.62%     71.20% |           6      3.14%     74.35% |           7      3.66%     78.01% |          13      6.81%     84.82% |          14      7.33%     92.15% |           4      2.09%     94.24% |          11      5.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total          191                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           6      7.06%      7.06% |           8      9.41%     16.47% |           9     10.59%     27.06% |           2      2.35%     29.41% |           6      7.06%     36.47% |           3      3.53%     40.00% |           2      2.35%     42.35% |           3      3.53%     45.88% |           6      7.06%     52.94% |           9     10.59%     63.53% |           1      1.18%     64.71% |           6      7.06%     71.76% |           9     10.59%     82.35% |           2      2.35%     84.71% |           9     10.59%     95.29% |           4      4.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           85                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       82648      5.57%      5.57% |       98496      6.63%     12.20% |       97957      6.60%     18.80% |       91661      6.17%     24.97% |       96615      6.51%     31.48% |       98759      6.65%     38.13% |       81243      5.47%     43.60% |       95056      6.40%     50.00% |       91385      6.15%     56.15% |       82243      5.54%     61.69% |      100785      6.79%     68.48% |       95031      6.40%     74.88% |       89789      6.05%     80.93% |       96244      6.48%     87.41% |       92343      6.22%     93.63% |       94625      6.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      1484880                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |          45     27.95%     27.95% |          12      7.45%     35.40% |           6      3.73%     39.13% |           9      5.59%     44.72% |          25     15.53%     60.25% |           2      1.24%     61.49% |           2      1.24%     62.73% |           3      1.86%     64.60% |           4      2.48%     67.08% |           1      0.62%     67.70% |           6      3.73%     71.43% |          18     11.18%     82.61% |          14      8.70%     91.30% |           9      5.59%     96.89% |           3      1.86%     98.76% |           2      1.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total          161                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           9     36.00%     36.00% |           2      8.00%     44.00% |           1      4.00%     48.00% |           0      0.00%     48.00% |           3     12.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2      8.00%     68.00% |           0      0.00%     68.00% |           2      8.00%     76.00% |           1      4.00%     80.00% |           0      0.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           2      8.00%     96.00% |           1      4.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           25                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           1      4.76%      4.76% |           0      0.00%      4.76% |           6     28.57%     33.33% |           0      0.00%     33.33% |           2      9.52%     42.86% |           0      0.00%     42.86% |           2      9.52%     52.38% |           1      4.76%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     14.29%     71.43% |           1      4.76%     76.19% |           1      4.76%     80.95% |           1      4.76%     85.71% |           1      4.76%     90.48% |           2      9.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           4     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           2     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           3     25.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total           12                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         376      8.03%      8.03% |         273      5.83%     13.86% |         286      6.11%     19.97% |         315      6.73%     26.70% |         364      7.78%     34.48% |         158      3.38%     37.86% |         106      2.26%     40.12% |         266      5.68%     45.80% |         168      3.59%     49.39% |          77      1.64%     51.04% |         282      6.02%     57.06% |         197      4.21%     61.27% |         610     13.03%     74.30% |         141      3.01%     77.31% |         513     10.96%     88.27% |         549     11.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         4681                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |         122     10.47%     10.47% |          62      5.32%     15.79% |          60      5.15%     20.94% |          72      6.18%     27.12% |         101      8.67%     35.79% |          65      5.58%     41.37% |          60      5.15%     46.52% |          68      5.84%     52.36% |          77      6.61%     58.97% |          71      6.09%     65.06% |          56      4.81%     69.87% |          59      5.06%     74.94% |          80      6.87%     81.80% |          33      2.83%     84.64% |          91      7.81%     92.45% |          88      7.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1165                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock |         254     11.69%     11.69% |         172      7.92%     19.60% |         196      9.02%     28.62% |         151      6.95%     35.57% |         125      5.75%     41.33% |          62      2.85%     44.18% |          64      2.95%     47.12% |          88      4.05%     51.17% |          69      3.18%     54.35% |          43      1.98%     56.33% |         112      5.15%     61.48% |         110      5.06%     66.54% |         205      9.43%     75.98% |          83      3.82%     79.80% |         235     10.81%     90.61% |         204      9.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total         2173                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      3.33%     20.00% |           3     10.00%     30.00% |           3     10.00%     40.00% |           1      3.33%     43.33% |           1      3.33%     46.67% |           1      3.33%     50.00% |           4     13.33%     63.33% |           1      3.33%     66.67% |           5     16.67%     83.33% |           5     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total           30                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data |         166      9.74%      9.74% |         124      7.28%     17.02% |         144      8.45%     25.47% |         120      7.04%     32.51% |          93      5.46%     37.97% |          38      2.23%     40.20% |          35      2.05%     42.25% |          79      4.64%     46.89% |          52      3.05%     49.94% |          25      1.47%     51.41% |          91      5.34%     56.75% |          93      5.46%     62.21% |         183     10.74%     72.95% |          73      4.28%     77.23% |         214     12.56%     89.79% |         174     10.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total         1704                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |          88     18.76%     18.76% |          48     10.23%     29.00% |          52     11.09%     40.09% |          31      6.61%     46.70% |          32      6.82%     53.52% |          24      5.12%     58.64% |          29      6.18%     64.82% |           9      1.92%     66.74% |          17      3.62%     70.36% |          18      3.84%     74.20% |          21      4.48%     78.68% |          17      3.62%     82.30% |          22      4.69%     86.99% |          10      2.13%     89.13% |          21      4.48%     93.60% |          30      6.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total          469                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           3     21.43%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           4     28.57%     71.43% |           0      0.00%     71.43% |           2     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1      7.14%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total           14                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           0      0.00%      0.00% |           5     21.74%     21.74% |           2      8.70%     30.43% |           2      8.70%     39.13% |           0      0.00%     39.13% |           1      4.35%     43.48% |           0      0.00%     43.48% |           0      0.00%     43.48% |           0      0.00%     43.48% |           2      8.70%     52.17% |           0      0.00%     52.17% |           3     13.04%     65.22% |           0      0.00%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           6     26.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total           23                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           1      5.88%      5.88% |           0      0.00%      5.88% |           2     11.76%     17.65% |           0      0.00%     17.65% |           7     41.18%     58.82% |           1      5.88%     64.71% |           0      0.00%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total           17                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |         498      8.52%      8.52% |         335      5.73%     14.25% |         346      5.92%     20.17% |         387      6.62%     26.79% |         465      7.95%     34.74% |         223      3.81%     38.56% |         166      2.84%     41.40% |         334      5.71%     47.11% |         245      4.19%     51.30% |         148      2.53%     53.83% |         338      5.78%     59.61% |         256      4.38%     63.99% |         690     11.80%     75.80% |         174      2.98%     78.77% |         604     10.33%     89.10% |         637     10.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         5846                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     40109835                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     4.346308                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.198705                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    16.897685                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    38785058     96.70%     96.70% |     1288309      3.21%     99.91% |       30541      0.08%     99.99% |        4631      0.01%    100.00% |        1193      0.00%    100.00% |          88      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     40109835                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     38434542                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    38434542    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     38434542                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      1675293                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    81.117256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    76.652409                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    26.182416                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |      350516     20.92%     20.92% |     1288309     76.90%     97.82% |       30541      1.82%     99.65% |        4631      0.28%     99.92% |        1193      0.07%     99.99% |          88      0.01%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      1675293                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      9143976                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.714162                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.027626                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    10.701708                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     9098080     99.50%     99.50% |       28515      0.31%     99.81% |        5702      0.06%     99.87% |        8659      0.09%     99.97% |        2861      0.03%    100.00% |         159      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      9143976                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      9090564                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     9090564    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      9090564                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        53412                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   123.262394                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   106.194958                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    68.890607                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        7516     14.07%     14.07% |       28515     53.39%     67.46% |        5702     10.68%     78.13% |        8659     16.21%     94.35% |        2861      5.36%     99.70% |         159      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        53412                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    213993003                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.069924                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.003979                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.486847                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   213859745     99.94%     99.94% |      125648      0.06%    100.00% |        4433      0.00%    100.00% |        2729      0.00%    100.00% |         439      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    213993003                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    213793118                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   213793118    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    213793118                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       199885                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    75.859314                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    70.213422                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    31.972363                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       66627     33.33%     33.33% |      125648     62.86%     96.19% |        4433      2.22%     98.41% |        2729      1.37%     99.78% |         439      0.22%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       199885                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples        81807                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     7.528207                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.311029                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    29.483199                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |       77714     95.00%     95.00% |        2876      3.52%     98.51% |         686      0.84%     99.35% |         403      0.49%     99.84% |          98      0.12%     99.96% |          27      0.03%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total        81807                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples        76990                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       76990    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total        76990                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         4817                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   111.868383                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    99.404203                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    56.524879                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |         724     15.03%     15.03% |        2876     59.71%     74.74% |         686     14.24%     88.98% |         403      8.37%     97.34% |          98      2.03%     99.38% |          27      0.56%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         4817                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        26115                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    32.423128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     4.144298                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    51.731705                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       18854     72.20%     72.20% |        5845     22.38%     94.58% |        1092      4.18%     98.76% |         250      0.96%     99.72% |          70      0.27%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        26115                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        17957                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       17957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        17957                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         8158                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   101.590218                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    94.744647                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    40.114363                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         897     11.00%     11.00% |        5845     71.65%     82.64% |        1092     13.39%     96.03% |         250      3.06%     99.09% |          70      0.86%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         8158                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        26115                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       26115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        26115                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        26115                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       26115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        26115                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count          942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count          942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count          942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count          942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count          941                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count          941                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count          941                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count          941                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time         9548                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time     9.154362                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time        27000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    25.886865                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         1073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         1073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_stall_time         7688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.requestToMemory.m_avg_stall_time     7.164958                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         1073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    12.115564                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         1073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         1028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         1028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_stall_time         7032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.requestToMemory.m_avg_stall_time     6.840467                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         1028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    26.750973                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         1028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.requestToMemory.m_avg_stall_time     0.655610                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time         5500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time     5.365854                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count          989                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count          989                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_stall_time        17876                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.requestToMemory.m_avg_stall_time    18.074823                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count          989                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time        43000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    43.478261                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count          989                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.requestToMemory.m_avg_stall_time     0.685714                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     7.653061                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl16.requestToDir.m_msg_count          944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_msg_count          944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_msg_count          944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.responseFromDir.m_avg_stall_time     6.885593                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromMemory.m_msg_count          944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl17.requestToDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_stall_time        11688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.requestToMemory.m_avg_stall_time    12.061920                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseFromDir.m_stall_time        22000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.responseFromDir.m_avg_stall_time    22.703818                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl18.requestToDir.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.requestToMemory.m_avg_stall_time     0.676737                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromDir.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.responseFromDir.m_avg_stall_time     7.049345                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromMemory.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl19.requestToDir.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.requestToMemory.m_avg_stall_time     0.674699                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromDir.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseFromDir.m_stall_time        13500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.responseFromDir.m_avg_stall_time    13.554217                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromMemory.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count          916                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count          916                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_stall_time         1344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.requestToMemory.m_avg_stall_time     1.467249                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count          916                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     6.550218                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count          916                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl20.requestToDir.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_stall_time        14032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.requestToMemory.m_avg_stall_time    14.032000                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromDir.m_msg_count         1002                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseFromDir.m_stall_time        30000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.responseFromDir.m_avg_stall_time    29.940120                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromMemory.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl21.requestToDir.m_msg_count         1041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_msg_count         1041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_stall_time         6016                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.requestToMemory.m_avg_stall_time     5.779059                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromDir.m_msg_count         1067                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseFromDir.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.responseFromDir.m_avg_stall_time    11.246485                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromMemory.m_msg_count         1041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseToDir.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl22.requestToDir.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_stall_time         3360                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.requestToMemory.m_avg_stall_time     3.373494                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromDir.m_msg_count          998                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseFromDir.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.responseFromDir.m_avg_stall_time    25.050100                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromMemory.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl23.requestToDir.m_msg_count          984                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_msg_count          984                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_stall_time         7204                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.requestToMemory.m_avg_stall_time     7.321138                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromDir.m_msg_count          986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseFromDir.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.responseFromDir.m_avg_stall_time    25.354970                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromMemory.m_msg_count          984                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl24.requestToDir.m_msg_count         1039                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_msg_count         1039                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_stall_time         5516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.requestToMemory.m_avg_stall_time     5.308951                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromDir.m_msg_count         1039                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromDir.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.responseFromDir.m_avg_stall_time     8.662175                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromMemory.m_msg_count         1039                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl25.requestToDir.m_msg_count         1038                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_msg_count         1038                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_stall_time         9548                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.requestToMemory.m_avg_stall_time     9.198459                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromDir.m_msg_count         1038                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_stall_time        35000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.responseFromDir.m_avg_stall_time    33.718690                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromMemory.m_msg_count         1038                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl26.requestToDir.m_msg_count         1020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_msg_count         1020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_stall_time         2188                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.requestToMemory.m_avg_stall_time     2.145098                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromDir.m_msg_count         1020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseFromDir.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.responseFromDir.m_avg_stall_time    12.254902                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromMemory.m_msg_count         1020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl27.requestToDir.m_msg_count         1002                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_msg_count         1002                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_stall_time         5516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.requestToMemory.m_avg_stall_time     5.504990                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromDir.m_msg_count         1002                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseFromDir.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.responseFromDir.m_avg_stall_time     7.984032                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromMemory.m_msg_count         1002                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl28.requestToDir.m_msg_count         1017                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_msg_count         1017                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_stall_time         7204                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.requestToMemory.m_avg_stall_time     7.083579                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromDir.m_msg_count         1017                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseFromDir.m_stall_time        28500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.responseFromDir.m_avg_stall_time    28.023599                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromMemory.m_msg_count         1017                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl29.requestToDir.m_msg_count         1021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_msg_count         1021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_stall_time        10860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.requestToMemory.m_avg_stall_time    10.636631                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromDir.m_msg_count         1021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseFromDir.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.responseFromDir.m_avg_stall_time    15.181195                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromMemory.m_msg_count         1021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count          930                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count          930                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_stall_time          172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.requestToMemory.m_avg_stall_time     0.184946                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count          930                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     1.612903                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count          930                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl30.requestToDir.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_stall_time        19204                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.requestToMemory.m_avg_stall_time    18.995054                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromDir.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseFromDir.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.responseFromDir.m_avg_stall_time    28.684471                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl31.requestToDir.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_stall_time         9032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.requestToMemory.m_avg_stall_time     9.086519                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromDir.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseFromDir.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.responseFromDir.m_avg_stall_time    33.199195                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromMemory.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_stall_time        13220                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.requestToMemory.m_avg_stall_time    13.489796                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        59500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    60.714286                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count          972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count          972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_stall_time        23564                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.requestToMemory.m_avg_stall_time    24.242798                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count          972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        45000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    46.296296                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count          972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_stall_time        24924                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.requestToMemory.m_avg_stall_time    25.668383                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time        57000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    58.702369                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count          966                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count          966                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_stall_time        17736                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.requestToMemory.m_avg_stall_time    18.360248                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count          966                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time        51500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    53.312629                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count          966                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         1066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         1066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_stall_time        13204                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.requestToMemory.m_avg_stall_time    12.386492                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         1066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    24.390244                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         1066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_stall_time         8376                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.requestToMemory.m_avg_stall_time     7.894439                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time        36500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    34.401508                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         2859                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         2859                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.requestToDir.m_stall_time    211147000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dma_cntrl0.requestToDir.m_avg_stall_time 73853.445261                       # Average stall ticks per message ((Tick/Count))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         2859                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       145323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    34.753425                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    30.260453                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    15.820723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31        48024     33.05%     33.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63        91612     63.04%     96.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95         5672      3.90%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       145323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      1747600                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        70427                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      1818027                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits      7856564                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         8212                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses      7864776                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      9682803                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count       141000                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time    276002000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1957.460993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count          871                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         1245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time      2482500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time  1993.975904                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count       144452                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        63330                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples       156703                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    27.835472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    24.773256                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    12.196954                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31        82898     52.90%     52.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63        73582     46.96%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95          210      0.13%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127            2      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            3      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total       156703                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1795025                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        74351                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1869376                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits      8434476                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses        15376                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses      8449852                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count     10319228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.000257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count       154283                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time    284550000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1844.338002                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         1527                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         1996                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time      2981500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time  1493.737475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count       155176                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        65982                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       234117                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    25.820709                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    23.271695                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    11.239287                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31       157524     67.28%     67.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63        76183     32.54%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95          283      0.12%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127          109      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-223            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       234117                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      3394863                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses       121987                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      3516850                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits     15420466                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         7119                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses     15427585                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count     18944435                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      1990000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count          565                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     0.105044                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count       232413                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time    410725000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1767.220422                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count         1134                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         1435                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time      1427000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time   994.425087                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count       232983                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count       104341                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples        99056                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    28.491459                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    25.723680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    12.900870                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31        64255     64.87%     64.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63        34271     34.60%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95          353      0.36%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127          148      0.15%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           16      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-223            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        99056                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      1735423                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        50647                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      1786070                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits      7821159                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         4774                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses      7825933                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      9612003                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      1590500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count          410                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     0.165470                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        97720                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time    179535500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1837.244167                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count         1006                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         1175                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time       498500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time   424.255319                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        98050                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        43036                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples       102157                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    28.862447                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    25.810564                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    12.825010                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31        57595     56.38%     56.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63        44025     43.10%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95          350      0.34%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127          148      0.14%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159           21      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            6      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::224-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-287            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       102157                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1722755                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        50279                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1773034                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits      7778616                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         4688                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses      7783304                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      9556338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count       101265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time    188139500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1857.892658                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count          656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count          822                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time       881500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time  1072.384428                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count       101501                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        46904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples       106466                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    30.673558                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    26.710363                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    15.421565                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63       105235     98.84%     98.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         1114      1.05%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191          106      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       106466                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1727858                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        55512                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1783370                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits      7784559                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         5355                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses      7789914                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      9573284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       253500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count          160                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     0.026480                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count       105054                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time    205315500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1954.380604                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         1055                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         1258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time      1609000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time  1279.014308                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count       105411                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        44907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       108634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    31.748431                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    28.237194                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    15.234870                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63       107310     98.78%     98.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         1183      1.09%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191          126      0.12%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            9      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       108634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      1724941                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        56644                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      1781585                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits      7805565                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         4490                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses      7810055                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      9591640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      1162000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count          448                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     0.121147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count       107593                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time    228586000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  2124.543418                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count          745                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count          926                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      1137000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time  1227.861771                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count       107889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        47031                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       135249                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    37.540440                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    34.562665                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    13.475192                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63       133924     99.02%     99.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         1181      0.87%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191          133      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       135249                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      1715544                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        71504                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      1787048                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits      7826726                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         5007                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses      7831733                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      9618781                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       896000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count          286                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     0.093151                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count       134129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time    231011000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1722.304647                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count          745                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count          941                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time       608500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   646.652497                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count       134504                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        58245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.delayHistogram::samples       123002                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::mean    31.510723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::gmean    28.659234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::stdev    14.327782                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::0-63       121388     98.69%     98.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::64-127         1440      1.17%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::128-191          156      0.13%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::192-255           11      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::256-319            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::total       123002                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_hits      1753970                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_misses        64821                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_accesses      1818791                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_hits      7930000                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_misses         6826                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_accesses      7936826                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.mandatoryQueue.m_msg_count      9755617                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.mandatoryQueue.m_stall_time      1363500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.mandatoryQueue.m_stall_count          598                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_avg_stall_time     0.139766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl16.requestFromL1Cache.m_msg_count       121123                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.requestFromL1Cache.m_stall_time    222864000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.requestFromL1Cache.m_avg_stall_time  1839.980846                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.requestToL1Cache.m_msg_count         1392                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_msg_count         1715                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_stall_time      1551500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.responseFromL1Cache.m_avg_stall_time   904.664723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.responseToL1Cache.m_msg_count       121610                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_msg_count        50461                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.delayHistogram::samples       126257                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::mean    39.812351                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::gmean    38.436679                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::stdev    11.108082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::0-63       125133     99.11%     99.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::64-127          919      0.73%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::128-191          184      0.15%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::192-255           17      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::total       126257                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_hits      1757756                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_misses        63445                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_accesses      1821201                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_hits      7953268                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_misses         7215                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_accesses      7960483                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.mandatoryQueue.m_msg_count      9781684                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.mandatoryQueue.m_stall_time      1553000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.mandatoryQueue.m_stall_count          706                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_avg_stall_time     0.158766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl17.requestFromL1Cache.m_msg_count       124223                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.requestFromL1Cache.m_stall_time    244018500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.requestFromL1Cache.m_avg_stall_time  1964.358452                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.requestToL1Cache.m_msg_count         1518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_msg_count         1910                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_stall_time      1690000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.responseFromL1Cache.m_avg_stall_time   884.816754                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.responseToL1Cache.m_msg_count       124739                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_msg_count        54629                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.delayHistogram::samples       100845                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::mean    39.082751                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::gmean    37.504972                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::stdev    12.028474                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::0-63        99670     98.83%     98.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::64-127          958      0.95%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::128-191          199      0.20%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::192-255           16      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::total       100845                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_hits      1737882                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_misses        50825                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_accesses      1788707                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_hits      7829836                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_misses         4823                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_accesses      7834659                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.mandatoryQueue.m_msg_count      9623366                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.mandatoryQueue.m_stall_time       625500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.mandatoryQueue.m_stall_count          379                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_avg_stall_time     0.064998                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl18.requestFromL1Cache.m_msg_count        99378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.requestFromL1Cache.m_stall_time    195391500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.requestFromL1Cache.m_avg_stall_time  1966.144418                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.requestToL1Cache.m_msg_count          982                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_msg_count         1172                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_stall_time       947000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.responseFromL1Cache.m_avg_stall_time   808.020478                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.responseToL1Cache.m_msg_count        99863                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseToL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_msg_count        44576                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.delayHistogram::samples       105133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::mean    38.008836                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::gmean    35.901421                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::stdev    13.357976                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::0-63       103835     98.77%     98.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::64-127         1076      1.02%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::128-191          204      0.19%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::192-255           14      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::total       105133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_hits      1731760                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_misses        51759                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_accesses      1783519                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_hits      7793554                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_misses         5306                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_accesses      7798860                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.mandatoryQueue.m_msg_count      9582379                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.mandatoryQueue.m_stall_time      1379000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.mandatoryQueue.m_stall_count          533                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_avg_stall_time     0.143910                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl19.requestFromL1Cache.m_msg_count       103177                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.requestFromL1Cache.m_stall_time    204710500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.requestFromL1Cache.m_avg_stall_time  1984.071062                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.requestToL1Cache.m_msg_count         1496                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestToL1Cache.m_buf_msgs     0.002371                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_msg_count         1816                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_stall_time      1137000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.responseFromL1Cache.m_avg_stall_time   626.101322                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.responseToL1Cache.m_msg_count       103637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_msg_count        47302                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles               3                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples       130807                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    32.031428                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    28.838968                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    13.747835                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31        64052     48.97%     48.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63        63793     48.77%     97.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95         2955      2.26%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       130807                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       850605                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        49667                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       900272                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits      1902176                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses        42283                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses      1944459                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      2844731                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count       126651                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time    432344000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  3413.664322                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         2500                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         3434                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time      5079500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time  1479.178800                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count       128307                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        37357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.delayHistogram::samples       103074                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::mean    38.520946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::gmean    37.024445                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::stdev    12.280425                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::0-63       101929     98.89%     98.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::64-127          906      0.88%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::128-191          217      0.21%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::192-255           17      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::256-319            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::total       103074                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_hits      1731516                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_misses        50861                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_accesses      1782377                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_hits      7816262                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_misses         4782                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_accesses      7821044                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.mandatoryQueue.m_msg_count      9603421                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.mandatoryQueue.m_stall_time      2522000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.mandatoryQueue.m_stall_count          603                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_avg_stall_time     0.262615                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl20.requestFromL1Cache.m_msg_count       101569                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.requestFromL1Cache.m_stall_time    202538500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.requestFromL1Cache.m_avg_stall_time  1994.097609                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.requestToL1Cache.m_msg_count         1094                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_msg_count         1291                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_stall_time      1375000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.responseFromL1Cache.m_avg_stall_time  1065.065840                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.responseToL1Cache.m_msg_count       101980                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_msg_count        46915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.delayHistogram::samples       135870                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::mean    37.887289                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::gmean    36.622418                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::stdev    11.206955                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::0-63       134844     99.24%     99.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::64-127          782      0.58%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::128-191          152      0.11%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::192-255           84      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::256-319            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::total       135870                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_hits      1710904                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_misses        68462                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_accesses      1779366                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_hits      7769129                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_misses         4956                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_accesses      7774085                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.mandatoryQueue.m_msg_count      9553451                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl21.requestFromL1Cache.m_msg_count       134497                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.requestFromL1Cache.m_stall_time    258327000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.requestFromL1Cache.m_avg_stall_time  1920.689681                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.requestToL1Cache.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestToL1Cache.m_buf_msgs     0.002371                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_msg_count         1241                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_stall_time       762000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.responseFromL1Cache.m_avg_stall_time   614.020951                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.responseToL1Cache.m_msg_count       134845                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_msg_count        61769                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.delayHistogram::samples       127990                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::mean    40.565513                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::gmean    38.548703                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::stdev    13.153005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::0-63       126403     98.76%     98.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::64-127         1341      1.05%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::128-191          137      0.11%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::192-255          103      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::256-319            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::total       127990                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_hits      1715367                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_misses        65662                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_accesses      1781029                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_hits      7773255                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_misses         5210                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_accesses      7778465                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.mandatoryQueue.m_msg_count      9559494                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl22.requestFromL1Cache.m_msg_count       126581                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.requestFromL1Cache.m_stall_time    237512000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.requestFromL1Cache.m_avg_stall_time  1876.363751                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.requestToL1Cache.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_msg_count         1207                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_stall_time       807500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.responseFromL1Cache.m_avg_stall_time   669.014085                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.responseToL1Cache.m_msg_count       126985                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_msg_count        56431                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.delayHistogram::samples       130576                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::mean    37.034815                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::gmean    35.771285                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::stdev    11.672587                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::0-63       129590     99.24%     99.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::64-127          712      0.55%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::128-191          151      0.12%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::192-255          117      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::256-319            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::total       130576                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_hits      1705974                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_misses        65106                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_accesses      1771080                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_hits      7746133                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_misses         4780                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_accesses      7750913                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.mandatoryQueue.m_msg_count      9521993                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.mandatoryQueue.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl23.requestFromL1Cache.m_msg_count       129210                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.requestFromL1Cache.m_stall_time    250904500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.requestFromL1Cache.m_avg_stall_time  1941.834997                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.requestToL1Cache.m_msg_count         1018                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_msg_count         1231                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_stall_time      1091500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.responseFromL1Cache.m_avg_stall_time   886.677498                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.responseToL1Cache.m_msg_count       129558                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_msg_count        60027                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.delayHistogram::samples       127356                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::mean    39.680910                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::gmean    38.283212                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::stdev    11.759632                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::0-63       125934     98.88%     98.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::64-127         1234      0.97%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::128-191           55      0.04%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::192-255          133      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::total       127356                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_hits      1722368                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_misses        66161                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_accesses      1788529                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_hits      7817378                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_misses         5933                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_accesses      7823311                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.mandatoryQueue.m_msg_count      9611840                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl24.requestFromL1Cache.m_msg_count       125963                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.requestFromL1Cache.m_stall_time    234473500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.requestFromL1Cache.m_avg_stall_time  1861.447409                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.requestToL1Cache.m_msg_count         1027                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_msg_count         1362                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_stall_time      2492500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.responseFromL1Cache.m_avg_stall_time  1830.029369                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.responseToL1Cache.m_msg_count       126329                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_msg_count        54831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.delayHistogram::samples       141220                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::mean    44.562066                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::gmean    43.380780                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::stdev    11.621860                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::0-63       137273     97.21%     97.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::64-127         3712      2.63%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::128-191           76      0.05%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::192-255          156      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::total       141220                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_hits      1727342                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_misses        71955                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_accesses      1799297                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_hits      7811711                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_misses         5896                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_accesses      7817607                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.mandatoryQueue.m_msg_count      9616904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl25.requestFromL1Cache.m_msg_count       139740                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.requestFromL1Cache.m_stall_time    269932500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.requestFromL1Cache.m_avg_stall_time  1931.676685                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.requestToL1Cache.m_msg_count          999                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_msg_count         1253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_stall_time      1715500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.responseFromL1Cache.m_avg_stall_time  1369.114126                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.responseToL1Cache.m_msg_count       140221                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_msg_count        62636                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.delayHistogram::samples       138252                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::mean    48.104577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::gmean    46.978764                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::stdev    12.107532                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::0-63       125850     91.03%     91.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::64-127        12094      8.75%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::128-191          126      0.09%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::192-255          174      0.13%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::256-319            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::320-383            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::total       138252                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_hits      1733853                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_misses        71383                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_accesses      1805236                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_hits      7846884                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_misses         6632                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_accesses      7853516                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.mandatoryQueue.m_msg_count      9658752                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.mandatoryQueue.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_avg_stall_time     0.000984                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl26.requestFromL1Cache.m_msg_count       136374                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.requestFromL1Cache.m_stall_time    255257000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.requestFromL1Cache.m_avg_stall_time  1871.742414                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.requestToL1Cache.m_msg_count         1401                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_msg_count         1712                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_stall_time      2504000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.responseFromL1Cache.m_avg_stall_time  1462.616822                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.responseToL1Cache.m_msg_count       136851                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_msg_count        59306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       133045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    30.300237                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    29.276739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     7.781560                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31        72941     54.82%     54.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63        59975     45.08%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95          129      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       133045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      1716138                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        66078                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      1782216                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits      7809036                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         5138                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses      7814174                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      9596390                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count       131747                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time    262476500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1992.276864                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count          857                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         1070                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time       812000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time   758.878505                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count       132188                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        61239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       127416                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    25.141882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    22.839133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    10.246087                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31        90685     71.17%     71.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63        36657     28.77%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           61      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127            4      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       127416                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      1724436                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        66039                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      1790475                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits      7836241                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         5270                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses      7841511                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      9631986                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count       125971                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time    217371500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1725.567789                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count         1049                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count         1286                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time      1208000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time   939.346812                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count       126367                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        55600                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       133082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    30.260216                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    29.266083                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     7.721633                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31        76403     57.41%     57.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63        56475     42.44%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          190      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       133082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1794324                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        65509                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1859833                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits      7980990                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         5153                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses      7986143                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      9845976                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count       131813                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time    264822500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  2009.077253                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count          829                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         1093                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time      1033000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time   945.105215                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count       132253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        61937                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       134156                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    29.546968                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    26.135797                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    13.670362                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31        73979     55.14%     55.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63        59165     44.10%     99.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95          983      0.73%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           20      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       134156                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      1720216                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        68106                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      1788322                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits      7821341                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         5515                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses      7826856                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      9615178                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count       132425                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time    259557500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1960.033981                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         1208                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         1467                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time      1160000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time   790.729380                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count       132948                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        59630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       131519                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    33.853656                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    31.320095                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    13.060012                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31        62221     47.31%     47.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63        68076     51.76%     99.07% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95         1173      0.89%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           37      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       131519                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      1721312                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        67185                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      1788497                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits      7786614                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         4921                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses      7791535                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      9580032                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      1195500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count          328                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     0.124791                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count       130058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time    250981000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1929.762106                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         1089                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         1369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time      1006500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time   735.208181                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count       130430                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        58679                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       113023                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    36.152288                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    31.923192                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    15.334756                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31        38732     34.27%     34.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63        73005     64.59%     98.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95         1195      1.06%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127           63      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159           16      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-223            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       113023                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      1763839                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        60136                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      1823975                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits      7933289                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         7509                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses      7940798                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      9764773                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time       800500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count          201                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     0.081978                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count       110987                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time    185992000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1675.799868                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         1264                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         1626                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time      1428500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time   878.536285                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count       111759                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        44357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       113082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    26.799623                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    25.588780                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     7.969566                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31        83298     73.66%     73.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63        29579     26.16%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95          203      0.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       113082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1762597                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        57169                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1819766                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits      7907890                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         6716                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses      7914606                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      9734372                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.000925                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count       110959                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time    223371500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  2013.099433                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         1434                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         1892                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time      1847500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time   976.479915                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count       111648                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        48150                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles               2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples       297804                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    33.334525                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    29.312277                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    14.550960                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63       293396     98.52%     98.52% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127         4360      1.46%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191           22      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-255           16      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-319           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       297804                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         1935                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        79000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time    40.826873                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         1844                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time      9968000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time  5405.639913                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       211041                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      6692500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          254                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    31.711847                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       125849                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses         3283                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       129132                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       209706                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    123113500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   587.076669                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         2725                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        84038                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples       321327                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    31.932153                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean    28.197886                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    14.199348                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-63       314662     97.93%     97.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::64-127         6640      2.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-191           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::192-255            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total       321327                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count         1894                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time        46000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time    24.287223                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         1644                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time      3572500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time  2173.053528                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count       219482                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time      2486000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count           81                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time    11.326669                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits       118758                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses         3199                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses       121957                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count       218178                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time    127172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   582.884159                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count         2403                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        99442                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples       327896                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean    31.070428                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean    26.989808                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    14.775433                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-63       314442     95.90%     95.90% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::64-127        13447      4.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total       327896                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count         1789                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time    10.899944                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_stall_time       798500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_avg_stall_time   792.162698                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count       224052                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_time      1194000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_count           47                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_avg_stall_time     5.329120                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L2cache.m_demand_hits       121185                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses         2526                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses       123711                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count       223315                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time    110645000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   495.466046                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count         2239                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count       101605                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::samples       315790                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean    30.352256                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean    27.607361                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    12.527037                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-63       310584     98.35%     98.35% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::64-127         5198      1.65%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-191            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total       315790                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count         1745                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     6.303725                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_msg_count          966                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_stall_time       820000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_avg_stall_time   848.861284                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count       218000                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_time      1514000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_count           62                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_avg_stall_time     6.944954                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L2cache.m_demand_hits       121056                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses         2491                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses       123547                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count       217254                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time    110677500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   509.438261                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count         2111                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        95679                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::samples       301718                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean    32.566622                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean    28.735307                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    14.398004                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-63       293859     97.40%     97.40% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::64-127         7838      2.60%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-191           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::192-255            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total       301718                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count         1759                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time        27000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time    15.349630                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_msg_count         2206                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_stall_time      2966000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_avg_stall_time  1344.514959                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count       207588                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_time      3049000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_count          135                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_avg_stall_time    14.687747                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L2cache.m_demand_hits       115325                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses         3259                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses       118584                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count       206088                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time    112227500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   544.561061                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count         2654                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        91476                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples       314446                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean    35.070025                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean    30.908285                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    15.071463                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-63       307574     97.81%     97.81% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::64-127         6861      2.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-191            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total       314446                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count         1755                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time    24.216524                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_msg_count          838                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_stall_time       308500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_avg_stall_time   368.138425                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count       215728                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_time      1411500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_count           49                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_avg_stall_time     6.542962                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L2cache.m_demand_hits       117596                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses         2494                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses       120090                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count       214989                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time    125535500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   583.915921                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count         2012                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        96706                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples       304183                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean    34.893525                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean    31.360359                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    14.602995                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-63       294604     96.85%     96.85% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::64-127         9569      3.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::192-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total       304183                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count         1811                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time        40500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time    22.363335                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_msg_count         1980                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_stall_time      6481500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_avg_stall_time  3273.484848                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count       207625                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_time      1263500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_count           72                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_avg_stall_time     6.085491                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L2cache.m_demand_hits       112784                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses         3165                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses       115949                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count       206271                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time    113734500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   551.383859                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count         2650                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        93908                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples       317252                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean    31.067363                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean    28.089563                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    12.965705                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-63       311296     98.12%     98.12% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::64-127         5952      1.88%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total       317252                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count         1842                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time       199000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time   108.034745                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count         1977                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_stall_time      2699500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_avg_stall_time  1365.452706                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count       218335                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_time      1020000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_count           63                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_avg_stall_time     4.671720                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L2cache.m_demand_hits       121190                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses         3167                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses       124357                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count       217010                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time    115775000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   533.500760                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count         2683                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        96234                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl16.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl17.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl18.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl19.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.delayHistogram::samples       328818                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    31.410887                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    28.550187                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    12.319019                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-63       325973     99.13%     99.13% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::64-127         2835      0.86%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-191            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total       328818                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count         1879                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        26500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time    14.103246                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         1326                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time      1246500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time   940.045249                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count       227431                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time      1407000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count           65                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time     6.186492                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits       127197                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses         2833                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses       130030                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count       226478                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time    132222000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   583.818296                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count         2424                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        98963                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl20.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl21.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl22.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl23.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl24.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl25.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl26.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.delayHistogram::samples       301707                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    31.338139                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean    28.481863                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    13.249149                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-63       298701     99.00%     99.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::64-127         2995      0.99%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-191            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total       301707                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count         1842                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time        46000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time    24.972856                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count         1333                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time      1752000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time  1314.328582                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count       206668                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time      1471000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count           64                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time     7.117696                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits       112848                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses         2792                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses       115640                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count       205719                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time     95043000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   462.003996                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count         2382                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        92657                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.fullyBusyCycles               5                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::samples       325767                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean    29.594204                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean    26.523068                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    12.699948                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-63       323366     99.26%     99.26% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::64-127         2372      0.73%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-191           17      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::192-255            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total       325767                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count         1819                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time        46500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time    25.563496                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_msg_count         1224                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_stall_time      1148500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_avg_stall_time   938.316993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count       225660                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_time      4391000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_count          169                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_avg_stall_time    19.458477                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L2cache.m_demand_hits       126829                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses         2631                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses       129460                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count       224848                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time    102304500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   454.994040                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count         2409                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        97698                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples       330084                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean    30.319779                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean    28.053570                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    11.648260                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-63       326394     98.88%     98.88% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::64-127         3687      1.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total       330084                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count         1861                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time        65500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time    35.196131                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_msg_count          959                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_stall_time      1027500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_avg_stall_time  1071.428571                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count       228679                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_time       663000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_count           22                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_avg_stall_time     2.899261                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L2cache.m_demand_hits       127909                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses         2715                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses       130624                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count       227825                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time    121545500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   533.503786                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count         2146                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        99259                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples       275085                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean    31.061374                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean    27.988326                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    12.158140                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-63       273090     99.27%     99.27% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::64-127         1991      0.72%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-191            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total       275085                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count         1791                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_avg_stall_time    10.329425                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_msg_count          663                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_stall_time       334000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_avg_stall_time   503.770739                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count       191432                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_time       698500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_count           28                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_avg_stall_time     3.648815                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L2cache.m_demand_hits       108343                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses         2373                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses       110716                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count       190850                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time     64058000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   335.645795                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count         2021                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        81632                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples       314598                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean    30.718317                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean    28.557248                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    11.333157                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-63       311319     98.96%     98.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::64-127         3276      1.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total       314598                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count         1797                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_stall_time         4500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_avg_stall_time     2.504174                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_msg_count         1132                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_stall_time      1413000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_avg_stall_time  1248.233216                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count       216546                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_time      2657500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_count          160                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_avg_stall_time    12.272219                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L2cache.m_demand_hits       119436                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses         2662                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses       122098                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count       215681                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time    108770000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   504.309605                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count         2219                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        95833                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples       296603                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean    30.337222                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean    27.479500                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    12.329280                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-63       293466     98.94%     98.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::64-127         3135      1.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total       296603                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count         1820                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time        31500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time    17.307692                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_msg_count         1159                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_stall_time       299000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_avg_stall_time   257.981018                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count       202531                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_time       579500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_count           29                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_avg_stall_time     2.861290                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L2cache.m_demand_hits       109193                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses         2828                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses       112021                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count       201523                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time    100422500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   498.317810                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count         2134                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        91938                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples       279586                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean    29.574353                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean    26.957635                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    12.166693                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-63       277175     99.14%     99.14% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::64-127         2404      0.86%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total       279586                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count         1750                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time    20.285714                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_msg_count          795                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_stall_time       645500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_avg_stall_time   811.949686                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count       195105                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_time       873000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_count           33                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_avg_stall_time     4.474514                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L2cache.m_demand_hits       111107                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses         2542                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses       113649                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count       194313                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time    109068000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   561.300582                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count         1941                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        82540                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs48.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs49.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs50.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs51.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs52.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs53.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs54.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs55.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs56.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs57.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs58.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs59.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs60.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs61.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs62.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs63.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs64.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs65.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs66.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs67.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs68.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs69.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs70.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs71.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs72.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs73.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs74.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs75.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs76.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs77.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs78.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs79.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs80.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs81.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs82.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs83.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs84.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs85.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs86.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs87.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                57794372                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                     11.092974                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.090147                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts      5209998                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps       9687686                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi        11.092974                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.090147                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      6102876                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts      5055520                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      1481680                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       331341                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass          491      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      3632648     37.50%     37.50% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult          679      0.01%     37.51% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv          966      0.01%     37.52% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd       849217      8.77%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt           64      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu      1074200     11.09%     57.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     57.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     57.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       175900      1.82%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd       602700      6.22%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt       588100      6.07%     71.48% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult       874200      9.02%     81.13% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.13% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.13% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead       348314      3.60%     84.88% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       145112      1.50%     86.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead      1133366     11.70%     98.08% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite       186229      1.92%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total      9687686                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       426529                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       300722                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       125673                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       212316                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       214189                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        65632                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        65242                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns       130874                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 32029896.821872                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 25764475.178128                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.445796                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.554204                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      1813021                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses      6102876                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads      9415693                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites      5705181                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses      5055520                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads      4798607                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      2998735                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      1813021                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      3488422                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         2068                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts      5209998                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps        9687686                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.090147                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       426529                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.007380                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses        1482771                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         331439                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses             1092                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses              105                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses        7864924                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              148                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 699826652.217391                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 369185708.104281                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      6443500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    991818500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  12746312500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  16096013001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 20091111907000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                57785600                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                     10.009482                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.099905                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts      5773086                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps      10812899                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi        10.009482                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.099905                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts      6078299                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts      6192141                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts      1513028                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts       351679                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass          497      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      4716215     43.62%     43.62% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         1321      0.01%     43.63% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv         2708      0.03%     43.66% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd       847196      7.84%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt           64      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.49% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu      1070396      9.90%     61.39% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       175198      1.62%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.01% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd       598100      5.53%     68.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt       589999      5.46%     74.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv        60399      0.56%     74.56% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult       871000      8.06%     82.62% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.62% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt        15099      0.14%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     82.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead       386102      3.57%     86.33% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite       166157      1.54%     87.86% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead      1126926     10.42%     98.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite       185522      1.72%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total     10812899                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl       681594                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       550921                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       130517                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       451013                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl       230545                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall        71158                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn        70109                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns       141267                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 31069533.692118                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 26716066.307882                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.462331                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.537669                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts      1864707                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses      6078299                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads      9377069                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites      5680315                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses      6192141                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads      5799296                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      3848137                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs      1864707                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      4044893                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         2898                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts      5773086                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps       10812899                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.099905                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches       681594                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.011795                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses        1514001                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses         351664                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses             1071                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses              159                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses        8449980                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses              128                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 678946565.347826                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 432320380.949622                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1910500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    994908000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  13404636498                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  15615771003                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 20090933825000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles               57847836                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                     5.672217                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                     0.176298                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numInsts     10198453                       # Number of instructions committed (thread level) (Count)
system.switch_cpus10.commitStats0.numOps     18889267                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi        5.672217                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc        0.176298                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts     12133697                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts      9699448                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts      2879111                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts       628779                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass          476      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu      6950609     36.80%     36.80% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult          838      0.00%     36.80% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv         2312      0.01%     36.82% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd      1682333      8.91%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt           96      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd           72      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu      2138795     11.32%     57.05% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0      0.00%     57.05% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt          144      0.00%     57.05% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc       350169      1.85%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift           38      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd      1187916      6.29%     65.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt      1176324      6.23%     71.42% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv       120422      0.64%     72.05% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.05% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult      1740728      9.22%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt        30105      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead       633195      3.35%     84.78% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite       258338      1.37%     86.15% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead      2245916     11.89%     98.04% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite       370441      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total     18889267                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedControl::IsControl       804055                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsDirectControl       558266                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsIndirectControl       245631                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCondControl       394728                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsUncondControl       409311                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCall       125526                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsReturn       125175                       # Class of control type instructions committed (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns       250701                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles 11922994.320085                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles 45924841.679915                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction     0.793890                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction     0.206110                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts      3507890                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpAluAccesses     12133697                       # Number of float alu accesses (Count)
system.switch_cpus10.executeStats0.numFpRegReads     18739472                       # Number of times the floating registers were read (Count)
system.switch_cpus10.executeStats0.numFpRegWrites     11340208                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numIntAluAccesses      9699448                       # Number of integer alu accesses (Count)
system.switch_cpus10.executeStats0.numIntRegReads      9105773                       # Number of times the integer registers were read (Count)
system.switch_cpus10.executeStats0.numIntRegWrites      5707767                       # Number of times the integer registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs      3507890                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numMiscRegReads      6753141                       # Number of times the Misc registers were read (Count)
system.switch_cpus10.executeStats0.numMiscRegWrites         2497                       # Number of times the Misc registers were written (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts     10198453                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps      18889267                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate     0.176298                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.numBranches       804055                       # Number of branches fetched (Count)
system.switch_cpus10.fetchStats0.branchRate     0.013899                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.rdAccesses       2880918                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrAccesses        629043                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.dtb.rdMisses            1809                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrMisses             270                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.itb.wrAccesses      15427896                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.itb.wrMisses             311                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.numTransitions           19                       # Number of power state transitions (Count)
system.switch_cpus10.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::mean 598613550.100000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::stdev 426061727.518779                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::min_value      6405000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::max_value    994569000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::ON  23034258500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::CLK_GATED   5986135501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF 20090933838500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles               57895077                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                    11.174160                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                     0.089492                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numInsts      5181157                       # Number of instructions committed (thread level) (Count)
system.switch_cpus11.commitStats0.numOps      9595271                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi       11.174160                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc        0.089492                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts      6088440                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts      4974237                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts      1462128                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts       321285                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass          402      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu      3577907     37.29%     37.29% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult          579      0.01%     37.30% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv         1829      0.02%     37.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd       842809      8.78%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt           32      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu      1070400     11.16%     57.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0      0.00%     57.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt            0      0.00%     57.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc       176300      1.84%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd       600200      6.26%     65.35% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt       589300      6.14%     71.49% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.12% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.12% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult       876600      9.14%     81.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead       335094      3.49%     84.91% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite       135420      1.41%     86.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead      1127034     11.75%     98.06% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite       185865      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total      9595271                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedControl::IsControl       420114                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsDirectControl       295544                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsIndirectControl       124467                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCondControl       207180                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsUncondControl       212911                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCall        64252                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsReturn        64054                       # Class of control type instructions committed (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns       128306                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles 34985771.434783                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles 22909305.565217                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction     0.395704                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction     0.604296                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts      1783413                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpAluAccesses      6088440                       # Number of float alu accesses (Count)
system.switch_cpus11.executeStats0.numFpRegReads      9412197                       # Number of times the floating registers were read (Count)
system.switch_cpus11.executeStats0.numFpRegWrites      5691141                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numIntAluAccesses      4974237                       # Number of integer alu accesses (Count)
system.switch_cpus11.executeStats0.numIntRegReads      4703677                       # Number of times the integer registers were read (Count)
system.switch_cpus11.executeStats0.numIntRegWrites      2942093                       # Number of times the integer registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs      1783413                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numMiscRegReads      3443782                       # Number of times the Misc registers were read (Count)
system.switch_cpus11.executeStats0.numMiscRegWrites         1486                       # Number of times the Misc registers were written (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts      5181157                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps       9595271                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate     0.089492                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.numBranches       420114                       # Number of branches fetched (Count)
system.switch_cpus11.fetchStats0.branchRate     0.007256                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.rdAccesses       1462706                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrAccesses        321342                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.dtb.rdMisses             580                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrMisses              61                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.itb.wrAccesses       7826015                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.itb.wrMisses              82                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus11.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::mean 797765886.409091                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::stdev 358563194.996647                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::min_value      4226500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::max_value    994817000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::ON  11469539000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::CLK_GATED  17550849501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF 20090933844000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles               57857446                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                    11.230532                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                     0.089043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numInsts      5151799                       # Number of instructions committed (thread level) (Count)
system.switch_cpus12.commitStats0.numOps      9529302                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi       11.230532                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc        0.089043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts      6075440                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts      4920108                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts      1453041                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts       317443                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass          225      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu      3532043     37.07%     37.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult          531      0.01%     37.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv          678      0.01%     37.08% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd       842009      8.84%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt           32      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.92% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu      1068000     11.21%     57.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0      0.00%     57.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt            0      0.00%     57.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc       176100      1.85%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.97% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd       599600      6.29%     65.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt       588700      6.18%     71.44% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.08% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult       875400      9.19%     81.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead       329007      3.45%     84.87% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite       132178      1.39%     86.26% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead      1124034     11.80%     98.06% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite       185265      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total      9529302                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedControl::IsControl       413166                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsDirectControl       289117                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsIndirectControl       123946                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCondControl       202355                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsUncondControl       210788                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCall        63795                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsReturn        63533                       # Class of control type instructions committed (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns       127328                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles 34943590.271885                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles 22913855.728115                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction     0.396040                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction     0.603960                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts      1770484                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpAluAccesses      6075440                       # Number of float alu accesses (Count)
system.switch_cpus12.executeStats0.numFpRegReads      9392797                       # Number of times the floating registers were read (Count)
system.switch_cpus12.executeStats0.numFpRegWrites      5678741                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numIntAluAccesses      4920108                       # Number of integer alu accesses (Count)
system.switch_cpus12.executeStats0.numIntRegReads      4628153                       # Number of times the integer registers were read (Count)
system.switch_cpus12.executeStats0.numIntRegWrites      2900819                       # Number of times the integer registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs      1770484                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numMiscRegReads      3419883                       # Number of times the Misc registers were read (Count)
system.switch_cpus12.executeStats0.numMiscRegWrites         1494                       # Number of times the Misc registers were written (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts      5151799                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps       9529302                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate     0.089043                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.numBranches       413166                       # Number of branches fetched (Count)
system.switch_cpus12.fetchStats0.branchRate     0.007141                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.rdAccesses       1453586                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrAccesses        317502                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.dtb.rdMisses             547                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrMisses              63                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.itb.wrAccesses       7783386                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.itb.wrMisses              82                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus12.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::mean 762656108.739130                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::stdev 373014077.009418                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::min_value      4534000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::max_value    994406000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::ON  11479297000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::CLK_GATED  17541090501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF 20090933845000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles               57790578                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                    11.222082                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                     0.089110                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numInsts      5149720                       # Number of instructions committed (thread level) (Count)
system.switch_cpus13.commitStats0.numOps      9548685                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi       11.222082                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc        0.089110                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts      6086887                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts      4934525                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts      1458015                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts       322483                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass          409      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu      3536818     37.04%     37.04% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult          633      0.01%     37.05% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv         2170      0.02%     37.07% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd       843809      8.84%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt           48      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu      1072400     11.23%     57.14% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0      0.00%     57.14% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt            0      0.00%     57.14% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc       175900      1.84%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.98% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd       598200      6.26%     65.25% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt       588100      6.16%     71.41% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.04% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.04% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult       874200      9.16%     81.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead       330981      3.47%     84.82% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite       136587      1.43%     86.25% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead      1127034     11.80%     98.05% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite       185896      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total      9548685                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedControl::IsControl       409658                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsDirectControl       284792                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsIndirectControl       124762                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCondControl       201540                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsUncondControl       208094                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCall        64675                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsReturn        64349                       # Class of control type instructions committed (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns       129024                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles 34206624.583359                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles 23583953.416641                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction     0.408093                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction     0.591907                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts      1780498                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpAluAccesses      6086887                       # Number of float alu accesses (Count)
system.switch_cpus13.executeStats0.numFpRegReads      9403044                       # Number of times the floating registers were read (Count)
system.switch_cpus13.executeStats0.numFpRegWrites      5689541                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numIntAluAccesses      4934525                       # Number of integer alu accesses (Count)
system.switch_cpus13.executeStats0.numIntRegReads      4668572                       # Number of times the integer registers were read (Count)
system.switch_cpus13.executeStats0.numIntRegWrites      2918530                       # Number of times the integer registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs      1780498                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numMiscRegReads      3419283                       # Number of times the Misc registers were read (Count)
system.switch_cpus13.executeStats0.numMiscRegWrites         1568                       # Number of times the Misc registers were written (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts      5149720                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps       9548685                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate     0.089110                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.numBranches       409658                       # Number of branches fetched (Count)
system.switch_cpus13.fetchStats0.branchRate     0.007089                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.rdAccesses       1458652                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrAccesses        322539                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.dtb.rdMisses             639                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrMisses              60                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.itb.wrAccesses       7789992                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.itb.wrMisses              78                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus13.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::mean 747435413.086957                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::stdev 400385933.043686                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::min_value      2118000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::max_value    994062500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::ON  11829376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::CLK_GATED  17191014501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF 20090933842000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles               57872024                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                    11.192440                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                     0.089346                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numInsts      5170635                       # Number of instructions committed (thread level) (Count)
system.switch_cpus14.commitStats0.numOps      9571678                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi       11.192440                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc        0.089346                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts      6095639                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts      4947266                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts      1461127                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts       317900                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass          278      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu      3554288     37.13%     37.14% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult          516      0.01%     37.14% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv         1028      0.01%     37.15% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd       846009      8.84%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt           32      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu      1071400     11.19%     57.18% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0      0.00%     57.18% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt            0      0.00%     57.18% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc       176200      1.84%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd       602400      6.29%     65.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt       589000      6.15%     71.47% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.10% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult       876000      9.15%     81.26% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead       330893      3.46%     84.87% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite       132236      1.38%     86.25% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead      1130234     11.81%     98.06% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite       185664      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total      9571678                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedControl::IsControl       416054                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsDirectControl       291949                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsIndirectControl       124004                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCondControl       204340                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsUncondControl       211691                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCall        63789                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsReturn        63591                       # Class of control type instructions committed (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns       127380                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles 34222013.873291                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles 23650010.126709                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction     0.408660                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction     0.591340                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts      1779027                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpAluAccesses      6095639                       # Number of float alu accesses (Count)
system.switch_cpus14.executeStats0.numFpRegReads      9415696                       # Number of times the floating registers were read (Count)
system.switch_cpus14.executeStats0.numFpRegWrites      5698541                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numIntAluAccesses      4947266                       # Number of integer alu accesses (Count)
system.switch_cpus14.executeStats0.numIntRegReads      4654506                       # Number of times the integer registers were read (Count)
system.switch_cpus14.executeStats0.numIntRegWrites      2918063                       # Number of times the integer registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs      1779027                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numMiscRegReads      3437161                       # Number of times the Misc registers were read (Count)
system.switch_cpus14.executeStats0.numMiscRegWrites         1438                       # Number of times the Misc registers were written (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts      5170635                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps       9571678                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate     0.089346                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.numBranches       416054                       # Number of branches fetched (Count)
system.switch_cpus14.fetchStats0.branchRate     0.007189                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.rdAccesses       1461682                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrAccesses        317956                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.dtb.rdMisses             557                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrMisses              59                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.itb.wrAccesses       7810133                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.itb.wrMisses              78                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus14.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::mean 746719304.391304                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::stdev 382769970.812659                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::min_value      1604000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::max_value    994406000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::ON  11845835500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::CLK_GATED  17174544001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF 20090933853000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles               57876441                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                    11.166753                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                     0.089552                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numInsts      5182925                       # Number of instructions committed (thread level) (Count)
system.switch_cpus15.commitStats0.numOps      9603257                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi       11.166753                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc        0.089552                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts      6094539                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts      4976969                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts      1463061                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts       320069                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass          312      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu      3588017     37.36%     37.37% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult          563      0.01%     37.37% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv          994      0.01%     37.38% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd       843609      8.78%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt           32      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu      1074400     11.19%     57.35% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0      0.00%     57.35% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt            0      0.00%     57.35% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc       176000      1.83%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd       597500      6.22%     65.41% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt       588400      6.13%     71.54% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult       874800      9.11%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead       334727      3.49%     84.92% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite       133905      1.39%     86.31% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead      1128334     11.75%     98.06% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite       186164      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total      9603257                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedControl::IsControl       422611                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsDirectControl       298099                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsIndirectControl       124395                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCondControl       206203                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsUncondControl       216385                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCall        64244                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsReturn        63982                       # Class of control type instructions committed (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns       128226                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles 32202675.896718                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles 25673765.103282                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction     0.443596                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction     0.556404                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts      1783130                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpAluAccesses      6094539                       # Number of float alu accesses (Count)
system.switch_cpus15.executeStats0.numFpRegReads      9415696                       # Number of times the floating registers were read (Count)
system.switch_cpus15.executeStats0.numFpRegWrites      5696941                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numIntAluAccesses      4976969                       # Number of integer alu accesses (Count)
system.switch_cpus15.executeStats0.numIntRegReads      4685580                       # Number of times the integer registers were read (Count)
system.switch_cpus15.executeStats0.numIntRegWrites      2939776                       # Number of times the integer registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs      1783130                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numMiscRegReads      3451401                       # Number of times the Misc registers were read (Count)
system.switch_cpus15.executeStats0.numMiscRegWrites         1681                       # Number of times the Misc registers were written (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts      5182925                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps       9603257                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate     0.089552                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.numBranches       422611                       # Number of branches fetched (Count)
system.switch_cpus15.fetchStats0.branchRate     0.007302                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.rdAccesses       1463906                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrAccesses        320174                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.dtb.rdMisses             847                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrMisses             108                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.itb.wrAccesses       7831843                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.itb.wrMisses             110                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus15.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::mean 734540568.227273                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::stdev 363044958.829583                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::min_value      2227000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::max_value    994366500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::ON  12860474000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::CLK_GATED  16159892501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF 20090933866000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus16.numCycles               57883505                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus16.cpi                    10.931384                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus16.ipc                     0.091480                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus16.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus16.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus16.commitStats0.numInsts      5295167                       # Number of instructions committed (thread level) (Count)
system.switch_cpus16.commitStats0.numOps      9868793                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus16.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus16.commitStats0.cpi       10.931384                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus16.commitStats0.ipc        0.091480                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus16.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus16.commitStats0.numFpInsts      6080989                       # Number of float instructions (Count)
system.switch_cpus16.commitStats0.numIntInsts      5246161                       # Number of integer instructions (Count)
system.switch_cpus16.commitStats0.numLoadInsts      1483129                       # Number of load instructions (Count)
system.switch_cpus16.commitStats0.numStoreInsts       331187                       # Number of store instructions (Count)
system.switch_cpus16.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus16.commitStats0.committedInstType::No_OpClass          483      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntAlu      3823548     38.74%     38.75% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntMult          733      0.01%     38.76% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntDiv         2656      0.03%     38.78% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatAdd       851209      8.63%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCmp            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCvt           48      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMult            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatDiv            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMisc            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAdd            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.41% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAlu      1074000     10.88%     58.29% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCmp            0      0.00%     58.29% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCvt            0      0.00%     58.29% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMisc       174200      1.77%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMult            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShift            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdDiv            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.06% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAdd       594100      6.02%     66.08% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.08% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.08% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCvt       591800      6.00%     72.07% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.69% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.69% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMult       866200      8.78%     81.46% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAes            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::Matrix            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixMov            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixOP            0      0.00%     81.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemRead       354194      3.59%     85.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemWrite       145190      1.47%     86.68% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemRead      1128935     11.44%     98.12% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemWrite       185997      1.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::total      9868793                       # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedControl::IsControl       478334                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsDirectControl       352360                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsIndirectControl       125846                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCondControl       251747                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsUncondControl       226563                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCall        65791                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsReturn        65433                       # Class of control type instructions committed (Count)
system.switch_cpus16.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus16.exec_context.thread_0.numCallsReturns       131224                       # Number of times a function call or return occured (Count)
system.switch_cpus16.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus16.exec_context.thread_0.numIdleCycles 33073666.359404                       # Number of idle cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.numBusyCycles 24809838.640596                       # Number of busy cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.notIdleFraction     0.428617                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus16.exec_context.thread_0.idleFraction     0.571383                       # Percentage of idle cycles (Ratio)
system.switch_cpus16.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus16.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus16.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus16.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus16.executeStats0.numStoreInsts      1814316                       # Number of stores executed (Count)
system.switch_cpus16.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus16.executeStats0.numFpAluAccesses      6080989                       # Number of float alu accesses (Count)
system.switch_cpus16.executeStats0.numFpRegReads      9362145                       # Number of times the floating registers were read (Count)
system.switch_cpus16.executeStats0.numFpRegWrites      5681341                       # Number of times the floating registers were written (Count)
system.switch_cpus16.executeStats0.numIntAluAccesses      5246161                       # Number of integer alu accesses (Count)
system.switch_cpus16.executeStats0.numIntRegReads      4951723                       # Number of times the integer registers were read (Count)
system.switch_cpus16.executeStats0.numIntRegWrites      3129068                       # Number of times the integer registers were written (Count)
system.switch_cpus16.executeStats0.numMemRefs      1814316                       # Number of memory refs (Count)
system.switch_cpus16.executeStats0.numMiscRegReads      3589548                       # Number of times the Misc registers were read (Count)
system.switch_cpus16.executeStats0.numMiscRegWrites         1918                       # Number of times the Misc registers were written (Count)
system.switch_cpus16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus16.fetchStats0.numInsts      5295167                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.numOps       9868793                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.fetchRate     0.091480                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus16.fetchStats0.numBranches       478334                       # Number of branches fetched (Count)
system.switch_cpus16.fetchStats0.branchRate     0.008264                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus16.mmu.dtb.rdAccesses       1484057                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrAccesses        331301                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.dtb.rdMisses             936                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrMisses             132                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.itb.wrAccesses       7936971                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.itb.wrMisses             145                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus16.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::mean 721519391.347826                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::stdev 383152876.788332                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::min_value      2412000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::max_value    994222500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::ON  12425407500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::CLK_GATED  16594946001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::OFF 20090933879000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus16.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus16.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus17.numCycles               57889814                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus17.cpi                    10.922553                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus17.ipc                     0.091554                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus17.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus17.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus17.commitStats0.numInsts      5300026                       # Number of instructions committed (thread level) (Count)
system.switch_cpus17.commitStats0.numOps      9841631                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus17.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus17.commitStats0.cpi       10.922553                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus17.commitStats0.ipc        0.091554                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus17.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus17.commitStats0.numFpInsts      6084185                       # Number of float instructions (Count)
system.switch_cpus17.commitStats0.numIntInsts      5213326                       # Number of integer instructions (Count)
system.switch_cpus17.commitStats0.numLoadInsts      1483905                       # Number of load instructions (Count)
system.switch_cpus17.commitStats0.numStoreInsts       331901                       # Number of store instructions (Count)
system.switch_cpus17.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus17.commitStats0.committedInstType::No_OpClass          534      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntAlu      3791915     38.53%     38.53% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntMult          768      0.01%     38.54% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntDiv         2319      0.02%     38.57% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatAdd       844409      8.58%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCmp            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCvt           80      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMult            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatDiv            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMisc            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAdd            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAlu      1069600     10.87%     58.02% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCmp            0      0.00%     58.02% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCvt            0      0.00%     58.02% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMisc       176000      1.79%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMult            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShift            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdDiv            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAdd       600500      6.10%     65.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.90% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCvt       589200      5.99%     71.89% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.51% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMult       875000      8.89%     81.40% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAes            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::Matrix            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixMov            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixOP            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemRead       356970      3.63%     85.18% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemWrite       146540      1.49%     86.67% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemRead      1126935     11.45%     98.12% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemWrite       185361      1.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::total      9841631                       # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedControl::IsControl       467003                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsDirectControl       340758                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsIndirectControl       126095                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCondControl       242992                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsUncondControl       223983                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCall        66104                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsReturn        65682                       # Class of control type instructions committed (Count)
system.switch_cpus17.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus17.exec_context.thread_0.numCallsReturns       131786                       # Number of times a function call or return occured (Count)
system.switch_cpus17.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus17.exec_context.thread_0.numIdleCycles 32008752.286915                       # Number of idle cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.numBusyCycles 25881061.713085                       # Number of busy cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.notIdleFraction     0.447075                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus17.exec_context.thread_0.idleFraction     0.552925                       # Percentage of idle cycles (Ratio)
system.switch_cpus17.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus17.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus17.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus17.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus17.executeStats0.numStoreInsts      1815806                       # Number of stores executed (Count)
system.switch_cpus17.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus17.executeStats0.numFpAluAccesses      6084185                       # Number of float alu accesses (Count)
system.switch_cpus17.executeStats0.numFpRegReads      9400141                       # Number of times the floating registers were read (Count)
system.switch_cpus17.executeStats0.numFpRegWrites      5687141                       # Number of times the floating registers were written (Count)
system.switch_cpus17.executeStats0.numIntAluAccesses      5213326                       # Number of integer alu accesses (Count)
system.switch_cpus17.executeStats0.numIntRegReads      4947346                       # Number of times the integer registers were read (Count)
system.switch_cpus17.executeStats0.numIntRegWrites      3112802                       # Number of times the integer registers were written (Count)
system.switch_cpus17.executeStats0.numMemRefs      1815806                       # Number of memory refs (Count)
system.switch_cpus17.executeStats0.numMiscRegReads      3567302                       # Number of times the Misc registers were read (Count)
system.switch_cpus17.executeStats0.numMiscRegWrites         2210                       # Number of times the Misc registers were written (Count)
system.switch_cpus17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus17.fetchStats0.numInsts      5300026                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.numOps       9841631                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.fetchRate     0.091554                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus17.fetchStats0.numBranches       467003                       # Number of branches fetched (Count)
system.switch_cpus17.fetchStats0.branchRate     0.008067                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus17.mmu.dtb.rdAccesses       1485038                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrAccesses        332036                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.dtb.rdMisses            1141                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrMisses             155                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.itb.wrAccesses       7960647                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.itb.wrMisses             164                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus17.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::mean 698211630.478261                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::stdev 410826552.279160                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::min_value      1653500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::max_value    994023000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::ON  12961483000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::CLK_GATED  16058867501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::OFF 20090933882000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus17.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus17.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus18.numCycles               57895912                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus18.cpi                    11.159029                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus18.ipc                     0.089614                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus18.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus18.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus18.commitStats0.numInsts      5188257                       # Number of instructions committed (thread level) (Count)
system.switch_cpus18.commitStats0.numOps      9612698                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus18.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus18.commitStats0.cpi       11.159029                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus18.commitStats0.ipc        0.089614                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus18.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus18.commitStats0.numFpInsts      6089940                       # Number of float instructions (Count)
system.switch_cpus18.commitStats0.numIntInsts      4989689                       # Number of integer instructions (Count)
system.switch_cpus18.commitStats0.numLoadInsts      1464483                       # Number of load instructions (Count)
system.switch_cpus18.commitStats0.numStoreInsts       321380                       # Number of store instructions (Count)
system.switch_cpus18.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus18.commitStats0.committedInstType::No_OpClass          476      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntAlu      3592871     37.38%     37.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntMult          564      0.01%     37.39% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntDiv         1383      0.01%     37.40% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatAdd       844209      8.78%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCmp            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCvt           32      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMult            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatDiv            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMisc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAdd            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAlu      1071600     11.15%     57.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCmp            0      0.00%     57.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCvt            0      0.00%     57.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMisc       176100      1.83%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMult            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShift            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdDiv            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAdd       600000      6.24%     65.41% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCvt       588700      6.12%     71.53% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMult       875400      9.11%     81.26% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAes            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::Matrix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixMov            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixOP            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemRead       336449      3.50%     84.92% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemWrite       135415      1.41%     86.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemRead      1128034     11.73%     98.07% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemWrite       185965      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::total      9612698                       # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedControl::IsControl       423182                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsDirectControl       298442                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsIndirectControl       124631                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCondControl       208098                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsUncondControl       215059                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCall        64416                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsReturn        64218                       # Class of control type instructions committed (Count)
system.switch_cpus18.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus18.exec_context.thread_0.numCallsReturns       128634                       # Number of times a function call or return occured (Count)
system.switch_cpus18.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus18.exec_context.thread_0.numIdleCycles 33721349.133633                       # Number of idle cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.numBusyCycles 24174562.866367                       # Number of busy cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.notIdleFraction     0.417552                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus18.exec_context.thread_0.idleFraction     0.582448                       # Percentage of idle cycles (Ratio)
system.switch_cpus18.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus18.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus18.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus18.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus18.executeStats0.numStoreInsts      1785863                       # Number of stores executed (Count)
system.switch_cpus18.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus18.executeStats0.numFpAluAccesses      6089940                       # Number of float alu accesses (Count)
system.switch_cpus18.executeStats0.numFpRegReads      9409097                       # Number of times the floating registers were read (Count)
system.switch_cpus18.executeStats0.numFpRegWrites      5692541                       # Number of times the floating registers were written (Count)
system.switch_cpus18.executeStats0.numIntAluAccesses      4989689                       # Number of integer alu accesses (Count)
system.switch_cpus18.executeStats0.numIntRegReads      4716156                       # Number of times the integer registers were read (Count)
system.switch_cpus18.executeStats0.numIntRegWrites      2950667                       # Number of times the integer registers were written (Count)
system.switch_cpus18.executeStats0.numMemRefs      1785863                       # Number of memory refs (Count)
system.switch_cpus18.executeStats0.numMiscRegReads      3454101                       # Number of times the Misc registers were read (Count)
system.switch_cpus18.executeStats0.numMiscRegWrites         1523                       # Number of times the Misc registers were written (Count)
system.switch_cpus18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus18.fetchStats0.numInsts      5188257                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.numOps       9612698                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.fetchRate     0.089614                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus18.fetchStats0.numBranches       423182                       # Number of branches fetched (Count)
system.switch_cpus18.fetchStats0.branchRate     0.007309                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus18.mmu.dtb.rdAccesses       1465138                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrAccesses        321447                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.dtb.rdMisses             657                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrMisses              71                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.itb.wrAccesses       7834741                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.itb.wrMisses              82                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus18.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::mean 805538071.476190                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::stdev 347967301.599667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::min_value      3129000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::max_value    994367000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::ON  12104030500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::CLK_GATED  16916299501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::OFF 20090933902500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus18.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus18.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus19.numCycles               57902738                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus19.cpi                    11.221918                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus19.ipc                     0.089111                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus19.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus19.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus19.commitStats0.numInsts      5159790                       # Number of instructions committed (thread level) (Count)
system.switch_cpus19.commitStats0.numOps      9566299                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus19.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus19.commitStats0.cpi       11.221918                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus19.commitStats0.ipc        0.089111                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus19.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus19.commitStats0.numFpInsts      6074139                       # Number of float instructions (Count)
system.switch_cpus19.commitStats0.numIntInsts      4958486                       # Number of integer instructions (Count)
system.switch_cpus19.commitStats0.numLoadInsts      1457303                       # Number of load instructions (Count)
system.switch_cpus19.commitStats0.numStoreInsts       323334                       # Number of store instructions (Count)
system.switch_cpus19.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus19.commitStats0.committedInstType::No_OpClass          612      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntAlu      3558772     37.20%     37.21% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntMult          621      0.01%     37.21% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntDiv         2516      0.03%     37.24% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatAdd       840809      8.79%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCmp            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCvt           32      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMult            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatDiv            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMisc            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAdd            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAlu      1068400     11.17%     57.20% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCmp            0      0.00%     57.20% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCvt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMisc       176100      1.84%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMult            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShift            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdDiv            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAdd       598200      6.25%     65.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCvt       588700      6.15%     71.45% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.08% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMult       875400      9.15%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAes            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::Matrix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixMov            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixOP            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemRead       334269      3.49%     84.88% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemWrite       137970      1.44%     86.32% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemRead      1123034     11.74%     98.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemWrite       185364      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::total      9566299                       # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedControl::IsControl       414145                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsDirectControl       288922                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsIndirectControl       125113                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCondControl       204548                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsUncondControl       209571                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCall        64962                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsReturn        64700                       # Class of control type instructions committed (Count)
system.switch_cpus19.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus19.exec_context.thread_0.numCallsReturns       129662                       # Number of times a function call or return occured (Count)
system.switch_cpus19.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus19.exec_context.thread_0.numIdleCycles 33745599.433113                       # Number of idle cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.numBusyCycles 24157138.566887                       # Number of busy cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.notIdleFraction     0.417202                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus19.exec_context.thread_0.idleFraction     0.582798                       # Percentage of idle cycles (Ratio)
system.switch_cpus19.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus19.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus19.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus19.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus19.executeStats0.numStoreInsts      1780637                       # Number of stores executed (Count)
system.switch_cpus19.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus19.executeStats0.numFpAluAccesses      6074139                       # Number of float alu accesses (Count)
system.switch_cpus19.executeStats0.numFpRegReads      9393096                       # Number of times the floating registers were read (Count)
system.switch_cpus19.executeStats0.numFpRegWrites      5677341                       # Number of times the floating registers were written (Count)
system.switch_cpus19.executeStats0.numIntAluAccesses      4958486                       # Number of integer alu accesses (Count)
system.switch_cpus19.executeStats0.numIntRegReads      4714029                       # Number of times the integer registers were read (Count)
system.switch_cpus19.executeStats0.numIntRegWrites      2939973                       # Number of times the integer registers were written (Count)
system.switch_cpus19.executeStats0.numMemRefs      1780637                       # Number of memory refs (Count)
system.switch_cpus19.executeStats0.numMiscRegReads      3424390                       # Number of times the Misc registers were read (Count)
system.switch_cpus19.executeStats0.numMiscRegWrites         1541                       # Number of times the Misc registers were written (Count)
system.switch_cpus19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus19.fetchStats0.numInsts      5159790                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.numOps       9566299                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.fetchRate     0.089111                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus19.fetchStats0.numBranches       414145                       # Number of branches fetched (Count)
system.switch_cpus19.fetchStats0.branchRate     0.007152                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus19.mmu.dtb.rdAccesses       1457967                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrAccesses        323400                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.dtb.rdMisses             666                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrMisses              69                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.itb.wrAccesses       7798938                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.itb.wrMisses              78                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus19.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::mean 806022333.380952                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::stdev 340526189.860361                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::min_value      9355500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::max_value    994033500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::ON  12093858000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::CLK_GATED  16926469001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::OFF 20090933905500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus19.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus19.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                58086915                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                     40.546839                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.024663                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts      1432588                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps       3501244                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi        40.546839                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.024663                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts        16506                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts      3314569                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts       480658                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts       393069                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass         3679      0.11%      0.11% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu      2593871     74.08%     74.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult         6753      0.19%     74.38% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv        15273      0.44%     74.82% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd          501      0.01%     74.83% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     74.83% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          592      0.02%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd           50      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu         2225      0.06%     74.91% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt         1186      0.03%     74.95% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc         3045      0.09%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift           17      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt          323      0.01%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            1      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead       478257     13.66%     88.70% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite       387813     11.08%     99.78% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead         2401      0.07%     99.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite         5256      0.15%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total      3501244                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl       447057                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl       413872                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl        32775                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl       345375                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       101639                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall        31474                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn        30708                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns        62182                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 43289281.251769                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles 14797633.748231                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.254750                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.745250                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts       873727                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpAluAccesses        16506                       # Number of float alu accesses (Count)
system.switch_cpus2.executeStats0.numFpRegReads        21617                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites         9205                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses      3314569                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads      4611601                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites      2448962                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs       873727                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads      1492628                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites         6801                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts      1432588                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps        3501244                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.024663                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches       447057                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.007696                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses         486283                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses         393807                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses             5566                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses              774                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses        1945441                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses              982                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           74                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           37                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 584990297.297297                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 446690397.092053                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      1074500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    995008500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           37                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON   7249337001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  21644641000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 20091060254500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus20.numCycles               57908293                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus20.cpi                    11.179570                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus20.ipc                     0.089449                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus20.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus20.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus20.commitStats0.numInsts      5179832                       # Number of instructions committed (thread level) (Count)
system.switch_cpus20.commitStats0.numOps      9586862                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus20.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus20.commitStats0.cpi       11.179570                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus20.commitStats0.ipc        0.089449                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus20.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus20.commitStats0.numFpInsts      6086240                       # Number of float instructions (Count)
system.switch_cpus20.commitStats0.numIntInsts      4967183                       # Number of integer instructions (Count)
system.switch_cpus20.commitStats0.numLoadInsts      1459758                       # Number of load instructions (Count)
system.switch_cpus20.commitStats0.numStoreInsts       319612                       # Number of store instructions (Count)
system.switch_cpus20.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus20.commitStats0.committedInstType::No_OpClass          365      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntAlu      3574307     37.28%     37.29% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntMult          550      0.01%     37.29% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntDiv         1129      0.01%     37.30% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatAdd       842409      8.79%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCmp            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCvt           32      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMult            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatDiv            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMisc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAdd            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAlu      1069000     11.15%     57.24% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCmp            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCvt            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMisc       176400      1.84%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMult            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShift            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdDiv            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAdd       601000      6.27%     65.35% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCvt       589600      6.15%     71.50% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.13% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.13% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMult       877200      9.15%     81.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAes            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::Matrix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixMov            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixOP            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemRead       333324      3.48%     84.92% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemWrite       134147      1.40%     86.32% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemRead      1126434     11.75%     98.07% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemWrite       185465      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::total      9586862                       # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedControl::IsControl       419399                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsDirectControl       294930                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsIndirectControl       124357                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCondControl       205959                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsUncondControl       213414                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCall        64142                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsReturn        63944                       # Class of control type instructions committed (Count)
system.switch_cpus20.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus20.exec_context.thread_0.numCallsReturns       128086                       # Number of times a function call or return occured (Count)
system.switch_cpus20.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus20.exec_context.thread_0.numIdleCycles 33809970.304751                       # Number of idle cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.numBusyCycles 24098322.695249                       # Number of busy cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.notIdleFraction     0.416146                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus20.exec_context.thread_0.idleFraction     0.583854                       # Percentage of idle cycles (Ratio)
system.switch_cpus20.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus20.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus20.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus20.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus20.executeStats0.numStoreInsts      1779370                       # Number of stores executed (Count)
system.switch_cpus20.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus20.executeStats0.numFpAluAccesses      6086240                       # Number of float alu accesses (Count)
system.switch_cpus20.executeStats0.numFpRegReads      9411497                       # Number of times the floating registers were read (Count)
system.switch_cpus20.executeStats0.numFpRegWrites      5689341                       # Number of times the floating registers were written (Count)
system.switch_cpus20.executeStats0.numIntAluAccesses      4967183                       # Number of integer alu accesses (Count)
system.switch_cpus20.executeStats0.numIntRegReads      4691369                       # Number of times the integer registers were read (Count)
system.switch_cpus20.executeStats0.numIntRegWrites      2936853                       # Number of times the integer registers were written (Count)
system.switch_cpus20.executeStats0.numMemRefs      1779370                       # Number of memory refs (Count)
system.switch_cpus20.executeStats0.numMiscRegReads      3441105                       # Number of times the Misc registers were read (Count)
system.switch_cpus20.executeStats0.numMiscRegWrites         1547                       # Number of times the Misc registers were written (Count)
system.switch_cpus20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus20.fetchStats0.numInsts      5179832                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.numOps       9586862                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.fetchRate     0.089449                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus20.fetchStats0.numBranches       419399                       # Number of branches fetched (Count)
system.switch_cpus20.fetchStats0.branchRate     0.007242                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus20.mmu.dtb.rdAccesses       1460430                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrAccesses        319677                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.dtb.rdMisses             674                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrMisses              69                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.itb.wrAccesses       7821126                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.itb.wrMisses              82                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus20.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::mean 770778636.409091                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::stdev 380109226.725259                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::min_value      1966500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::max_value    993952500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::ON  12063178500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::CLK_GATED  16957130001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::OFF 20090933924000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus20.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus20.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus21.numCycles               57914037                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus21.cpi                    11.266500                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus21.ipc                     0.088759                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus21.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus21.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus21.commitStats0.numInsts      5140375                       # Number of instructions committed (thread level) (Count)
system.switch_cpus21.commitStats0.numOps      9520923                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus21.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus21.commitStats0.cpi       11.266500                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus21.commitStats0.ipc        0.088759                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus21.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus21.commitStats0.numFpInsts      6092487                       # Number of float instructions (Count)
system.switch_cpus21.commitStats0.numIntInsts      4905544                       # Number of integer instructions (Count)
system.switch_cpus21.commitStats0.numLoadInsts      1455453                       # Number of load instructions (Count)
system.switch_cpus21.commitStats0.numStoreInsts       320539                       # Number of store instructions (Count)
system.switch_cpus21.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus21.commitStats0.committedInstType::No_OpClass          323      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntAlu      3507368     36.84%     36.84% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntMult          579      0.01%     36.85% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntDiv         1604      0.02%     36.86% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatAdd       844809      8.87%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCmp            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCvt           48      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMult            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatDiv            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMisc            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAdd            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.74% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAlu      1070200     11.24%     56.98% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCmp            0      0.00%     56.98% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCvt            0      0.00%     56.98% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMisc       176300      1.85%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMult            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShift            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdDiv            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.83% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAdd       602300      6.33%     65.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCvt       589300      6.19%     71.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.98% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMult       876600      9.21%     81.19% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.19% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.19% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAes            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::Matrix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixMov            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixOP            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemRead       326519      3.43%     84.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemWrite       135243      1.42%     86.20% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemRead      1128934     11.86%     98.05% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemWrite       185296      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::total      9520923                       # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedControl::IsControl       402469                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsDirectControl       277890                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsIndirectControl       124462                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCondControl       198149                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsUncondControl       204297                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCall        64311                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsReturn        64049                       # Class of control type instructions committed (Count)
system.switch_cpus21.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus21.exec_context.thread_0.numCallsReturns       128360                       # Number of times a function call or return occured (Count)
system.switch_cpus21.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus21.exec_context.thread_0.numIdleCycles 32459504.243169                       # Number of idle cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.numBusyCycles 25454532.756831                       # Number of busy cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.notIdleFraction     0.439523                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus21.exec_context.thread_0.idleFraction     0.560477                       # Percentage of idle cycles (Ratio)
system.switch_cpus21.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus21.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus21.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus21.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus21.executeStats0.numStoreInsts      1775992                       # Number of stores executed (Count)
system.switch_cpus21.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus21.executeStats0.numFpAluAccesses      6092487                       # Number of float alu accesses (Count)
system.switch_cpus21.executeStats0.numFpRegReads      9415144                       # Number of times the floating registers were read (Count)
system.switch_cpus21.executeStats0.numFpRegWrites      5695741                       # Number of times the floating registers were written (Count)
system.switch_cpus21.executeStats0.numIntAluAccesses      4905544                       # Number of integer alu accesses (Count)
system.switch_cpus21.executeStats0.numIntRegReads      4635339                       # Number of times the integer registers were read (Count)
system.switch_cpus21.executeStats0.numIntRegWrites      2897050                       # Number of times the integer registers were written (Count)
system.switch_cpus21.executeStats0.numMemRefs      1775992                       # Number of memory refs (Count)
system.switch_cpus21.executeStats0.numMiscRegReads      3404869                       # Number of times the Misc registers were read (Count)
system.switch_cpus21.executeStats0.numMiscRegWrites         1670                       # Number of times the Misc registers were written (Count)
system.switch_cpus21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus21.fetchStats0.numInsts      5140375                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.numOps       9520923                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.fetchRate     0.088759                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus21.fetchStats0.numBranches       402469                       # Number of branches fetched (Count)
system.switch_cpus21.fetchStats0.branchRate     0.006949                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus21.mmu.dtb.rdAccesses       1456164                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrAccesses        320629                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.dtb.rdMisses             713                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrMisses              94                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.itb.wrAccesses       7774192                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.itb.wrMisses             107                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus21.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::mean 739918159.136364                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::stdev 383253502.545405                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::min_value      2421000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::max_value    993808500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::ON  12742122000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::CLK_GATED  16278199501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::OFF 20090933911000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus21.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus21.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus22.numCycles               57919423                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus22.cpi                    11.264811                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus22.ipc                     0.088772                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus22.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus22.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus22.commitStats0.numInsts      5141624                       # Number of instructions committed (thread level) (Count)
system.switch_cpus22.commitStats0.numOps      9526837                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus22.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus22.commitStats0.cpi       11.264811                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus22.commitStats0.ipc        0.088772                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus22.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus22.commitStats0.numFpInsts      6091339                       # Number of float instructions (Count)
system.switch_cpus22.commitStats0.numIntInsts      4912860                       # Number of integer instructions (Count)
system.switch_cpus22.commitStats0.numLoadInsts      1455754                       # Number of load instructions (Count)
system.switch_cpus22.commitStats0.numStoreInsts       321642                       # Number of store instructions (Count)
system.switch_cpus22.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus22.commitStats0.committedInstType::No_OpClass          397      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntAlu      3513733     36.88%     36.89% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntMult          588      0.01%     36.89% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntDiv         1482      0.02%     36.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatAdd       844409      8.86%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCmp            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCvt           32      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMult            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatDiv            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMisc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAdd            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAlu      1071200     11.24%     57.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCmp            0      0.00%     57.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCvt            0      0.00%     57.02% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMisc       176200      1.85%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMult            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShift            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdDiv            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAdd       600900      6.31%     65.17% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCvt       589000      6.18%     71.36% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.99% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMult       876000      9.20%     81.18% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.18% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.18% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAes            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::Matrix            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixMov            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixOP            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemRead       327220      3.43%     84.78% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemWrite       135478      1.42%     86.20% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemRead      1128534     11.85%     98.05% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemWrite       186164      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::total      9526837                       # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedControl::IsControl       403666                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsDirectControl       278959                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsIndirectControl       124589                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCondControl       198460                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsUncondControl       205182                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCall        64438                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsReturn        64176                       # Class of control type instructions committed (Count)
system.switch_cpus22.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus22.exec_context.thread_0.numCallsReturns       128614                       # Number of times a function call or return occured (Count)
system.switch_cpus22.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus22.exec_context.thread_0.numIdleCycles 32350778.120899                       # Number of idle cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.numBusyCycles 25568644.879101                       # Number of busy cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.notIdleFraction     0.441452                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus22.exec_context.thread_0.idleFraction     0.558548                       # Percentage of idle cycles (Ratio)
system.switch_cpus22.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus22.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus22.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus22.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus22.executeStats0.numStoreInsts      1777396                       # Number of stores executed (Count)
system.switch_cpus22.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus22.executeStats0.numFpAluAccesses      6091339                       # Number of float alu accesses (Count)
system.switch_cpus22.executeStats0.numFpRegReads      9411696                       # Number of times the floating registers were read (Count)
system.switch_cpus22.executeStats0.numFpRegWrites      5693741                       # Number of times the floating registers were written (Count)
system.switch_cpus22.executeStats0.numIntAluAccesses      4912860                       # Number of integer alu accesses (Count)
system.switch_cpus22.executeStats0.numIntRegReads      4645217                       # Number of times the integer registers were read (Count)
system.switch_cpus22.executeStats0.numIntRegWrites      2902155                       # Number of times the integer registers were written (Count)
system.switch_cpus22.executeStats0.numMemRefs      1777396                       # Number of memory refs (Count)
system.switch_cpus22.executeStats0.numMiscRegReads      3407732                       # Number of times the Misc registers were read (Count)
system.switch_cpus22.executeStats0.numMiscRegWrites         1679                       # Number of times the Misc registers were written (Count)
system.switch_cpus22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus22.fetchStats0.numInsts      5141624                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.numOps       9526837                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.fetchRate     0.088772                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus22.fetchStats0.numBranches       403666                       # Number of branches fetched (Count)
system.switch_cpus22.fetchStats0.branchRate     0.006969                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus22.mmu.dtb.rdAccesses       1456526                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrAccesses        321739                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.dtb.rdMisses             774                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrMisses             100                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.itb.wrAccesses       7778572                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.itb.wrMisses             107                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus22.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::mean 737371159.136364                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::stdev 368061311.132297                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::min_value     35487500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::max_value    993858500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::ON  12798134500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::CLK_GATED  16222165501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::OFF 20090933932500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus22.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus22.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus23.numCycles               57924458                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus23.cpi                    11.308203                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus23.ipc                     0.088431                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus23.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus23.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus23.commitStats0.numInsts      5122340                       # Number of instructions committed (thread level) (Count)
system.switch_cpus23.commitStats0.numOps      9484675                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus23.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus23.commitStats0.cpi       11.308203                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus23.commitStats0.ipc        0.088431                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus23.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus23.commitStats0.numFpInsts      6075239                       # Number of float instructions (Count)
system.switch_cpus23.commitStats0.numIntInsts      4881318                       # Number of integer instructions (Count)
system.switch_cpus23.commitStats0.numLoadInsts      1448150                       # Number of load instructions (Count)
system.switch_cpus23.commitStats0.numStoreInsts       319434                       # Number of store instructions (Count)
system.switch_cpus23.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus23.commitStats0.committedInstType::No_OpClass          322      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntAlu      3491102     36.81%     36.81% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntMult          548      0.01%     36.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntDiv         1478      0.02%     36.83% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatAdd       841009      8.87%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCmp            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCvt           32      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMult            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatDiv            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMisc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAdd            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAlu      1068600     11.27%     56.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCmp            0      0.00%     56.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCvt            0      0.00%     56.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMisc       176100      1.86%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMult            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShift            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdDiv            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAdd       598300      6.31%     65.13% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCvt       588700      6.21%     71.34% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMult       875400      9.23%     81.20% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAes            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::Matrix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixMov            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixOP            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemRead       324816      3.42%     84.79% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemWrite       134170      1.41%     86.20% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemRead      1123334     11.84%     98.05% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemWrite       185264      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::total      9484675                       # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedControl::IsControl       401501                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsDirectControl       277064                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsIndirectControl       124320                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCondControl       196926                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsUncondControl       204552                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCall        64105                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsReturn        63907                       # Class of control type instructions committed (Count)
system.switch_cpus23.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus23.exec_context.thread_0.numCallsReturns       128012                       # Number of times a function call or return occured (Count)
system.switch_cpus23.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus23.exec_context.thread_0.numIdleCycles 32907079.066488                       # Number of idle cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.numBusyCycles 25017378.933512                       # Number of busy cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.notIdleFraction     0.431897                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus23.exec_context.thread_0.idleFraction     0.568103                       # Percentage of idle cycles (Ratio)
system.switch_cpus23.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus23.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus23.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus23.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus23.executeStats0.numStoreInsts      1767584                       # Number of stores executed (Count)
system.switch_cpus23.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus23.executeStats0.numFpAluAccesses      6075239                       # Number of float alu accesses (Count)
system.switch_cpus23.executeStats0.numFpRegReads      9394496                       # Number of times the floating registers were read (Count)
system.switch_cpus23.executeStats0.numFpRegWrites      5678541                       # Number of times the floating registers were written (Count)
system.switch_cpus23.executeStats0.numIntAluAccesses      4881318                       # Number of integer alu accesses (Count)
system.switch_cpus23.executeStats0.numIntRegReads      4609313                       # Number of times the integer registers were read (Count)
system.switch_cpus23.executeStats0.numIntRegWrites      2881595                       # Number of times the integer registers were written (Count)
system.switch_cpus23.executeStats0.numMemRefs      1767584                       # Number of memory refs (Count)
system.switch_cpus23.executeStats0.numMiscRegReads      3389980                       # Number of times the Misc registers were read (Count)
system.switch_cpus23.executeStats0.numMiscRegWrites         1646                       # Number of times the Misc registers were written (Count)
system.switch_cpus23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus23.fetchStats0.numInsts      5122340                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.numOps       9484675                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.fetchRate     0.088431                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus23.fetchStats0.numBranches       401501                       # Number of branches fetched (Count)
system.switch_cpus23.fetchStats0.branchRate     0.006931                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus23.mmu.dtb.rdAccesses       1448882                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrAccesses        319527                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.dtb.rdMisses             734                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrMisses              96                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.itb.wrAccesses       7751020                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.itb.wrMisses             107                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus23.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::mean 749985727.318182                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::stdev 393509321.339488                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::min_value      3204500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::max_value    993890500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::ON  12520619500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::CLK_GATED  16499686001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::OFF 20090933927000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus23.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus23.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus24.numCycles               57942492                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus24.cpi                    11.185909                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus24.ipc                     0.089398                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus24.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus24.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus24.commitStats0.numInsts      5179954                       # Number of instructions committed (thread level) (Count)
system.switch_cpus24.commitStats0.numOps      9588481                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus24.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus24.commitStats0.cpi       11.185909                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus24.commitStats0.ipc        0.089398                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus24.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus24.commitStats0.numFpInsts      6084928                       # Number of float instructions (Count)
system.switch_cpus24.commitStats0.numIntInsts      4971792                       # Number of integer instructions (Count)
system.switch_cpus24.commitStats0.numLoadInsts      1461787                       # Number of load instructions (Count)
system.switch_cpus24.commitStats0.numStoreInsts       322657                       # Number of store instructions (Count)
system.switch_cpus24.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus24.commitStats0.committedInstType::No_OpClass          280      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntAlu      3572925     37.26%     37.27% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntMult          591      0.01%     37.27% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntDiv         1076      0.01%     37.28% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatAdd       842017      8.78%     46.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCmp            0      0.00%     46.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCvt           48      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMult            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatDiv            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMisc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAdd            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAlu      1069600     11.16%     57.22% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCmp            0      0.00%     57.22% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCvt            0      0.00%     57.22% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMisc       176300      1.84%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMult            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShift            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdDiv            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAdd       599800      6.26%     65.31% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCvt       589300      6.15%     71.46% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.09% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMult       876600      9.14%     81.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAes            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::Matrix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixMov            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixOP            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemRead       335921      3.50%     84.89% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemWrite       137160      1.43%     86.32% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemRead      1125866     11.74%     98.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemWrite       185497      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::total      9588481                       # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedControl::IsControl       417739                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsDirectControl       292897                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsIndirectControl       124719                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCondControl       205295                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsUncondControl       212421                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCall        64623                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsReturn        64297                       # Class of control type instructions committed (Count)
system.switch_cpus24.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus24.exec_context.thread_0.numCallsReturns       128920                       # Number of times a function call or return occured (Count)
system.switch_cpus24.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus24.exec_context.thread_0.numIdleCycles 32188326.299283                       # Number of idle cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.numBusyCycles 25754165.700717                       # Number of busy cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.notIdleFraction     0.444478                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus24.exec_context.thread_0.idleFraction     0.555522                       # Percentage of idle cycles (Ratio)
system.switch_cpus24.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus24.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus24.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus24.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus24.executeStats0.numStoreInsts      1784444                       # Number of stores executed (Count)
system.switch_cpus24.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus24.executeStats0.numFpAluAccesses      6084928                       # Number of float alu accesses (Count)
system.switch_cpus24.executeStats0.numFpRegReads      9409045                       # Number of times the floating registers were read (Count)
system.switch_cpus24.executeStats0.numFpRegWrites      5687981                       # Number of times the floating registers were written (Count)
system.switch_cpus24.executeStats0.numIntAluAccesses      4971792                       # Number of integer alu accesses (Count)
system.switch_cpus24.executeStats0.numIntRegReads      4700617                       # Number of times the integer registers were read (Count)
system.switch_cpus24.executeStats0.numIntRegWrites      2939924                       # Number of times the integer registers were written (Count)
system.switch_cpus24.executeStats0.numMemRefs      1784444                       # Number of memory refs (Count)
system.switch_cpus24.executeStats0.numMiscRegReads      3442086                       # Number of times the Misc registers were read (Count)
system.switch_cpus24.executeStats0.numMiscRegWrites         1793                       # Number of times the Misc registers were written (Count)
system.switch_cpus24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus24.fetchStats0.numInsts      5179954                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.numOps       9588481                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.fetchRate     0.089398                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus24.fetchStats0.numBranches       417739                       # Number of branches fetched (Count)
system.switch_cpus24.fetchStats0.branchRate     0.007210                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus24.mmu.dtb.rdAccesses       1462654                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrAccesses        322760                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.dtb.rdMisses             869                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrMisses             108                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.itb.wrAccesses       7823440                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.itb.wrMisses             129                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.numTransitions           42                       # Number of power state transitions (Count)
system.switch_cpus24.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::mean 722547666.714286                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::stdev 389879874.576836                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::min_value      1727000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::max_value    993896500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::ON  12909179500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::CLK_GATED  15173501001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::OFF 20091871552000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus24.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus24.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus25.numCycles               57936772                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus25.cpi                    11.202984                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus25.ipc                     0.089262                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus25.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus25.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus25.commitStats0.numInsts      5171548                       # Number of instructions committed (thread level) (Count)
system.switch_cpus25.commitStats0.numOps      9594850                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus25.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus25.commitStats0.cpi       11.202984                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus25.commitStats0.ipc        0.089262                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus25.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus25.commitStats0.numFpInsts      6127039                       # Number of float instructions (Count)
system.switch_cpus25.commitStats0.numIntInsts      4956173                       # Number of integer instructions (Count)
system.switch_cpus25.commitStats0.numLoadInsts      1471632                       # Number of load instructions (Count)
system.switch_cpus25.commitStats0.numStoreInsts       323815                       # Number of store instructions (Count)
system.switch_cpus25.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus25.commitStats0.committedInstType::No_OpClass          335      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntAlu      3540667     36.90%     36.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntMult          669      0.01%     36.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntDiv         1791      0.02%     36.93% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatAdd       853809      8.90%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCmp            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCvt           32      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMult            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatDiv            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMisc            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAdd            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAlu      1076000     11.21%     57.04% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCmp            0      0.00%     57.04% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCvt            0      0.00%     57.04% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMisc       176300      1.84%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMult            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShift            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdDiv            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.88% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAdd       608400      6.34%     65.22% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.22% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.22% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCvt       589300      6.14%     71.36% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.99% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMult       876600      9.14%     81.13% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.13% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.13% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAes            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::Matrix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixMov            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixOP            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemRead       330798      3.45%     84.74% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemWrite       137751      1.44%     86.17% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemRead      1140834     11.89%     98.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemWrite       186064      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::total      9594850                       # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedControl::IsControl       405174                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsDirectControl       280136                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsIndirectControl       124911                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCondControl       200469                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsUncondControl       204680                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCall        64952                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsReturn        64498                       # Class of control type instructions committed (Count)
system.switch_cpus25.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus25.exec_context.thread_0.numCallsReturns       129450                       # Number of times a function call or return occured (Count)
system.switch_cpus25.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus25.exec_context.thread_0.numIdleCycles 30966752.206335                       # Number of idle cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.numBusyCycles 26970019.793665                       # Number of busy cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.notIdleFraction     0.465508                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus25.exec_context.thread_0.idleFraction     0.534492                       # Percentage of idle cycles (Ratio)
system.switch_cpus25.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus25.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus25.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus25.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus25.executeStats0.numStoreInsts      1795447                       # Number of stores executed (Count)
system.switch_cpus25.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus25.executeStats0.numFpAluAccesses      6127039                       # Number of float alu accesses (Count)
system.switch_cpus25.executeStats0.numFpRegReads      9447796                       # Number of times the floating registers were read (Count)
system.switch_cpus25.executeStats0.numFpRegWrites      5729541                       # Number of times the floating registers were written (Count)
system.switch_cpus25.executeStats0.numIntAluAccesses      4956173                       # Number of integer alu accesses (Count)
system.switch_cpus25.executeStats0.numIntRegReads      4682244                       # Number of times the integer registers were read (Count)
system.switch_cpus25.executeStats0.numIntRegWrites      2928097                       # Number of times the integer registers were written (Count)
system.switch_cpus25.executeStats0.numMemRefs      1795447                       # Number of memory refs (Count)
system.switch_cpus25.executeStats0.numMiscRegReads      3438761                       # Number of times the Misc registers were read (Count)
system.switch_cpus25.executeStats0.numMiscRegWrites         1867                       # Number of times the Misc registers were written (Count)
system.switch_cpus25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus25.fetchStats0.numInsts      5171548                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.numOps       9594850                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.fetchRate     0.089262                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus25.fetchStats0.numBranches       405174                       # Number of branches fetched (Count)
system.switch_cpus25.fetchStats0.branchRate     0.006993                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus25.mmu.dtb.rdAccesses       1472428                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrAccesses        323926                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.dtb.rdMisses             798                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrMisses             114                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.itb.wrAccesses       7817726                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.itb.wrMisses             119                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus25.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::mean 674934847.869565                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::stdev 401788580.258579                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::min_value      8902000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::max_value    993677500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::ON  13460451500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::CLK_GATED  15523501501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::OFF 20090970279500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus25.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus25.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus26.numCycles               57942835                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus26.cpi                    11.097005                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus26.ipc                     0.090114                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus26.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus26.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus26.commitStats0.numInsts      5221484                       # Number of instructions committed (thread level) (Count)
system.switch_cpus26.commitStats0.numOps      9726140                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus26.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus26.commitStats0.cpi       11.097005                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus26.commitStats0.ipc        0.090114                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus26.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus26.commitStats0.numFpInsts      6051488                       # Number of float instructions (Count)
system.switch_cpus26.commitStats0.numIntInsts      5125190                       # Number of integer instructions (Count)
system.switch_cpus26.commitStats0.numLoadInsts      1468856                       # Number of load instructions (Count)
system.switch_cpus26.commitStats0.numStoreInsts       330059                       # Number of store instructions (Count)
system.switch_cpus26.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus26.commitStats0.committedInstType::No_OpClass          495      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntAlu      3717489     38.22%     38.23% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntMult          744      0.01%     38.23% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntDiv         2540      0.03%     38.26% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatAdd       843809      8.68%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCmp            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCvt           48      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMult            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatDiv            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMisc            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAdd            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAlu      1071800     11.02%     57.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCmp            0      0.00%     57.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCvt            0      0.00%     57.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMisc       173800      1.79%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMult            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShift            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdDiv            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAdd       585600      6.02%     65.76% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCvt       591400      6.08%     71.84% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.47% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMult       864000      8.88%     81.35% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAes            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::Matrix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixMov            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixOP            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemRead       350221      3.60%     85.11% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemWrite       144163      1.48%     86.59% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemRead      1118635     11.50%     98.09% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemWrite       185896      1.91%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::total      9726140                       # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedControl::IsControl       455757                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsDirectControl       329792                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsIndirectControl       125815                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCondControl       228738                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsUncondControl       226997                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCall        65696                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsReturn        65402                       # Class of control type instructions committed (Count)
system.switch_cpus26.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus26.exec_context.thread_0.numCallsReturns       131098                       # Number of times a function call or return occured (Count)
system.switch_cpus26.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus26.exec_context.thread_0.numIdleCycles 30352982.095121                       # Number of idle cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.numBusyCycles 27589852.904879                       # Number of busy cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.notIdleFraction     0.476156                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus26.exec_context.thread_0.idleFraction     0.523844                       # Percentage of idle cycles (Ratio)
system.switch_cpus26.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus26.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus26.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus26.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus26.executeStats0.numStoreInsts      1798915                       # Number of stores executed (Count)
system.switch_cpus26.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus26.executeStats0.numFpAluAccesses      6051488                       # Number of float alu accesses (Count)
system.switch_cpus26.executeStats0.numFpRegReads      9328344                       # Number of times the floating registers were read (Count)
system.switch_cpus26.executeStats0.numFpRegWrites      5651741                       # Number of times the floating registers were written (Count)
system.switch_cpus26.executeStats0.numIntAluAccesses      5125190                       # Number of integer alu accesses (Count)
system.switch_cpus26.executeStats0.numIntRegReads      4850884                       # Number of times the integer registers were read (Count)
system.switch_cpus26.executeStats0.numIntRegWrites      3044885                       # Number of times the integer registers were written (Count)
system.switch_cpus26.executeStats0.numMemRefs      1798915                       # Number of memory refs (Count)
system.switch_cpus26.executeStats0.numMiscRegReads      3521194                       # Number of times the Misc registers were read (Count)
system.switch_cpus26.executeStats0.numMiscRegWrites         2254                       # Number of times the Misc registers were written (Count)
system.switch_cpus26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus26.fetchStats0.numInsts      5221484                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.numOps       9726140                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.fetchRate     0.090114                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus26.fetchStats0.numBranches       455757                       # Number of branches fetched (Count)
system.switch_cpus26.fetchStats0.branchRate     0.007866                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus26.mmu.dtb.rdAccesses       1470141                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrAccesses        330248                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.dtb.rdMisses            1289                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrMisses             193                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.itb.wrAccesses       7853727                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.itb.wrMisses             211                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.numTransitions           39                       # Number of power state transitions (Count)
system.switch_cpus26.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::mean 760711450.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::stdev 350398375.047948                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::min_value     32074000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::max_value    993294000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::ON  13806055500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::CLK_GATED  15214229001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::OFF 20090933948000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus26.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus26.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                57795533                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                     11.169693                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.089528                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts      5174317                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps       9581394                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi        11.169693                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.089528                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      6073631                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts      4969873                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts      1457806                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts       321210                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass          381      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu      3577417     37.34%     37.34% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult          607      0.01%     37.35% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv         1540      0.02%     37.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd       839817      8.77%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt           16      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu      1068000     11.15%     57.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     57.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0      0.00%     57.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       176200      1.84%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.11% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd       597900      6.24%     65.35% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt       589000      6.15%     71.50% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.13% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult       876000      9.14%     81.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead       335440      3.50%     84.93% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite       136178      1.42%     86.35% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead      1122366     11.71%     98.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite       185032      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total      9581394                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl       420202                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl       295448                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       124646                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       206645                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       213535                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall        64399                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn        64233                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns       128632                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 33487082.921364                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 24308450.078636                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.420594                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.579406                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      1779016                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses      6073631                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads      9395948                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites      5677181                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses      4969873                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads      4705482                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites      2944051                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs      1779016                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      3437306                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites         1637                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts      5174317                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps        9581394                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.089528                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches       420202                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.007270                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses        1458513                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses         321284                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses              709                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses               76                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses        7814272                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses               98                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           40                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 796715725.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 324276407.664145                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value    145691501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    994996500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  12215502000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  15934314501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 20091804416000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                57802228                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                     11.129035                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.089855                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts      5193822                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps       9616589                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi        11.129035                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.089855                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts      6091555                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts      4992128                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts      1465845                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts       321738                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass          263      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu      3594686     37.38%     37.38% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult          621      0.01%     37.39% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv         1257      0.01%     37.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd       844438      8.78%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt           32      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu      1072004     11.15%     57.33% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     57.33% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0      0.00%     57.33% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc       176102      1.83%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd       600000      6.24%     65.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt       588701      6.12%     71.52% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv        60401      0.63%     72.15% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult       875400      9.10%     81.25% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt        15101      0.16%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead       337339      3.51%     84.92% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite       135668      1.41%     86.33% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead      1128506     11.73%     98.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite       186070      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total      9616589                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl       424504                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl       299934                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl       124462                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl       208610                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl       215870                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall        64319                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn        64044                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns       128363                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 34225668.463004                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 23576559.536996                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.407883                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.592117                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts      1787583                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses      6091555                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads      9410819                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites      5694047                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses      4992128                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads      4705946                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites      2949020                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs      1787583                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads      3460466                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites         1616                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts      5193822                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps        9616589                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.089855                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches       424504                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.007344                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses        1466474                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses         321808                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses              632                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses               73                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses        7841599                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses               88                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean 781687204.590909                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 368827716.207629                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value     52616000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    994958000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON  11749192500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED  17197118501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 20091007921500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                57811018                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                     10.880839                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.091905                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts      5313103                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps       9890226                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi        10.880839                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.091905                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts      6075491                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts      5266438                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts      1506425                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts       352063                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass          261      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu      3804220     38.46%     38.47% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult          531      0.01%     38.47% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv          701      0.01%     38.48% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd       842409      8.52%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt           16      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu      1067800     10.80%     57.79% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     57.79% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0      0.00%     57.79% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc       176100      1.78%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.57% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd       600100      6.07%     65.64% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.64% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.64% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt       588700      5.95%     71.59% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult       875400      8.85%     81.06% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.06% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead       382091      3.86%     85.07% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite       166731      1.69%     86.76% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead      1124334     11.37%     98.13% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite       185332      1.87%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total      9890226                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl       454625                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl       319478                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl       135027                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl       219930                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl       234669                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall        74748                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn        74614                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns       149362                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 32621695.826881                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 25189322.173119                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.435718                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.564282                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts      1858488                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses      6075491                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads      9391948                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites      5678741                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses      5266438                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads      5088209                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites      3153319                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs      1858488                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads      3581460                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         3724                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts      5313103                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps        9890226                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.091905                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches       454625                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.007864                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses        1505667                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses         351649                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses              724                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses               82                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses        7986241                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses               98                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean 780413809.571429                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 330048931.897136                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value    137949001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    995013000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON  12071860500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED  16388690001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 20091493682000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                57817184                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                     11.161832                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.089591                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts      5179901                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps       9594172                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi        11.161832                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.089591                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts      6087457                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts      4974717                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts      1461049                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts       323642                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass          388      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu      3577751     37.29%     37.29% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult          681      0.01%     37.30% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv         2118      0.02%     37.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd       840671      8.76%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt           48      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu      1070470     11.16%     57.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc       176410      1.84%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.08% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd       598542      6.24%     65.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt       589639      6.15%     71.47% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv        60403      0.63%     72.10% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult       877260      9.14%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead       335578      3.50%     84.90% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite       138239      1.44%     86.34% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead      1125471     11.73%     98.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite       185403      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total      9594172                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl       417891                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl       292921                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl       124856                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl       205828                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl       212041                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall        64695                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn        64440                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns       129135                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 33339048.783884                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 24478135.216116                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.423371                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.576629                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts      1784691                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpAluAccesses      6087457                       # Number of float alu accesses (Count)
system.switch_cpus6.executeStats0.numFpRegReads      9416974                       # Number of times the floating registers were read (Count)
system.switch_cpus6.executeStats0.numFpRegWrites      5690593                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses      4974717                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads      4716691                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites      2946117                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs      1784691                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads      3438742                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites         1688                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts      5179901                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps        9594172                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.089591                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches       417891                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.007228                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses        1461830                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses         323728                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses              783                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses               91                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses        7826966                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses              110                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions           39                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean 837364600.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::stdev 305030978.930812                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value    134866001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    994565000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON  12198688500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED  16747292001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 20091008252000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                57824293                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                     11.215992                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.089158                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts      5155522                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps       9557846                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi        11.215992                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.089158                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts      6097139                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts      4937286                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts      1463975                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts       320792                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass          352      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu      3531114     36.94%     36.95% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult          586      0.01%     36.95% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv         1586      0.02%     36.97% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd       850209      8.90%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt           32      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.87% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu      1072400     11.22%     57.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     57.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0      0.00%     57.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc       175800      1.84%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.93% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd       604100      6.32%     65.25% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt       587800      6.15%     71.40% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.03% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.03% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult       873600      9.14%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead       331041      3.46%     84.79% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite       134828      1.41%     86.20% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead      1132934     11.85%     98.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite       185964      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total      9557846                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl       409614                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl       285112                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl       124390                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl       202589                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl       207003                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall        64175                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn        63977                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns       128152                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 33136855.962774                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles 24687437.037226                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.426939                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.573061                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts      1784767                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpAluAccesses      6097139                       # Number of float alu accesses (Count)
system.switch_cpus7.executeStats0.numFpRegReads      9404296                       # Number of times the floating registers were read (Count)
system.switch_cpus7.executeStats0.numFpRegWrites      5699741                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses      4937286                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads      4653065                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites      2913699                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs      1784767                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads      3431148                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites         1617                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts      5155522                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps        9557846                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.089158                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches       409614                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.007084                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses        1464767                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses         320891                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses              794                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses              102                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses        7791641                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses              106                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean 792556071.476190                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::stdev 359002891.559118                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value     40426000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value    994680000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON  12302512500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED  16643677501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 20091008042500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                57830961                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                     10.977550                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.091095                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts      5268112                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps       9791463                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi        10.977550                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.091095                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts      6132701                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts      5132973                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts      1486848                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts       332467                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass          452      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu      3712010     37.91%     37.92% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult          731      0.01%     37.92% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv         2497      0.03%     37.95% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd       851083      8.69%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt           96      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.64% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu      1082030     11.05%     57.69% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     57.69% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0      0.00%     57.69% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc       176491      1.80%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.49% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd       598942      6.12%     65.61% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.61% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.61% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt       594236      6.07%     71.68% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv        60774      0.62%     72.30% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult       877612      8.96%     81.26% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt        15194      0.16%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead       350722      3.58%     85.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite       145122      1.48%     86.48% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead      1136126     11.60%     98.09% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite       187345      1.91%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total      9791463                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl       444206                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl       317651                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl       126414                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl       221175                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl       223004                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall        66248                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn        65627                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns       131875                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 32918952.469388                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles 24912008.530612                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.430773                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.569227                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts      1819315                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpAluAccesses      6132701                       # Number of float alu accesses (Count)
system.switch_cpus8.executeStats0.numFpRegReads      9464380                       # Number of times the floating registers were read (Count)
system.switch_cpus8.executeStats0.numFpRegWrites      5731548                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses      5132973                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads      4867940                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites      3047433                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs      1819315                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads      3532828                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites         2141                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts      5268112                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps        9791463                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.091095                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches       444206                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.007681                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses        1487823                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses         332585                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses              979                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses              126                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses        7940950                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses              152                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions           47                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean 688846854.208333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::stdev 403304545.162752                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value      2486500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value    994142500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON  12488070000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED  16532324501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 20090933838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles                57838060                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                     10.982258                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                      0.091056                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numInsts      5266500                       # Number of instructions committed (thread level) (Count)
system.switch_cpus9.commitStats0.numOps       9789287                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi        10.982258                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc         0.091056                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts      6073889                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts      5167896                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts      1484011                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts       331197                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass          437      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu      3746304     38.27%     38.27% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult          771      0.01%     38.28% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv         2110      0.02%     38.30% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd       847809      8.66%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt           48      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu      1070800     10.94%     57.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc       174800      1.79%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.69% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd       596100      6.09%     65.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt       590400      6.03%     71.81% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.43% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult       869000      8.88%     81.30% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead       357876      3.66%     85.11% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite       145700      1.49%     86.60% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead      1126135     11.50%     98.11% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite       185497      1.89%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total      9789287                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedControl::IsControl       458719                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsDirectControl       332762                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsIndirectControl       125833                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCondControl       231268                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsUncondControl       227429                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCall        65714                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsReturn        65420                       # Class of control type instructions committed (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns       131134                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles 34225894.506291                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles 23612165.493709                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction     0.408246                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction     0.591754                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts      1815208                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpAluAccesses      6073889                       # Number of float alu accesses (Count)
system.switch_cpus9.executeStats0.numFpRegReads      9365045                       # Number of times the floating registers were read (Count)
system.switch_cpus9.executeStats0.numFpRegWrites      5675541                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numIntAluAccesses      5167896                       # Number of integer alu accesses (Count)
system.switch_cpus9.executeStats0.numIntRegReads      4899941                       # Number of times the integer registers were read (Count)
system.switch_cpus9.executeStats0.numIntRegWrites      3070967                       # Number of times the integer registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs      1815208                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numMiscRegReads      3550135                       # Number of times the Misc registers were read (Count)
system.switch_cpus9.executeStats0.numMiscRegWrites         1981                       # Number of times the Misc registers were written (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts      5266500                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps        9789287                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate     0.091056                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.numBranches       458719                       # Number of branches fetched (Count)
system.switch_cpus9.fetchStats0.branchRate     0.007931                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.rdAccesses        1484957                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrAccesses         331325                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.dtb.rdMisses              950                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrMisses              133                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.itb.wrAccesses        7914752                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.itb.wrMisses              146                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.numTransitions           44                       # Number of power state transitions (Count)
system.switch_cpus9.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::mean 761857818.227273                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::stdev 348378386.540337                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::min_value      1739500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::max_value    994925500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::ON  11856880000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::CLK_GATED  16760872001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF 20091336480500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 20119954232501                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 16351.760171                       (Unspecified)
system.ruby.network.average_flit_network_latency 14706.764559                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1644.995612                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |14341.385288                       |14967.766789                       |13655.207594                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2857.564451                       | 1379.091433                       |  678.294308                       (Unspecified)
system.ruby.network.average_hops             4.256406                       (Unspecified)
system.ruby.network.average_packet_latency 16619.495126                       (Unspecified)
system.ruby.network.average_packet_network_latency 14735.826919                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1883.668207                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |13972.339727                       |15970.182536                       |13655.207594                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2999.597575                       | 1306.940912                       |  678.294308                       (Unspecified)
system.ruby.network.avg_link_utilization     1.788511                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.335510     18.76%     18.76% |    0.036124      2.02%     20.78% |    0.027470      1.54%     22.31% |    1.068997     59.77%     82.09% |    0.134500      7.52%     89.61% |    0.021048      1.18%     90.78% |    0.141881      7.93%     98.72% |    0.011569      0.65%     99.36% |    0.011413      0.64%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.788511                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        22457                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        21452                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        25490                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        20492                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        20668                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        21397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14        21502                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15        21489                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n16          437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n17          364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n18          415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n19          528                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        21283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n20          239                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n21          286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n22          272                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n23          263                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n24          288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n25          289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n26          335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         1530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         1465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         1975                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         1224                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         1432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         1242                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         4635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        23566                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1        22081                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         1915                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         2019                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12        12642                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13        21636                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14        21666                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15        22288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n16          195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n17          258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n18          138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n19          131                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2        22038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n20           93                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n21          110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n22          112                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n23          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n24          123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n25          125                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n26          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3        21673                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4        23300                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5        20237                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         1807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         2023                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         2334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         1961                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0        17073                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1        16609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10        35236                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11        37184                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12        19772                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13        16016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14        16344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15        17131                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n16          130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n17          133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n18          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n19          110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         5676                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n20           94                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n21          108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n22          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n23           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n24          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n25          121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n26          207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3        20952                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4        21146                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5        21357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6        21278                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7        22231                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8        20399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9        30064                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         1560                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1          953                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10        15446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         8770                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12          746                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13          689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         1107                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         1069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n16          112                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n17           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n18           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n19           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         3634                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n20           81                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n21           62                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n22           64                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n23          152                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n24          207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n25           79                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n26          142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3        15472                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4        15448                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5        15689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6        15430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7        15738                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8        15476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9        15364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        16581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1        16039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10          714                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         1522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12        15348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13        15782                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14        15398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15        15770                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n16          186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n17          155                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n18          118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n19          233                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2        15840                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n20          168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n21          136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n22          136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n23          159                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n24           96                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n25          229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n26          172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3        15537                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4        15843                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6          690                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7          968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8          687                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9          692                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        10344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         1065                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10        20304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11        15529                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12        15974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13        17296                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14        15872                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15        15944                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n16          148                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n17          213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n18           65                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n19           58                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2          949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n20           67                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n21           76                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n22          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n23           68                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n24           39                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n25           43                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n26           76                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3          967                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4          871                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         1006                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6          676                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         3997                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8        15449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9        15436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         1626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         1267                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10        20773                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11        15520                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12        15412                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13        26720                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         5584                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         1093                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n16          206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n17          214                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n18          146                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n19          188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         1042                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n20          144                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n21          195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n22          175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n23          170                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n24          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n25          178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n26          228                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3          655                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4          786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         5696                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6        15429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7        15473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8        15561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9        15538                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0        16718                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1        17358                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         1045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11          568                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12          702                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13          896                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         2253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15        16212                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n16          174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n17          176                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n18          153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n19          185                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2        26410                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n20          137                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n21          239                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n22          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n23          153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n24          114                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n25          143                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n26          203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3        20035                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4        21238                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5        19454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6        21789                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7        26762                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         3165                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9          734                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n0        16592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n1         5341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n10        19156                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n11        26849                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n12        22878                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n13        16180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n14        16031                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n15        17504                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n2          892                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n3          825                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n4         1117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n5         1192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n6          786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n7          800                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n8         5062                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n9        20379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n0         1846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n1         3253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n10        16630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n11         2139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n12          954                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n13         1322                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n14         1314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n15         1838                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n2        15920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n3        15772                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n4        27068                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n5        27519                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n6        15848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n7        15832                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n8        15878                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n9        15719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n0        16396                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n1        15653                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n10          631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n11        10413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n12        15415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n13        15378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n14        15488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n15        15891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n2        15447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n3        15612                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n4         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n5          963                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n6          689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n7          577                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n8          564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n9          449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n0         1834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n1          914                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n10        15595                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n11        15411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n12        15678                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n13        15368                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n14          901                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n15         1294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n2          719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n3          760                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n4         3863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n5        15883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n6        15282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n7        15455                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n8        15507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n9        16015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        13182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1        12891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10        11447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11        10649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         8905                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         9337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14        10180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15        11175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n16           84                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n17          102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n18          176                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n19          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2        11372                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n20           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n21           57                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n22          131                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n23          176                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n24          102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n25          106                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n26           92                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         9813                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         9448                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5        11391                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         9862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         9638                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         8764                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         8297                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n0        15968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n1        15716                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n10          699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n11          542                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n12          957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n13          664                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n14        15498                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n15        15672                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n2        15649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n3        15837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n4        15607                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n5        15647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n6        15306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n7         3181                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n8          575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n9          966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n0         1225                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n1         1025                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n10        20018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n11        19828                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n12        19932                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n13         3200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n14          692                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n15         1150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n2          750                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n3         4495                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n4        21444                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n5        21741                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n6        19835                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n7        20581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n8        20527                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n9        19823                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n0        20666                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n1        20778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n10          695                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n11          447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n12          680                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n13        11210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n14        19982                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n15        20476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n2        20916                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n3        19929                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n4        20042                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n5        20273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n6         4709                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n7          919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n8          767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n9          523                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n0         1602                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n1          766                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n10        20612                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n11        20616                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n12        19801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n13        20031                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n14        19891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n15        20199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n2          863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n3          586                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n4          652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n5          965                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n6         3051                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n7        20039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n8        19790                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n9        19773                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n0         8069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n1        20347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n10          914                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n11          889                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n12          699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n13          772                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n14          968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n15         1322                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n2        20122                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n3        20378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n4        20926                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n5        21434                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n6        20011                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n7        20018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n8        19971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n9         3954                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n0         2904                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n1        20710                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n10         5742                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n11          524                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n12          905                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n13          840                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n14          926                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n15         1282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n2        21749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n3        20504                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n4        21169                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n5        21620                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n6        21674                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n7        21582                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n8        20052                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n9        20193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n0        21190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n1        20675                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n10         9831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n11        22205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n12        21431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n13        20210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n14        21142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n15        22190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n2        20312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n3        10595                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n4         1074                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n5         1379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n6         1003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n7         1019                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n8          755                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n9          669                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         5364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         1162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10        20382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11        20421                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12        20487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13        20355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14        20423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15        20931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n16          115                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n17          139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n18          124                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n19          261                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         1083                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n20          172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n21          103                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n22           95                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n23           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n24          130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n25          119                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n26          140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3          935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         1036                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         1075                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6          642                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7        20243                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8        20274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9        20383                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         6327                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1        20778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10          818                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11          580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12          982                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13          751                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14          917                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         1142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n16          143                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n17          163                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n18           72                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n19           74                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2        20599                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n20          183                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n21          115                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n22           68                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n23           92                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n24          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n25           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n26          162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3        20273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4        20681                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5        21224                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6        20348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7        20370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8        20285                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         7636                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        21572                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1        20420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10        20083                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11        19949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12        20004                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13        20323                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14        20478                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15        20919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n16           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n17           79                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n18           55                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n19           78                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2        20497                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n20          100                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n21          188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n22           94                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n23           65                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n24          116                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n25           85                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n26          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         5122                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4          900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         1633                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6          719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7          759                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8          615                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         1836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         1857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         1045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10        25080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11        20335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         8409                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13          964                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         1020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         1526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n16           69                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n17           99                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n18          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n19           46                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2          935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n20           56                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n21           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n22          170                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n23          105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n24           61                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n25           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n26          160                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         9967                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4        20359                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5        20594                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6        20333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7        20440                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8        20522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9        20183                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        16609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1        25547                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10          800                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11          722                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         3518                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13        20369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14        20427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15        20778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n16           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n17          130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n18           61                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n19           61                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2        27919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n20           89                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n21           87                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n22          119                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n23          193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n24           99                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n25           69                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n26          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3        15708                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4        16177                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5        16525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         3333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7          935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8          914                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9          698                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         2064                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         1625                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10        16757                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11        18249                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12        16699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13        15754                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14        16080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         5862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n16           95                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n17           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n18           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n19           96                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         1354                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n20           90                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n21          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n22          142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n23           73                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n24          191                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n25          110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n26           73                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         1306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         1518                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         1861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         7788                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7        17720                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8        16038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9        16544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        16745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1        15922                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         1021                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         3386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         1150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         1054                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         1183                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4147                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n16           76                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n17           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n18           81                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n19          259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2        15840                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n20          306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n21           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n22           63                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n23           47                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n24          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n25          170                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n26           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3        15874                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4        17821                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5        17663                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6        15701                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7        15702                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8        15626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         1676                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        15540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        16369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        11785                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         1378                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        11402                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         8657                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         1431                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15        11507                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n16        11349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n17         1561                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n18        10910                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n19         1236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        10549                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n20        10842                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n21         1064                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n22        14061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n23         1435                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n24         7698                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n25         2392                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n26        14437                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         4763                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         5569                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        14944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         1599                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        11394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         1707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        11513                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        14620                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1        14986                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10        11389                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11          761                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12        10651                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13          865                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14          779                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15        12219                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n16         4816                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n17         2942                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n18        10565                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n19          728                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         9426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n20        10604                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n21          813                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n22        14011                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n23          634                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n24        13716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n25        13968                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n26        14030                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3          940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4        13956                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5        13721                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6          891                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7        17092                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         1196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9        10896                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        17352                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         1693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10        23762                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11        10607                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12          656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13        13710                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14        13742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15          731                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n16        13099                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n17        11276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n18          542                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n19        10535                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         9038                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n20          592                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n21        13480                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n22          595                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n23        13899                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n24          757                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n25         4224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n26         7471                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3        13755                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4          660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5        13501                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6        16891                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7          674                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8        11684                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9          966                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        13920                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         1664                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10        25869                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         6961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         1324                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13        10498                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14        10309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15          468                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n16        18682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n17         1747                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n18         7548                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n19        10385                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         8204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n20          459                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n21        13323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n22          393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n23        13695                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n24          583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n25          459                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n26        15703                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3        13706                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4          455                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5        13382                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6        13682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7          524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8        12949                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         2672                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        14085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         9155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10        14161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11          714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12        10374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13        10640                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14        10466                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15          558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n16        15752                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n17          785                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n18        10340                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n19        10525                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         6786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n20          558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n21        13385                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n22          554                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n23        13286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n24          537                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n25          577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n26        14819                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3        13614                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4          672                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5        13434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         6925                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         2777                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8        11659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9          886                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        14578                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1        14783                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10        10902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11          603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12        10603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13        12245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14        18463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15          718                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n16        10799                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n17          946                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n18        10392                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n19        10442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         7368                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n20          714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n21         2485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n22         8453                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n23        13489                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n24          669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n25          875                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n26        13655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3        13641                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4          672                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5        13731                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6          811                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7        13719                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8        10728                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9          894                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0        14564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1        14591                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10        10848                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11          742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12        10487                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13        10736                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         5099                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         2037                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n16        10856                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n17         1060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n18        10477                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n19          714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         7693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n20        10464                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n21          593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n22        13465                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n23        13397                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n24          732                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n25          757                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n26        14282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3        13720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4          722                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5        13775                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6          872                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7        13740                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8        10896                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9          967                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0        14652                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1        15263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10        11625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11          870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12        10677                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13        10822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         1049                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15        10997                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n16        12020                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n17         1530                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n18        10751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n19         1049                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         8806                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n20        10596                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n21          844                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n22        13881                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n23        13620                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n24         1056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n25         1031                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n26        15028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3        14118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4          919                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5        13931                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         1183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7        14049                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         5145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3535                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n0          414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n1          290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n10          105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n11          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n12           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n13           65                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n14           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n15          128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n17          217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n18           53                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n19           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n2          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n20           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n21           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n22           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n23           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n24           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n25           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n26           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n3           92                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n4           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n5           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n6           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n7           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n8          192                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n9          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n0          361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n1          333                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n10          120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n11           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n12           70                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n13           76                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n14           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n15          102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n16          254                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n18          144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n19           37                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n2          320                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n20           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n21           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n22           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n23           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n24           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n25           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n26           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n3          100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n4           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n5           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n6           86                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n7           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n8          108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n9          145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n0          283                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n1          100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n10           95                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n11           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n12           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n13           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n14           82                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n15          102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n16           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n17          127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n19          253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n2          255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n20           47                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n21           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n22           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n23           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n24           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n25           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n26           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n3          117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n4           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n5           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n6           62                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n7           39                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n8           88                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n9           84                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n0          326                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n1           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n10           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n11           65                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n12          112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n13          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n14           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n15          114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n16           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n17           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n18          282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n2          187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n20          503                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n21           26                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n22           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n23           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n24           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n25           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n26           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n3          209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n4           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n5           72                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n6           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n7           50                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n8          116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n9           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        15026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1        15101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         5147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         3392                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12        10674                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13          824                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14          763                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15        18682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n16          836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n17        11006                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n18        10503                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n19          663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         8506                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n20        10623                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n21          713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n22        14008                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n23          641                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n24        13706                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n25        15163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n26        13883                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3          921                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4        13859                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5        13796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6          803                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7        19672                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         1205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9        10805                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n0          274                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n1           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n10           75                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n11           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n12           79                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n13          184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n14           86                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n15          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n16            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n17           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n18           39                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n19          424                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n2          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n21           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n22           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n23            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n24            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n25           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n26           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n3           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n4          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n5           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n6           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n7           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n8           98                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n9           48                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n0          318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n1           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n10           95                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n11           56                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n12           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n13           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n14          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n15          111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n16           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n17           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n18           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n19           27                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n2          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n20           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n22          255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n23           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n24           19                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n25           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n26          123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n3           82                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n4          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n5          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n6           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n7           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n8           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n9           76                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n0          294                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n1           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n10           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n11           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n12           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n13           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n14           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n15          147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n16           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n17            8                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n18           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n19           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n2          119                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n20           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n21          143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n23          171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n24           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n25           34                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n26           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n3           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n4           70                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n5           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n6          177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n7          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n8           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n9           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n0          314                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n1           84                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n10           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n11           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n12          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n13           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n14           85                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n15          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n16           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n17           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n18           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n19           26                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n2          104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n20           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n21           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n22          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n24          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n25           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n26           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n3           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n4           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n5           56                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n6          122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n7          226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n8           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n9           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n0          448                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n1          106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n10          102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n11           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n12           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n13           39                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n14           85                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n15           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n16           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n17            7                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n18           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n19           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n2          337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n20           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n21           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n22           19                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n23          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n25           34                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n26           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n3          117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n4           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n5           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n6           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n7           85                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n8          202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n9          120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n0          306                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n1           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n10          102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n11           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n12           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n13          166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n14           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n15           93                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n16           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n17           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n18           26                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n19           49                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n2          206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n20           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n21           88                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n22           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n23           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n24           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n26          102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n3           98                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n4           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n5           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n6           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n7           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n8          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n9          186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n0          307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n1          205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n10          200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n11          114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n12           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n13           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n14           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n15           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n16           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n17           84                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n18           34                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n19           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n2          275                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n20           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n21          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n22           45                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n23           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n24           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n25          104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n3          105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n4          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n5           75                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n6          104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n7           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n8          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n9          128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         1330                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1        14814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10        14295                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11        10425                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12        10390                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13          658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14          487                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15        13648                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n16          693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n17        10669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n18        10484                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n19          571                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         7497                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n20        10473                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n21         3270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n22        13389                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n23          495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n24        13737                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n25        13970                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n26         7979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3          745                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4        13750                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         7559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7        10656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         1068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9        10798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         1277                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1        16387                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10        14463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11        10455                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12        10633                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13          784                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14          630                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15        14607                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n16          886                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n17        18734                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n18         3866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n19         3360                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         7329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n20        10564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n21        14994                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n22        13550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n23          599                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n24        14142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n25        14486                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n26          880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         1031                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4        13996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5          822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6        13832                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7        11167                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         1236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9        12485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         1666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1        14311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10        14682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11        10608                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         3117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13          838                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         4714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15        13298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n16          990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n17        19136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n18          804                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n19        10745                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         8845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n20        10573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n21        15177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n22        13688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n23          800                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n24        14367                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n25        14739                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n26         1126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3          933                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4        14311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         1052                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6        13954                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7        11442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         1489                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9        12595                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         1097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         1581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10        14717                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11        10449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12          538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13          603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14        10362                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15        14878                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n16          673                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n17        10679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n18          563                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n19        10340                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         7688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n20        10333                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n21        13357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n22         4594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n23         2950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n24        13510                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n25        14832                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n26          795                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3          574                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4        13738                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5          716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6        13735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         2798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         6600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9        10666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         1216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         1631                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10        15555                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11        10498                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12          623                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         3665                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14        10379                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15        18490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n16          677                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n17        10679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n18          518                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n19        10450                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         7255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n20         2911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n21        13871                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n22          750                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n23        13509                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n24        13491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n25        15087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n26          844                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3        13616                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4        13893                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5          625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6        13964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7          765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8        12518                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9        10624                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         1080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         1868                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10        13782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11        10516                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12          551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13        10436                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14        10434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         2588                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n16         4854                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n17        10776                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n18          516                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n19        10499                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         6879                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n20          491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n21        13679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n22          512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n23        13298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n24        13451                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n25        13559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n26          673                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3        13652                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4        13636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5          533                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6        13696                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7          672                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8        10926                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9        10746                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         4388                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         1857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10        21094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11        10360                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12          558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13        10426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14        10444                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15          599                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n16        14189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n17        10696                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n18          423                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n19        10491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         6607                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n20          486                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n21        13332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n22          473                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n23        13297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n24         3848                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n25        13739                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n26          650                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3        13729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         6898                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         1615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6        13604                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7          572                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8        11597                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         1397                       (Unspecified)
system.ruby.network.ext_in_link_utilization     16605237                       (Unspecified)
system.ruby.network.ext_out_link_utilization     16605237                       (Unspecified)
system.ruby.network.flit_network_latency | 53234290000                       |170075261500                       | 20899759500                       (Unspecified)
system.ruby.network.flit_queueing_latency | 10607093500                       | 15670296000                       |  1038152500                       (Unspecified)
system.ruby.network.flits_injected       |     3711935     22.35%     22.35% |    11362768     68.43%     90.78% |     1530534      9.22%    100.00% (Unspecified)
system.ruby.network.flits_injected::total     16605237                       (Unspecified)
system.ruby.network.flits_received       |     3711935     22.35%     22.35% |    11362768     68.43%     90.78% |     1530534      9.22%    100.00% (Unspecified)
system.ruby.network.flits_received::total     16605237                       (Unspecified)
system.ruby.network.int_link_utilization     70678633                       (Unspecified)
system.ruby.network.packet_network_latency | 48174545500                       | 55456650500                       | 20899759500                       (Unspecified)
system.ruby.network.packet_queueing_latency | 10342165500                       |  4538368000                       |  1038152500                       (Unspecified)
system.ruby.network.packets_injected     |     3447851     40.80%     40.80% |     3472512     41.09%     81.89% |     1530534     18.11%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      8450897                       (Unspecified)
system.ruby.network.packets_received     |     3447851     40.80%     40.80% |     3472512     41.09%     81.89% |     1530534     18.11%    100.00% (Unspecified)
system.ruby.network.packets_received::total      8450897                       (Unspecified)
system.ruby.network.routers111.buffer_reads      1700277                       (Unspecified)
system.ruby.network.routers111.buffer_writes      1700277                       (Unspecified)
system.ruby.network.routers111.crossbar_activity      1700277                       (Unspecified)
system.ruby.network.routers111.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers111.generated_packets       430541                       (Unspecified)
system.ruby.network.routers111.received_packets       413976                       (Unspecified)
system.ruby.network.routers111.sw_input_arbiter_activity      1705792                       (Unspecified)
system.ruby.network.routers111.sw_output_arbiter_activity      1700277                       (Unspecified)
system.ruby.network.routers112.buffer_reads      3610427                       (Unspecified)
system.ruby.network.routers112.buffer_writes      3610427                       (Unspecified)
system.ruby.network.routers112.crossbar_activity      3610427                       (Unspecified)
system.ruby.network.routers112.forwarded_packets       902267                       (Unspecified)
system.ruby.network.routers112.generated_packets       445964                       (Unspecified)
system.ruby.network.routers112.received_packets       441904                       (Unspecified)
system.ruby.network.routers112.sw_input_arbiter_activity      3642993                       (Unspecified)
system.ruby.network.routers112.sw_output_arbiter_activity      3610427                       (Unspecified)
system.ruby.network.routers113.buffer_reads      3128496                       (Unspecified)
system.ruby.network.routers113.buffer_writes      3128496                       (Unspecified)
system.ruby.network.routers113.crossbar_activity      3128496                       (Unspecified)
system.ruby.network.routers113.forwarded_packets       673499                       (Unspecified)
system.ruby.network.routers113.generated_packets       398486                       (Unspecified)
system.ruby.network.routers113.received_packets       440663                       (Unspecified)
system.ruby.network.routers113.sw_input_arbiter_activity      3155144                       (Unspecified)
system.ruby.network.routers113.sw_output_arbiter_activity      3128496                       (Unspecified)
system.ruby.network.routers121.buffer_reads      4163698                       (Unspecified)
system.ruby.network.routers121.buffer_writes      4163698                       (Unspecified)
system.ruby.network.routers121.crossbar_activity      4163698                       (Unspecified)
system.ruby.network.routers121.forwarded_packets      1252356                       (Unspecified)
system.ruby.network.routers121.generated_packets       404468                       (Unspecified)
system.ruby.network.routers121.received_packets       434002                       (Unspecified)
system.ruby.network.routers121.sw_input_arbiter_activity      4197667                       (Unspecified)
system.ruby.network.routers121.sw_output_arbiter_activity      4163698                       (Unspecified)
system.ruby.network.routers122.buffer_reads      7044053                       (Unspecified)
system.ruby.network.routers122.buffer_writes      7044053                       (Unspecified)
system.ruby.network.routers122.crossbar_activity      7044053                       (Unspecified)
system.ruby.network.routers122.forwarded_packets      2758184                       (Unspecified)
system.ruby.network.routers122.generated_packets       412171                       (Unspecified)
system.ruby.network.routers122.received_packets       419486                       (Unspecified)
system.ruby.network.routers122.sw_input_arbiter_activity      7175123                       (Unspecified)
system.ruby.network.routers122.sw_output_arbiter_activity      7044053                       (Unspecified)
system.ruby.network.routers123.buffer_reads      4664498                       (Unspecified)
system.ruby.network.routers123.buffer_writes      4664498                       (Unspecified)
system.ruby.network.routers123.crossbar_activity      4664498                       (Unspecified)
system.ruby.network.routers123.forwarded_packets      1499276                       (Unspecified)
system.ruby.network.routers123.generated_packets       426865                       (Unspecified)
system.ruby.network.routers123.received_packets       461453                       (Unspecified)
system.ruby.network.routers123.sw_input_arbiter_activity      4728299                       (Unspecified)
system.ruby.network.routers123.sw_output_arbiter_activity      4664498                       (Unspecified)
system.ruby.network.routers131.buffer_reads      3414083                       (Unspecified)
system.ruby.network.routers131.buffer_writes      3414083                       (Unspecified)
system.ruby.network.routers131.crossbar_activity      3414083                       (Unspecified)
system.ruby.network.routers131.forwarded_packets       957463                       (Unspecified)
system.ruby.network.routers131.generated_packets       387968                       (Unspecified)
system.ruby.network.routers131.received_packets       376144                       (Unspecified)
system.ruby.network.routers131.sw_input_arbiter_activity      3440060                       (Unspecified)
system.ruby.network.routers131.sw_output_arbiter_activity      3414083                       (Unspecified)
system.ruby.network.routers132.buffer_reads      4440668                       (Unspecified)
system.ruby.network.routers132.buffer_writes      4440668                       (Unspecified)
system.ruby.network.routers132.crossbar_activity      4440668                       (Unspecified)
system.ruby.network.routers132.forwarded_packets      1416734                       (Unspecified)
system.ruby.network.routers132.generated_packets       410183                       (Unspecified)
system.ruby.network.routers132.received_packets       445383                       (Unspecified)
system.ruby.network.routers132.sw_input_arbiter_activity      4491840                       (Unspecified)
system.ruby.network.routers132.sw_output_arbiter_activity      4440668                       (Unspecified)
system.ruby.network.routers133.buffer_reads      4993842                       (Unspecified)
system.ruby.network.routers133.buffer_writes      4993842                       (Unspecified)
system.ruby.network.routers133.crossbar_activity      4993842                       (Unspecified)
system.ruby.network.routers133.forwarded_packets      1812198                       (Unspecified)
system.ruby.network.routers133.generated_packets       362716                       (Unspecified)
system.ruby.network.routers133.received_packets       383728                       (Unspecified)
system.ruby.network.routers133.sw_input_arbiter_activity      5102694                       (Unspecified)
system.ruby.network.routers133.sw_output_arbiter_activity      4993842                       (Unspecified)
system.ruby.network.routers211.buffer_reads      6617054                       (Unspecified)
system.ruby.network.routers211.buffer_writes      6617054                       (Unspecified)
system.ruby.network.routers211.crossbar_activity      6617054                       (Unspecified)
system.ruby.network.routers211.forwarded_packets      2615893                       (Unspecified)
system.ruby.network.routers211.generated_packets       359213                       (Unspecified)
system.ruby.network.routers211.received_packets       390656                       (Unspecified)
system.ruby.network.routers211.sw_input_arbiter_activity      6730356                       (Unspecified)
system.ruby.network.routers211.sw_output_arbiter_activity      6617054                       (Unspecified)
system.ruby.network.routers212.buffer_reads      4147122                       (Unspecified)
system.ruby.network.routers212.buffer_writes      4147122                       (Unspecified)
system.ruby.network.routers212.crossbar_activity      4147122                       (Unspecified)
system.ruby.network.routers212.forwarded_packets      1047189                       (Unspecified)
system.ruby.network.routers212.generated_packets       565679                       (Unspecified)
system.ruby.network.routers212.received_packets       504058                       (Unspecified)
system.ruby.network.routers212.sw_input_arbiter_activity      4179368                       (Unspecified)
system.ruby.network.routers212.sw_output_arbiter_activity      4147122                       (Unspecified)
system.ruby.network.routers213.buffer_reads      4093024                       (Unspecified)
system.ruby.network.routers213.buffer_writes      4093024                       (Unspecified)
system.ruby.network.routers213.crossbar_activity      4093024                       (Unspecified)
system.ruby.network.routers213.forwarded_packets      1331038                       (Unspecified)
system.ruby.network.routers213.generated_packets       363302                       (Unspecified)
system.ruby.network.routers213.received_packets       400188                       (Unspecified)
system.ruby.network.routers213.sw_input_arbiter_activity      4143523                       (Unspecified)
system.ruby.network.routers213.sw_output_arbiter_activity      4093024                       (Unspecified)
system.ruby.network.routers221.buffer_reads      2922957                       (Unspecified)
system.ruby.network.routers221.buffer_writes      2922957                       (Unspecified)
system.ruby.network.routers221.crossbar_activity      2922957                       (Unspecified)
system.ruby.network.routers221.forwarded_packets       757410                       (Unspecified)
system.ruby.network.routers221.generated_packets       360966                       (Unspecified)
system.ruby.network.routers221.received_packets       379181                       (Unspecified)
system.ruby.network.routers221.sw_input_arbiter_activity      2950471                       (Unspecified)
system.ruby.network.routers221.sw_output_arbiter_activity      2922957                       (Unspecified)
system.ruby.network.routers222.buffer_reads      1494623                       (Unspecified)
system.ruby.network.routers222.buffer_writes      1494623                       (Unspecified)
system.ruby.network.routers222.crossbar_activity      1494623                       (Unspecified)
system.ruby.network.routers222.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers222.generated_packets       370011                       (Unspecified)
system.ruby.network.routers222.received_packets       392396                       (Unspecified)
system.ruby.network.routers222.sw_input_arbiter_activity      1499450                       (Unspecified)
system.ruby.network.routers222.sw_output_arbiter_activity      1494623                       (Unspecified)
system.ruby.network.routers223.buffer_reads      2573842                       (Unspecified)
system.ruby.network.routers223.buffer_writes      2573842                       (Unspecified)
system.ruby.network.routers223.crossbar_activity      2573842                       (Unspecified)
system.ruby.network.routers223.forwarded_packets       550748                       (Unspecified)
system.ruby.network.routers223.generated_packets       368463                       (Unspecified)
system.ruby.network.routers223.received_packets       403123                       (Unspecified)
system.ruby.network.routers223.sw_input_arbiter_activity      2594330                       (Unspecified)
system.ruby.network.routers223.sw_output_arbiter_activity      2573842                       (Unspecified)
system.ruby.network.routers231.buffer_reads      3807976                       (Unspecified)
system.ruby.network.routers231.buffer_writes      3807976                       (Unspecified)
system.ruby.network.routers231.crossbar_activity      3807976                       (Unspecified)
system.ruby.network.routers231.forwarded_packets      1105459                       (Unspecified)
system.ruby.network.routers231.generated_packets       416221                       (Unspecified)
system.ruby.network.routers231.received_packets       426272                       (Unspecified)
system.ruby.network.routers231.sw_input_arbiter_activity      3842625                       (Unspecified)
system.ruby.network.routers231.sw_output_arbiter_activity      3807976                       (Unspecified)
system.ruby.network.routers232.buffer_reads      2081394                       (Unspecified)
system.ruby.network.routers232.buffer_writes      2081394                       (Unspecified)
system.ruby.network.routers232.crossbar_activity      2081394                       (Unspecified)
system.ruby.network.routers232.forwarded_packets       760381                       (Unspecified)
system.ruby.network.routers232.generated_packets       174243                       (Unspecified)
system.ruby.network.routers232.received_packets       123946                       (Unspecified)
system.ruby.network.routers232.sw_input_arbiter_activity      2089041                       (Unspecified)
system.ruby.network.routers232.sw_output_arbiter_activity      2081394                       (Unspecified)
system.ruby.network.routers233.buffer_reads      3621842                       (Unspecified)
system.ruby.network.routers233.buffer_writes      3621842                       (Unspecified)
system.ruby.network.routers233.crossbar_activity      3621842                       (Unspecified)
system.ruby.network.routers233.forwarded_packets      1547821                       (Unspecified)
system.ruby.network.routers233.generated_packets       181731                       (Unspecified)
system.ruby.network.routers233.received_packets       127226                       (Unspecified)
system.ruby.network.routers233.sw_input_arbiter_activity      3663714                       (Unspecified)
system.ruby.network.routers233.sw_output_arbiter_activity      3621842                       (Unspecified)
system.ruby.network.routers311.buffer_reads      4263837                       (Unspecified)
system.ruby.network.routers311.buffer_writes      4263837                       (Unspecified)
system.ruby.network.routers311.crossbar_activity      4263837                       (Unspecified)
system.ruby.network.routers311.forwarded_packets      1949352                       (Unspecified)
system.ruby.network.routers311.generated_packets       146119                       (Unspecified)
system.ruby.network.routers311.received_packets       101838                       (Unspecified)
system.ruby.network.routers311.sw_input_arbiter_activity      4286500                       (Unspecified)
system.ruby.network.routers311.sw_output_arbiter_activity      4263837                       (Unspecified)
system.ruby.network.routers312.buffer_reads      2467879                       (Unspecified)
system.ruby.network.routers312.buffer_writes      2467879                       (Unspecified)
system.ruby.network.routers312.crossbar_activity      2467879                       (Unspecified)
system.ruby.network.routers312.forwarded_packets      1005263                       (Unspecified)
system.ruby.network.routers312.generated_packets       153291                       (Unspecified)
system.ruby.network.routers312.received_packets       106129                       (Unspecified)
system.ruby.network.routers312.sw_input_arbiter_activity      2475501                       (Unspecified)
system.ruby.network.routers312.sw_output_arbiter_activity      2467879                       (Unspecified)
system.ruby.network.routers313.buffer_reads      1765424                       (Unspecified)
system.ruby.network.routers313.buffer_writes      1765424                       (Unspecified)
system.ruby.network.routers313.crossbar_activity      1765424                       (Unspecified)
system.ruby.network.routers313.forwarded_packets       658788                       (Unspecified)
system.ruby.network.routers313.generated_packets       150777                       (Unspecified)
system.ruby.network.routers313.received_packets       104075                       (Unspecified)
system.ruby.network.routers313.sw_input_arbiter_activity      1767956                       (Unspecified)
system.ruby.network.routers313.sw_output_arbiter_activity      1765424                       (Unspecified)
system.ruby.network.routers321.buffer_reads      2411413                       (Unspecified)
system.ruby.network.routers321.buffer_writes      2411413                       (Unspecified)
system.ruby.network.routers321.crossbar_activity      2411413                       (Unspecified)
system.ruby.network.routers321.forwarded_packets       899371                       (Unspecified)
system.ruby.network.routers321.generated_packets       198574                       (Unspecified)
system.ruby.network.routers321.received_packets       136924                       (Unspecified)
system.ruby.network.routers321.sw_input_arbiter_activity      2420563                       (Unspecified)
system.ruby.network.routers321.sw_output_arbiter_activity      2411413                       (Unspecified)
system.ruby.network.routers322.buffer_reads      3419071                       (Unspecified)
system.ruby.network.routers322.buffer_writes      3419071                       (Unspecified)
system.ruby.network.routers322.crossbar_activity      3419071                       (Unspecified)
system.ruby.network.routers322.forwarded_packets      1442011                       (Unspecified)
system.ruby.network.routers322.generated_packets       185217                       (Unspecified)
system.ruby.network.routers322.received_packets       128987                       (Unspecified)
system.ruby.network.routers322.sw_input_arbiter_activity      3436370                       (Unspecified)
system.ruby.network.routers322.sw_output_arbiter_activity      3419071                       (Unspecified)
system.ruby.network.routers323.buffer_reads      1274486                       (Unspecified)
system.ruby.network.routers323.buffer_writes      1274486                       (Unspecified)
system.ruby.network.routers323.crossbar_activity      1274486                       (Unspecified)
system.ruby.network.routers323.forwarded_packets       336667                       (Unspecified)
system.ruby.network.routers323.generated_packets       191454                       (Unspecified)
system.ruby.network.routers323.received_packets       131561                       (Unspecified)
system.ruby.network.routers323.sw_input_arbiter_activity      1276152                       (Unspecified)
system.ruby.network.routers323.sw_output_arbiter_activity      1274486                       (Unspecified)
system.ruby.network.routers331.buffer_reads      1374850                       (Unspecified)
system.ruby.network.routers331.buffer_writes      1374850                       (Unspecified)
system.ruby.network.routers331.crossbar_activity      1374850                       (Unspecified)
system.ruby.network.routers331.forwarded_packets       394324                       (Unspecified)
system.ruby.network.routers331.generated_packets       183195                       (Unspecified)
system.ruby.network.routers331.received_packets       128395                       (Unspecified)
system.ruby.network.routers331.sw_input_arbiter_activity      1377784                       (Unspecified)
system.ruby.network.routers331.sw_output_arbiter_activity      1374850                       (Unspecified)
system.ruby.network.routers332.buffer_reads      1125882                       (Unspecified)
system.ruby.network.routers332.buffer_writes      1125882                       (Unspecified)
system.ruby.network.routers332.crossbar_activity      1125882                       (Unspecified)
system.ruby.network.routers332.forwarded_packets       231637                       (Unspecified)
system.ruby.network.routers332.generated_packets       204667                       (Unspecified)
system.ruby.network.routers332.received_packets       142258                       (Unspecified)
system.ruby.network.routers332.sw_input_arbiter_activity      1128990                       (Unspecified)
system.ruby.network.routers332.sw_output_arbiter_activity      1125882                       (Unspecified)
system.ruby.network.routers333.buffer_reads       661152                       (Unspecified)
system.ruby.network.routers333.buffer_writes       661152                       (Unspecified)
system.ruby.network.routers333.crossbar_activity       661152                       (Unspecified)
system.ruby.network.routers333.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers333.generated_packets       198412                       (Unspecified)
system.ruby.network.routers333.received_packets       139272                       (Unspecified)
system.ruby.network.routers333.sw_input_arbiter_activity       662801                       (Unspecified)
system.ruby.network.routers333.sw_output_arbiter_activity       661152                       (Unspecified)

---------- End Simulation Statistics   ----------
