

================================================================
== Vivado HLS Report for 'relu_bn1'
================================================================
* Date:           Mon Dec  5 18:17:57 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202| 8.192 ms | 8.192 ms |  819202|  819202|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- relu1_args0_relu1_args1_relu1_args2  |   819200|   819200|         2|          1|          1|  819200|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      33|      9|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      80|    276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |test_mac_muladd_10iy_U50  |test_mac_muladd_10iy  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_batchnorm1_V_U  |relu_bn1_a_batchnYie  |        0|  12|   3|    0|    16|   12|     1|          192|
    |b_batchnorm1_V_U  |relu_bn1_b_batchnZio  |        0|  21|   6|    0|    16|   21|     1|          336|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  33|   9|    0|    32|   33|     2|          528|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln177_fu_188_p2               |     +    |      0|  0|  27|          20|           1|
    |add_ln178_fu_244_p2               |     +    |      0|  0|  21|           1|          14|
    |add_ln179_fu_238_p2               |     +    |      0|  0|  15|           1|           5|
    |and_ln178_fu_212_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1495_fu_286_p2             |   icmp   |      0|  0|  13|          16|           9|
    |icmp_ln177_fu_182_p2              |   icmp   |      0|  0|  20|          20|          19|
    |icmp_ln178_fu_194_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln179_fu_206_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1495_fu_309_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln179_fu_218_p2                |    or    |      0|  0|   2|           1|           1|
    |relu1_pipe_2_V_V_din              |  select  |      0|  0|   5|           1|           5|
    |select_ln1495_fu_301_p3           |  select  |      0|  0|   6|           1|           1|
    |select_ln178_fu_250_p3            |  select  |      0|  0|  14|           1|           1|
    |select_ln179_fu_224_p3            |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln178_fu_200_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 168|          91|          86|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |args2_0_0_reg_171         |   9|          2|    5|         10|
    |conv1_pipe_1_V_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_149  |   9|          2|   20|         40|
    |indvar_flatten_reg_160    |   9|          2|   14|         28|
    |real_start                |   9|          2|    1|          2|
    |relu1_pipe_2_V_V_blk_n    |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   45|         93|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |args2_0_0_reg_171         |   5|   0|    5|          0|
    |icmp_ln177_reg_335        |   1|   0|    1|          0|
    |indvar_flatten11_reg_149  |  20|   0|   20|          0|
    |indvar_flatten_reg_160    |  14|   0|   14|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  47|   0|   47|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_write               | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|conv1_pipe_1_V_V_dout     |  in |   16|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|conv1_pipe_1_V_V_empty_n  |  in |    1|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|conv1_pipe_1_V_V_read     | out |    1|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|relu1_pipe_2_V_V_din      | out |    5|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_full_n   |  in |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_write    | out |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

