#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 30 22:39:30 2020
# Process ID: 2982
# Current directory: /home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1
# Command line: vivado -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: /home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/toplevel.vds
# Journal file: /home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3013 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.980 ; gain = 153.715 ; free physical = 7647 ; free virtual = 11317
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/toplevel.v:4]
INFO: [Synth 8-6157] synthesizing module 'usb_interface' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ1 bound to: 1 - type: integer 
	Parameter READ2 bound to: 2 - type: integer 
	Parameter WRITE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmd_receiver' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v:7]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACTIVE bound to: 1 - type: integer 
	Parameter ESCAPED bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v:83]
INFO: [Synth 8-6155] done synthesizing module 'cmd_receiver' (1#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmd_fifo' [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmd_fifo' (2#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-7023] instance 'cmd_queue' of module 'cmd_fifo' has 11 connections declared, but only 9 given [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v:86]
INFO: [Synth 8-6157] synthesizing module 'read_fifo' [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/read_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'read_fifo' (3#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/read_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'msg_sender' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/msg_sender.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACTIVE bound to: 1 - type: integer 
	Parameter ESCAPE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/msg_sender.v:86]
INFO: [Synth 8-6155] done synthesizing module 'msg_sender' (4#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/msg_sender.v:6]
INFO: [Synth 8-6157] synthesizing module 'read_byte_fifo' [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/read_byte_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'read_byte_fifo' (5#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/.Xil/Vivado-2982-fpgadev/realtime/read_byte_fifo_stub.v:6]
WARNING: [Synth 8-7023] instance 'read_byte_queue' of module 'read_byte_fifo' has 12 connections declared, but only 10 given [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v:159]
INFO: [Synth 8-6155] done synthesizing module 'usb_interface' (6#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v:4]
INFO: [Synth 8-6157] synthesizing module 'cmd_controller' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_controller.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ERASABLE bound to: 1 - type: integer 
	Parameter FIXED bound to: 2 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter SIM_ERASABLE bound to: 4 - type: integer 
	Parameter SIM_FIXED bound to: 5 - type: integer 
	Parameter CONTROL bound to: 6 - type: integer 
	Parameter STATUS bound to: 7 - type: integer 
	Parameter MON_REGS bound to: 8 - type: integer 
	Parameter MON_CHANNELS bound to: 9 - type: integer 
	Parameter MON_DSKY bound to: 10 - type: integer 
	Parameter TRACE bound to: 11 - type: integer 
	Parameter NASSP bound to: 12 - type: integer 
	Parameter SEND_READ_MSG bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmd_controller' (7#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_controller.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_regs' [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v:52]
INFO: [Synth 8-6155] done synthesizing module 'control_regs' (8#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (9#1) [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/toplevel.v:4]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[15]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[14]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[13]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[12]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[11]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[10]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[9]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[8]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[7]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[6]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[5]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[4]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[3]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[2]
WARNING: [Synth 8-3331] design control_regs has unconnected port data_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.730 ; gain = 209.465 ; free physical = 7689 ; free virtual = 11361
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1764.699 ; gain = 212.434 ; free physical = 7685 ; free virtual = 11357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1764.699 ; gain = 212.434 ; free physical = 7685 ; free virtual = 11357
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/cmd_fifo/cmd_fifo/cmd_fifo_in_context.xdc] for cell 'usbif/cmd_queue'
Finished Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/cmd_fifo/cmd_fifo/cmd_fifo_in_context.xdc] for cell 'usbif/cmd_queue'
Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_fifo/read_fifo/read_fifo_in_context.xdc] for cell 'usbif/read_msg_queue'
Finished Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_fifo/read_fifo/read_fifo_in_context.xdc] for cell 'usbif/read_msg_queue'
Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_byte_fifo/read_byte_fifo/read_byte_fifo_in_context.xdc] for cell 'usbif/read_byte_queue'
Finished Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_byte_fifo/read_byte_fifo/read_byte_fifo_in_context.xdc] for cell 'usbif/read_byte_queue'
Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/constrs_1/new/usb_interface.xdc]
Finished Parsing XDC File [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/constrs_1/new/usb_interface.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/constrs_1/new/usb_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.363 ; gain = 0.000 ; free physical = 7566 ; free virtual = 11255
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.363 ; gain = 0.000 ; free physical = 7566 ; free virtual = 11255
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7647 ; free virtual = 11336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7647 ; free virtual = 11336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for usbif/cmd_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usbif/read_msg_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usbif/read_byte_queue. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7647 ; free virtual = 11336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'msg_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usb_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_controller'
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                 ESCAPED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                  ESCAPE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'msg_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   READ1 |                               01 |                               01
                   READ2 |                               10 |                               10
                   WRITE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'usb_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                ERASABLE |                             0001 |                             0001
                   FIXED |                             0010 |                             0010
                CHANNELS |                             0011 |                             0011
            SIM_ERASABLE |                             0100 |                             0100
               SIM_FIXED |                             0101 |                             0101
                 CONTROL |                             0110 |                             0110
           SEND_READ_MSG |                             0111 |                             1111
                  STATUS |                             1000 |                             0111
                MON_REGS |                             1001 |                             1000
            MON_CHANNELS |                             1010 |                             1001
                MON_DSKY |                             1011 |                             1010
                   TRACE |                             1100 |                             1011
                   NASSP |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7635 ; free virtual = 11326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cmd_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
Module msg_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module usb_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_controller 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 5     
Module control_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design toplevel has port siwu driven by constant 1
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[1]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[2]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[3]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[4]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[5]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[6]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[7]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[8]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[9]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[10]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[11]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[12]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[13]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_regs/read_data_reg[14]' (FDCE) to 'ctrl_regs/read_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_regs/read_data_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7622 ; free virtual = 11316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7481 ; free virtual = 11183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7478 ; free virtual = 11180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7476 ; free virtual = 11178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |cmd_fifo       |         1|
|2     |read_fifo      |         1|
|3     |read_byte_fifo |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |cmd_fifo       |     1|
|2     |read_byte_fifo |     1|
|3     |read_fifo      |     1|
|4     |BUFG           |     2|
|5     |LUT1           |     3|
|6     |LUT2           |    26|
|7     |LUT3           |     9|
|8     |LUT4           |    14|
|9     |LUT5           |    30|
|10    |LUT6           |    65|
|11    |FDCE           |   127|
|12    |IBUF           |     5|
|13    |IOBUF          |     8|
|14    |OBUF           |     6|
+------+---------------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   394|
|2     |  cmd_ctrl   |cmd_controller |    49|
|3     |  ctrl_regs  |control_regs   |     7|
|4     |  usbif      |usb_interface  |   317|
|5     |    cmd_rx   |cmd_receiver   |   102|
|6     |    msg_sndr |msg_sender     |    97|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.363 ; gain = 343.098 ; free physical = 7487 ; free virtual = 11189
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1895.363 ; gain = 212.434 ; free physical = 7542 ; free virtual = 11244
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.371 ; gain = 343.098 ; free physical = 7541 ; free virtual = 11244
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.371 ; gain = 0.000 ; free physical = 7487 ; free virtual = 11190
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.371 ; gain = 490.711 ; free physical = 7585 ; free virtual = 11288
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.371 ; gain = 0.000 ; free physical = 7585 ; free virtual = 11288
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rzinkstok/usb_interface/fpga/usb_interface.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 22:40:20 2020...
