// Seed: 1312303386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply1 id_7
);
  supply1 id_9, \id_10 = 1, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      \id_10 ,
      id_9
  );
  wor id_12 = id_2;
  supply1 id_13, id_14;
  initial id_9 = 1;
  assign id_4 = !1;
  id_15(
      -1, id_13
  );
endmodule
