# vsim -c tb_affine_control -l log/vsm.log -voptargs="+acc" "+notimingchecks" -wlf vsim_seq.wlf -do " add wave -r tb_affine_control/*; run -all; " 
# Start time: 15:59:40 on Nov 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7d_1 linux_x86_64 May  8 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_affine_control(fast)
# Loading work.affine_control(fast)
#  add wave -r tb_affine_control/*
#  run -all
# ** Note: $finish    : ../tb/tb_affine_control.sv(47)
#    Time: 29 ns  Iteration: 0  Instance: /tb_affine_control
# End time: 15:59:40 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
