============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Mon Dec 23 10:09:48 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(25)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in ../../01_src/01_rtl/biss_controll.v(29)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/demo_1st_gate.db" in  1.433587s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (99.2%)

RUN-1004 : used memory is 238 MB, reserved memory is 217 MB, peak memory is 240 MB
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[3]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -divide_by 10.0000 [get_pins {u1_pll/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[3] -source  -master_clock sys_clk_50m -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[5] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[5]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[4] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[4]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[3] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[3]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[2] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[2]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[1] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[1]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[0] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[0]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11240/1 useful/useless nets, 5476/0 useful/useless insts
SYN-4016 : Net u4_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net rst_n driven by BUFG (2008 clock/control pins, 0 other pins).
SYN-4027 : Net u8_encoder/u11_biss/U3_CRC/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/u11_biss/U2_control/clk_5M is clkc3 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u8_encoder/u11_biss/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_2M" drives clk pins.
SYN-4025 : Tag rtl::Net rst_n as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u4_setio/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/clk_100M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_2M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u11_biss/U2_control/clk_out_reg1 to drive 35 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_out_reg1 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_2M to drive 8 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 5481 instances
RUN-0007 : 1384 luts, 1912 seqs, 1382 mslices, 710 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 11245 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8723 nets have 2 pins
RUN-1001 : 1888 nets have [3 - 5] pins
RUN-1001 : 479 nets have [6 - 10] pins
RUN-1001 : 94 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     723     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5479 instances, 1384 luts, 1912 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Huge net u8_encoder/u13_sin/u21_sample/conv_done_reg with 1086 pins
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35485, tnet num: 11243, tinst num: 5479, tnode num: 42782, tedge num: 71886.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.011942s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.94969e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5479.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.14069e+06, overlap = 63.5
PHY-3002 : Step(2): len = 1.78351e+06, overlap = 66.2812
PHY-3002 : Step(3): len = 1.59041e+06, overlap = 67.3125
PHY-3002 : Step(4): len = 1.43482e+06, overlap = 84.875
PHY-3002 : Step(5): len = 1.27885e+06, overlap = 93.4062
PHY-3002 : Step(6): len = 1.13173e+06, overlap = 103
PHY-3002 : Step(7): len = 993353, overlap = 127.219
PHY-3002 : Step(8): len = 857718, overlap = 142.219
PHY-3002 : Step(9): len = 771271, overlap = 185.75
PHY-3002 : Step(10): len = 685789, overlap = 232.562
PHY-3002 : Step(11): len = 592792, overlap = 313.969
PHY-3002 : Step(12): len = 547035, overlap = 360.219
PHY-3002 : Step(13): len = 480679, overlap = 387.25
PHY-3002 : Step(14): len = 432972, overlap = 446.531
PHY-3002 : Step(15): len = 396078, overlap = 498.719
PHY-3002 : Step(16): len = 352137, overlap = 539.094
PHY-3002 : Step(17): len = 325975, overlap = 576.375
PHY-3002 : Step(18): len = 302723, overlap = 597.406
PHY-3002 : Step(19): len = 279686, overlap = 592.062
PHY-3002 : Step(20): len = 259635, overlap = 624.406
PHY-3002 : Step(21): len = 240086, overlap = 645.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.6875e-06
PHY-3002 : Step(22): len = 286614, overlap = 577.656
PHY-3002 : Step(23): len = 340353, overlap = 482.312
PHY-3002 : Step(24): len = 326757, overlap = 392.594
PHY-3002 : Step(25): len = 305198, overlap = 362.281
PHY-3002 : Step(26): len = 306761, overlap = 343.062
PHY-3002 : Step(27): len = 310080, overlap = 328.406
PHY-3002 : Step(28): len = 316453, overlap = 301.5
PHY-3002 : Step(29): len = 321453, overlap = 242.312
PHY-3002 : Step(30): len = 302773, overlap = 236.594
PHY-3002 : Step(31): len = 299982, overlap = 224.031
PHY-3002 : Step(32): len = 302825, overlap = 208.344
PHY-3002 : Step(33): len = 304226, overlap = 196.438
PHY-3002 : Step(34): len = 295915, overlap = 182.375
PHY-3002 : Step(35): len = 294335, overlap = 183.5
PHY-3002 : Step(36): len = 295907, overlap = 177.281
PHY-3002 : Step(37): len = 296310, overlap = 166.812
PHY-3002 : Step(38): len = 286075, overlap = 165.031
PHY-3002 : Step(39): len = 285835, overlap = 165.844
PHY-3002 : Step(40): len = 286297, overlap = 166.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.5375e-05
PHY-3002 : Step(41): len = 290334, overlap = 168.125
PHY-3002 : Step(42): len = 292542, overlap = 169.562
PHY-3002 : Step(43): len = 296214, overlap = 168
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.075e-05
PHY-3002 : Step(44): len = 299176, overlap = 154.688
PHY-3002 : Step(45): len = 302001, overlap = 152.25
PHY-3002 : Step(46): len = 321677, overlap = 138.156
PHY-3002 : Step(47): len = 342832, overlap = 123.062
PHY-3002 : Step(48): len = 343595, overlap = 99.3125
PHY-3002 : Step(49): len = 343972, overlap = 93.9375
PHY-3002 : Step(50): len = 348858, overlap = 97.25
PHY-3002 : Step(51): len = 352821, overlap = 107.656
PHY-3002 : Step(52): len = 359798, overlap = 106.219
PHY-3002 : Step(53): len = 357135, overlap = 90.5625
PHY-3002 : Step(54): len = 355372, overlap = 87.75
PHY-3002 : Step(55): len = 356653, overlap = 87.1562
PHY-3002 : Step(56): len = 356490, overlap = 88.0312
PHY-3002 : Step(57): len = 356494, overlap = 86.9062
PHY-3002 : Step(58): len = 354336, overlap = 96.3125
PHY-3002 : Step(59): len = 355551, overlap = 89.8438
PHY-3002 : Step(60): len = 356304, overlap = 79.9688
PHY-3002 : Step(61): len = 352405, overlap = 86.9688
PHY-3002 : Step(62): len = 353542, overlap = 81.9688
PHY-3002 : Step(63): len = 354483, overlap = 90.375
PHY-3002 : Step(64): len = 355028, overlap = 79.8125
PHY-3002 : Step(65): len = 353009, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.15e-05
PHY-3002 : Step(66): len = 359139, overlap = 74.8438
PHY-3002 : Step(67): len = 361152, overlap = 76.8438
PHY-3002 : Step(68): len = 366117, overlap = 73.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000114465
PHY-3002 : Step(69): len = 366310, overlap = 73.3125
PHY-3002 : Step(70): len = 368848, overlap = 66.8125
PHY-3002 : Step(71): len = 391081, overlap = 62.9688
PHY-3002 : Step(72): len = 397628, overlap = 62.5312
PHY-3002 : Step(73): len = 401420, overlap = 51.4062
PHY-3002 : Step(74): len = 401538, overlap = 50.9375
PHY-3002 : Step(75): len = 401600, overlap = 56.9688
PHY-3002 : Step(76): len = 402951, overlap = 58.8438
PHY-3002 : Step(77): len = 405247, overlap = 49.1875
PHY-3002 : Step(78): len = 409293, overlap = 48.25
PHY-3002 : Step(79): len = 410411, overlap = 54.5312
PHY-3002 : Step(80): len = 410993, overlap = 56.7812
PHY-3002 : Step(81): len = 412025, overlap = 50.8125
PHY-3002 : Step(82): len = 416834, overlap = 46.0625
PHY-3002 : Step(83): len = 418513, overlap = 46.7812
PHY-3002 : Step(84): len = 416973, overlap = 47.5938
PHY-3002 : Step(85): len = 418554, overlap = 49.0938
PHY-3002 : Step(86): len = 421359, overlap = 46.7188
PHY-3002 : Step(87): len = 420048, overlap = 53.2188
PHY-3002 : Step(88): len = 418809, overlap = 57.7812
PHY-3002 : Step(89): len = 418896, overlap = 46.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000228931
PHY-3002 : Step(90): len = 421318, overlap = 51.1875
PHY-3002 : Step(91): len = 424646, overlap = 51.1875
PHY-3002 : Step(92): len = 427490, overlap = 55.6875
PHY-3002 : Step(93): len = 430422, overlap = 51.1875
PHY-3002 : Step(94): len = 434637, overlap = 48.9375
PHY-3002 : Step(95): len = 440252, overlap = 46.9688
PHY-3002 : Step(96): len = 443727, overlap = 46.875
PHY-3002 : Step(97): len = 445327, overlap = 40.1875
PHY-3002 : Step(98): len = 447543, overlap = 40
PHY-3002 : Step(99): len = 448937, overlap = 37.1875
PHY-3002 : Step(100): len = 450418, overlap = 39.25
PHY-3002 : Step(101): len = 450789, overlap = 43.4375
PHY-3002 : Step(102): len = 450594, overlap = 47.75
PHY-3002 : Step(103): len = 449699, overlap = 41.9375
PHY-3002 : Step(104): len = 449526, overlap = 46.25
PHY-3002 : Step(105): len = 449082, overlap = 42
PHY-3002 : Step(106): len = 449373, overlap = 42
PHY-3002 : Step(107): len = 450150, overlap = 44.25
PHY-3002 : Step(108): len = 450043, overlap = 46.9375
PHY-3002 : Step(109): len = 450397, overlap = 44.8125
PHY-3002 : Step(110): len = 451181, overlap = 47.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000457862
PHY-3002 : Step(111): len = 452265, overlap = 47.25
PHY-3002 : Step(112): len = 452933, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024173s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (323.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11245.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 579896, over cnt = 1524(4%), over = 7687, worst = 39
PHY-1001 : End global iterations;  0.457747s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 105.39, top5 = 69.37, top10 = 55.29, top15 = 47.64.
PHY-3001 : End congestion estimation;  0.591977s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (161.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.332032s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00275e-05
PHY-3002 : Step(113): len = 521286, overlap = 21.25
PHY-3002 : Step(114): len = 518090, overlap = 23.5
PHY-3002 : Step(115): len = 506580, overlap = 28.0625
PHY-3002 : Step(116): len = 496765, overlap = 36.125
PHY-3002 : Step(117): len = 491256, overlap = 36.75
PHY-3002 : Step(118): len = 477604, overlap = 39.0625
PHY-3002 : Step(119): len = 463110, overlap = 44.8125
PHY-3002 : Step(120): len = 451753, overlap = 52.7812
PHY-3002 : Step(121): len = 447430, overlap = 56.0625
PHY-3002 : Step(122): len = 443003, overlap = 58.7812
PHY-3002 : Step(123): len = 441082, overlap = 60.3125
PHY-3002 : Step(124): len = 436558, overlap = 64.1875
PHY-3002 : Step(125): len = 433576, overlap = 63.3125
PHY-3002 : Step(126): len = 430712, overlap = 65.3125
PHY-3002 : Step(127): len = 427358, overlap = 69.5938
PHY-3002 : Step(128): len = 424841, overlap = 73.5938
PHY-3002 : Step(129): len = 421297, overlap = 64.8438
PHY-3002 : Step(130): len = 417130, overlap = 69.5312
PHY-3002 : Step(131): len = 414812, overlap = 79.625
PHY-3002 : Step(132): len = 411544, overlap = 82
PHY-3002 : Step(133): len = 407741, overlap = 84.3438
PHY-3002 : Step(134): len = 406041, overlap = 85.25
PHY-3002 : Step(135): len = 404600, overlap = 92.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0055e-05
PHY-3002 : Step(136): len = 407942, overlap = 84.7188
PHY-3002 : Step(137): len = 409963, overlap = 84.3125
PHY-3002 : Step(138): len = 418059, overlap = 75.9062
PHY-3002 : Step(139): len = 428042, overlap = 67.8438
PHY-3002 : Step(140): len = 429243, overlap = 65.4062
PHY-3002 : Step(141): len = 429208, overlap = 59.5625
PHY-3002 : Step(142): len = 429606, overlap = 58.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.01101e-05
PHY-3002 : Step(143): len = 439229, overlap = 47.625
PHY-3002 : Step(144): len = 442167, overlap = 46.6875
PHY-3002 : Step(145): len = 448154, overlap = 42.625
PHY-3002 : Step(146): len = 458476, overlap = 36.375
PHY-3002 : Step(147): len = 473879, overlap = 37.4375
PHY-3002 : Step(148): len = 472372, overlap = 35.1875
PHY-3002 : Step(149): len = 468325, overlap = 33.3438
PHY-3002 : Step(150): len = 467619, overlap = 33.2188
PHY-3002 : Step(151): len = 464519, overlap = 29.5625
PHY-3002 : Step(152): len = 463308, overlap = 31.4375
PHY-3002 : Step(153): len = 462672, overlap = 30.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016022
PHY-3002 : Step(154): len = 468741, overlap = 28.2188
PHY-3002 : Step(155): len = 471672, overlap = 28.4375
PHY-3002 : Step(156): len = 489697, overlap = 21.6562
PHY-3002 : Step(157): len = 494608, overlap = 17.7812
PHY-3002 : Step(158): len = 497852, overlap = 16.625
PHY-3002 : Step(159): len = 500521, overlap = 13.375
PHY-3002 : Step(160): len = 501191, overlap = 8.78125
PHY-3002 : Step(161): len = 503004, overlap = 8.0625
PHY-3002 : Step(162): len = 504689, overlap = 7.78125
PHY-3002 : Step(163): len = 503266, overlap = 7.5
PHY-3002 : Step(164): len = 503032, overlap = 7.6875
PHY-3002 : Step(165): len = 502235, overlap = 6.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00032044
PHY-3002 : Step(166): len = 508037, overlap = 5.0625
PHY-3002 : Step(167): len = 515289, overlap = 4.8125
PHY-3002 : Step(168): len = 519982, overlap = 4.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00064088
PHY-3002 : Step(169): len = 525237, overlap = 4.375
PHY-3002 : Step(170): len = 538550, overlap = 4.1875
PHY-3002 : Step(171): len = 563120, overlap = 3.25
PHY-3002 : Step(172): len = 562188, overlap = 2.9375
PHY-3002 : Step(173): len = 559124, overlap = 2
PHY-3002 : Step(174): len = 557806, overlap = 2
PHY-3002 : Step(175): len = 557389, overlap = 1.3125
PHY-3002 : Step(176): len = 557269, overlap = 1.5
PHY-3002 : Step(177): len = 557726, overlap = 1.5
PHY-3002 : Step(178): len = 557039, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 29/11245.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 587920, over cnt = 1440(4%), over = 5943, worst = 27
PHY-1001 : End global iterations;  0.435827s wall, 0.734375s user + 0.187500s system = 0.921875s CPU (211.5%)

PHY-1001 : Congestion index: top1 = 79.12, top5 = 57.66, top10 = 47.83, top15 = 42.20.
PHY-3001 : End congestion estimation;  0.562256s wall, 0.859375s user + 0.187500s system = 1.046875s CPU (186.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355118s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000288905
PHY-3002 : Step(179): len = 557934, overlap = 55
PHY-3002 : Step(180): len = 555541, overlap = 44.7812
PHY-3002 : Step(181): len = 544774, overlap = 44.9688
PHY-3002 : Step(182): len = 535060, overlap = 42.5
PHY-3002 : Step(183): len = 527499, overlap = 46
PHY-3002 : Step(184): len = 524675, overlap = 37.7812
PHY-3002 : Step(185): len = 522240, overlap = 29.8125
PHY-3002 : Step(186): len = 517779, overlap = 34.6562
PHY-3002 : Step(187): len = 516434, overlap = 32.375
PHY-3002 : Step(188): len = 515793, overlap = 33.125
PHY-3002 : Step(189): len = 515794, overlap = 32.7812
PHY-3002 : Step(190): len = 514685, overlap = 33.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000577809
PHY-3002 : Step(191): len = 521590, overlap = 31.4375
PHY-3002 : Step(192): len = 531725, overlap = 30.5938
PHY-3002 : Step(193): len = 537217, overlap = 27.0938
PHY-3002 : Step(194): len = 535478, overlap = 28.7812
PHY-3002 : Step(195): len = 534087, overlap = 30.6875
PHY-3002 : Step(196): len = 534313, overlap = 31.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00115562
PHY-3002 : Step(197): len = 542313, overlap = 30.625
PHY-3002 : Step(198): len = 547101, overlap = 28.5938
PHY-3002 : Step(199): len = 552105, overlap = 25.7188
PHY-3002 : Step(200): len = 555879, overlap = 25.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35485, tnet num: 11243, tinst num: 5479, tnode num: 42782, tedge num: 71886.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 240.44 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 286/11245.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 591824, over cnt = 1523(4%), over = 5873, worst = 26
PHY-1001 : End global iterations;  0.521185s wall, 0.718750s user + 0.187500s system = 0.906250s CPU (173.9%)

PHY-1001 : Congestion index: top1 = 74.14, top5 = 56.04, top10 = 47.82, top15 = 42.77.
PHY-1001 : End incremental global routing;  0.642248s wall, 0.828125s user + 0.187500s system = 1.015625s CPU (158.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351525s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.8%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5415 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 5532 instances, 1384 luts, 1965 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 557613
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9523/11298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 592856, over cnt = 1522(4%), over = 5867, worst = 26
PHY-1001 : End global iterations;  0.055216s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (141.5%)

PHY-1001 : Congestion index: top1 = 73.88, top5 = 55.99, top10 = 47.81, top15 = 42.77.
PHY-3001 : End congestion estimation;  0.178011s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35697, tnet num: 11296, tinst num: 5532, tnode num: 43153, tedge num: 72204.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.152055s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 557671, overlap = 0
PHY-3002 : Step(202): len = 557786, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9531/11298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 592896, over cnt = 1529(4%), over = 5881, worst = 26
PHY-1001 : End global iterations;  0.056649s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.7%)

PHY-1001 : Congestion index: top1 = 74.20, top5 = 56.13, top10 = 47.90, top15 = 42.83.
PHY-3001 : End congestion estimation;  0.179305s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.336982s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126306
PHY-3002 : Step(203): len = 557917, overlap = 25.3438
PHY-3002 : Step(204): len = 558087, overlap = 25.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00252612
PHY-3002 : Step(205): len = 558076, overlap = 25.2188
PHY-3002 : Step(206): len = 558107, overlap = 25.2188
PHY-3001 : Final: Len = 558107, Over = 25.2188
PHY-3001 : End incremental placement;  2.126302s wall, 2.140625s user + 0.218750s system = 2.359375s CPU (111.0%)

OPT-1001 : Total overflow 241.31 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  3.319713s wall, 3.515625s user + 0.406250s system = 3.921875s CPU (118.1%)

OPT-1001 : Current memory(MB): used = 444, reserve = 431, peak = 446.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9536/11298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 593568, over cnt = 1529(4%), over = 5835, worst = 26
PHY-1002 : len = 612880, over cnt = 1011(2%), over = 2790, worst = 24
PHY-1002 : len = 623208, over cnt = 443(1%), over = 1029, worst = 24
PHY-1002 : len = 626992, over cnt = 200(0%), over = 398, worst = 10
PHY-1002 : len = 630024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.641325s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 61.92, top5 = 50.13, top10 = 44.00, top15 = 40.05.
OPT-1001 : End congestion update;  0.765582s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (138.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.283763s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.1%)

OPT-0007 : Start: WNS -6339 TNS -32720 NUM_FEPS 10
OPT-0007 : Iter 1: improved WNS -6339 TNS -32720 NUM_FEPS 10 with 36 cells processed and 3100 slack improved
OPT-0007 : Iter 2: improved WNS -6339 TNS -32720 NUM_FEPS 10 with 5 cells processed and 500 slack improved
OPT-0007 : Iter 3: improved WNS -6339 TNS -32720 NUM_FEPS 10 with 2 cells processed and 400 slack improved
OPT-0007 : Iter 4: improved WNS -6339 TNS -32720 NUM_FEPS 10 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.061636s wall, 1.296875s user + 0.062500s system = 1.359375s CPU (128.0%)

OPT-1001 : Current memory(MB): used = 444, reserve = 431, peak = 446.
OPT-1001 : End physical optimization;  5.428028s wall, 5.968750s user + 0.484375s system = 6.453125s CPU (118.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1384 LUT to BLE ...
SYN-4008 : Packed 1384 LUT and 694 SEQ to BLE.
SYN-4003 : Packing 1271 remaining SEQ's ...
SYN-4005 : Packed 409 SEQ with LUT/SLICE
SYN-4006 : 424 single LUT's are left
SYN-4006 : 862 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 2246/4869 primitive instances ...
PHY-3001 : End packing;  0.188071s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 3419 instances
RUN-1001 : 1663 mslices, 1663 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10620 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8032 nets have 2 pins
RUN-1001 : 1901 nets have [3 - 5] pins
RUN-1001 : 493 nets have [6 - 10] pins
RUN-1001 : 134 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3417 instances, 3326 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 557672, Over = 70.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8018/10620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 622880, over cnt = 269(0%), over = 354, worst = 5
PHY-1002 : len = 623576, over cnt = 142(0%), over = 163, worst = 3
PHY-1002 : len = 624256, over cnt = 74(0%), over = 84, worst = 3
PHY-1002 : len = 624552, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 625072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.426748s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 49.31, top10 = 43.08, top15 = 39.26.
PHY-3001 : End congestion estimation;  0.565861s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (118.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32318, tnet num: 10618, tinst num: 3417, tnode num: 37639, tedge num: 67681.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10618 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.152525s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108377
PHY-3002 : Step(207): len = 537349, overlap = 72.5
PHY-3002 : Step(208): len = 521845, overlap = 80.75
PHY-3002 : Step(209): len = 511961, overlap = 82.75
PHY-3002 : Step(210): len = 506001, overlap = 86.5
PHY-3002 : Step(211): len = 500116, overlap = 96.75
PHY-3002 : Step(212): len = 495605, overlap = 91.75
PHY-3002 : Step(213): len = 492737, overlap = 91
PHY-3002 : Step(214): len = 489988, overlap = 93.5
PHY-3002 : Step(215): len = 487186, overlap = 95.5
PHY-3002 : Step(216): len = 485477, overlap = 91.5
PHY-3002 : Step(217): len = 483688, overlap = 90
PHY-3002 : Step(218): len = 483055, overlap = 87.5
PHY-3002 : Step(219): len = 482331, overlap = 83
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000216755
PHY-3002 : Step(220): len = 492052, overlap = 79.5
PHY-3002 : Step(221): len = 501175, overlap = 72.5
PHY-3002 : Step(222): len = 501970, overlap = 72.5
PHY-3002 : Step(223): len = 503629, overlap = 72.75
PHY-3002 : Step(224): len = 505615, overlap = 69.5
PHY-3002 : Step(225): len = 508502, overlap = 65.75
PHY-3002 : Step(226): len = 510645, overlap = 64.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000433509
PHY-3002 : Step(227): len = 523629, overlap = 58
PHY-3002 : Step(228): len = 536423, overlap = 47.5
PHY-3002 : Step(229): len = 536531, overlap = 44.25
PHY-3002 : Step(230): len = 537292, overlap = 46.25
PHY-3002 : Step(231): len = 542582, overlap = 47
PHY-3002 : Step(232): len = 546419, overlap = 46
PHY-3002 : Step(233): len = 547851, overlap = 40
PHY-3002 : Step(234): len = 549041, overlap = 42.5
PHY-3002 : Step(235): len = 550396, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000867019
PHY-3002 : Step(236): len = 561165, overlap = 37
PHY-3002 : Step(237): len = 571447, overlap = 32
PHY-3002 : Step(238): len = 572173, overlap = 33.25
PHY-3002 : Step(239): len = 574598, overlap = 32.25
PHY-3002 : Step(240): len = 578882, overlap = 31
PHY-3002 : Step(241): len = 580896, overlap = 30.25
PHY-3002 : Step(242): len = 582024, overlap = 29.25
PHY-3002 : Step(243): len = 581103, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00173404
PHY-3002 : Step(244): len = 589490, overlap = 26.5
PHY-3002 : Step(245): len = 594593, overlap = 25.25
PHY-3002 : Step(246): len = 597519, overlap = 23.5
PHY-3002 : Step(247): len = 599598, overlap = 26.25
PHY-3002 : Step(248): len = 602625, overlap = 26.25
PHY-3002 : Step(249): len = 606211, overlap = 27.25
PHY-3002 : Step(250): len = 606829, overlap = 26.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00336671
PHY-3002 : Step(251): len = 610600, overlap = 27
PHY-3002 : Step(252): len = 612152, overlap = 26.75
PHY-3002 : Step(253): len = 614838, overlap = 26.25
PHY-3002 : Step(254): len = 617380, overlap = 26.25
PHY-3002 : Step(255): len = 619728, overlap = 25.25
PHY-3002 : Step(256): len = 621473, overlap = 26.25
PHY-3002 : Step(257): len = 622409, overlap = 26
PHY-3002 : Step(258): len = 622868, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.835040s wall, 0.578125s user + 1.875000s system = 2.453125s CPU (293.8%)

PHY-3001 : Trial Legalized: Len = 639674
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 194/10620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 678104, over cnt = 874(2%), over = 1797, worst = 9
PHY-1002 : len = 684264, over cnt = 614(1%), over = 1031, worst = 9
PHY-1002 : len = 689088, over cnt = 309(0%), over = 441, worst = 6
PHY-1002 : len = 692936, over cnt = 55(0%), over = 67, worst = 4
PHY-1002 : len = 693920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.837779s wall, 1.312500s user + 0.109375s system = 1.421875s CPU (169.7%)

PHY-1001 : Congestion index: top1 = 51.53, top5 = 43.63, top10 = 39.21, top15 = 36.29.
PHY-3001 : End congestion estimation;  0.984930s wall, 1.453125s user + 0.109375s system = 1.562500s CPU (158.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10618 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.313792s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000481011
PHY-3002 : Step(259): len = 626126, overlap = 2.5
PHY-3002 : Step(260): len = 620904, overlap = 3.5
PHY-3002 : Step(261): len = 616503, overlap = 6.5
PHY-3002 : Step(262): len = 613312, overlap = 8
PHY-3002 : Step(263): len = 611271, overlap = 7.5
PHY-3002 : Step(264): len = 610466, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009045s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.7%)

PHY-3001 : Legalized: Len = 615199, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.2%)

PHY-3001 : 45 instances has been re-located, deltaX = 9, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 615710, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32318, tnet num: 10618, tinst num: 3417, tnode num: 37639, tedge num: 67681.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6871/10620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 669000, over cnt = 374(1%), over = 506, worst = 5
PHY-1002 : len = 670088, over cnt = 219(0%), over = 260, worst = 4
PHY-1002 : len = 671768, over cnt = 92(0%), over = 104, worst = 4
PHY-1002 : len = 672296, over cnt = 54(0%), over = 58, worst = 2
PHY-1002 : len = 672880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.553839s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 51.31, top5 = 43.24, top10 = 38.92, top15 = 36.09.
PHY-1001 : End incremental global routing;  0.692378s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (128.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10618 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.316474s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.7%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3352 has valid locations, 27 needs to be replaced
PHY-3001 : design contains 3441 instances, 3350 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 620975
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9348/10656.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 680856, over cnt = 39(0%), over = 50, worst = 5
PHY-1002 : len = 680944, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 681296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 681312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.246812s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.0%)

PHY-1001 : Congestion index: top1 = 51.38, top5 = 43.42, top10 = 39.13, top15 = 36.33.
PHY-3001 : End congestion estimation;  0.386102s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32580, tnet num: 10654, tinst num: 3441, tnode num: 37972, tedge num: 68044.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.230142s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(265): len = 619921, overlap = 0
PHY-3002 : Step(266): len = 619446, overlap = 0
PHY-3002 : Step(267): len = 619245, overlap = 0
PHY-3002 : Step(268): len = 619098, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9338/10656.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 677304, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 677376, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 677360, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 677424, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 677512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.313656s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (139.5%)

PHY-1001 : Congestion index: top1 = 52.39, top5 = 43.67, top10 = 39.18, top15 = 36.30.
PHY-3001 : End congestion estimation;  0.456878s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (126.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.316290s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00039625
PHY-3002 : Step(269): len = 619251, overlap = 0.5
PHY-3002 : Step(270): len = 619196, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (249.9%)

PHY-3001 : Legalized: Len = 619223, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015392s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.5%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 619197, Over = 0
PHY-3001 : End incremental placement;  2.669481s wall, 2.765625s user + 0.312500s system = 3.078125s CPU (115.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  3.877458s wall, 4.078125s user + 0.406250s system = 4.484375s CPU (115.7%)

OPT-1001 : Current memory(MB): used = 454, reserve = 443, peak = 456.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9328/10656.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 677768, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 677808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 677856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 677856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.248270s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 43.44, top10 = 39.07, top15 = 36.24.
OPT-1001 : End congestion update;  0.386517s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254552s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.2%)

OPT-0007 : Start: WNS -6389 TNS -32411 NUM_FEPS 13
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3379 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3441 instances, 3350 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 631247, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015327s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.9%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 631235, Over = 0
PHY-3001 : End incremental legalization;  0.150375s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.5%)

OPT-0007 : Iter 1: improved WNS -5905 TNS -29193 NUM_FEPS 5 with 51 cells processed and 30800 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3379 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3441 instances, 3350 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 633519, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.5%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 633523, Over = 0
PHY-3001 : End incremental legalization;  0.153274s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.7%)

OPT-0007 : Iter 2: improved WNS -5905 TNS -29193 NUM_FEPS 5 with 22 cells processed and 4773 slack improved
OPT-0007 : Iter 3: improved WNS -5905 TNS -29193 NUM_FEPS 5 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.086475s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (99.2%)

OPT-1001 : Current memory(MB): used = 455, reserve = 444, peak = 457.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.255580s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9192/10656.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 691520, over cnt = 73(0%), over = 90, worst = 3
PHY-1002 : len = 691728, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 691872, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 691936, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 692040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.358254s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 51.85, top5 = 43.79, top10 = 39.48, top15 = 36.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257217s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -5905 TNS -29243 NUM_FEPS 5
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -5905ps with logic level 1 and starts from PAD
RUN-1001 :       #2 path slack -5889ps with logic level 1 and starts from PAD
RUN-1001 :       #3 path slack -5855ps with logic level 1 and starts from PAD
RUN-1001 :       #4 path slack -5805ps with logic level 1 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10656 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10656 nets
OPT-1001 : End physical optimization;  7.023689s wall, 7.234375s user + 0.453125s system = 7.687500s CPU (109.5%)

RUN-1003 : finish command "place" in  29.217306s wall, 45.093750s user + 17.421875s system = 62.515625s CPU (214.0%)

RUN-1004 : used memory is 389 MB, reserved memory is 374 MB, peak memory is 457 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_place.db" in  1.091381s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (166.1%)

RUN-1004 : used memory is 389 MB, reserved memory is 375 MB, peak memory is 457 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3443 instances
RUN-1001 : 1669 mslices, 1681 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10656 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8039 nets have 2 pins
RUN-1001 : 1906 nets have [3 - 5] pins
RUN-1001 : 510 nets have [6 - 10] pins
RUN-1001 : 136 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32580, tnet num: 10654, tinst num: 3441, tnode num: 37972, tedge num: 68044.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1669 mslices, 1681 lslices, 53 pads, 0 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 671464, over cnt = 911(2%), over = 1905, worst = 10
PHY-1002 : len = 678168, over cnt = 615(1%), over = 1096, worst = 9
PHY-1002 : len = 685056, over cnt = 249(0%), over = 341, worst = 8
PHY-1002 : len = 689144, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 689192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.582360s wall, 1.125000s user + 0.250000s system = 1.375000s CPU (236.1%)

PHY-1001 : Congestion index: top1 = 51.16, top5 = 43.39, top10 = 39.19, top15 = 36.40.
PHY-1001 : End global routing;  0.738106s wall, 1.281250s user + 0.265625s system = 1.546875s CPU (209.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 453, reserve = 442, peak = 460.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/clk_100M will be routed on clock mesh
PHY-1001 : net u8_encoder/u11_biss/U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4 will be merged with clock u8_encoder/u11_biss/U2_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[0] is skipped due to 0 input or output
PHY-1001 : net u8_encoder/u11_biss/U3_CRC/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u12_ssi/clk_2M_syn_4 will be merged with clock u8_encoder/u12_ssi/clk_2M
PHY-1001 : clock net u8_encoder/u12_ssi/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u12_ssi/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 710, reserve = 699, peak = 710.
PHY-1001 : End build detailed router design. 3.971959s wall, 3.921875s user + 0.046875s system = 3.968750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 274368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.472707s wall, 3.453125s user + 0.015625s system = 3.468750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 744, reserve = 735, peak = 744.
PHY-1001 : End phase 1; 3.478556s wall, 3.468750s user + 0.015625s system = 3.484375s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 1.24926e+06, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 746, reserve = 736, peak = 746.
PHY-1001 : End initial routed; 13.967211s wall, 32.250000s user + 0.578125s system = 32.828125s CPU (235.0%)

PHY-1001 : Update timing.....
PHY-1001 : 60/8714(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.169   |  -33.569  |   7   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.412734s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 754, reserve = 744, peak = 754.
PHY-1001 : End phase 2; 15.380028s wall, 33.671875s user + 0.578125s system = 34.250000s CPU (222.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -6.163ns STNS -32.635ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.097907s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.8%)

PHY-1022 : len = 1.24935e+06, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.177025s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.24827e+06, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.088326s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (141.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.24836e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.069033s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.24843e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.071164s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (175.6%)

PHY-1001 : Update timing.....
PHY-1001 : 57/8714(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.163   |  -33.135  |   7   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.404416s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 1.192469s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 799, reserve = 791, peak = 799.
PHY-1001 : End phase 3; 3.254659s wall, 3.296875s user + 0.078125s system = 3.375000s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -6.163ns STNS -32.635ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.081656s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.7%)

PHY-1022 : len = 1.24845e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.157736s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-6.163ns, -32.635ns, 7}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.24846e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.059610s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.8%)

PHY-1001 : Update timing.....
PHY-1001 : 57/8714(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.163   |  -33.048  |   7   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.412552s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 1.228170s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 803, reserve = 795, peak = 803.
PHY-1001 : End phase 4; 2.879977s wall, 2.890625s user + 0.000000s system = 2.890625s CPU (100.4%)

PHY-1003 : Routed, final wirelength = 1.24846e+06
PHY-1001 : Current memory(MB): used = 804, reserve = 796, peak = 804.
PHY-1001 : End export database. 0.065207s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.8%)

PHY-1001 : End detail routing;  29.294132s wall, 47.562500s user + 0.718750s system = 48.281250s CPU (164.8%)

RUN-1003 : finish command "route" in  31.247425s wall, 50.062500s user + 0.984375s system = 51.046875s CPU (163.4%)

RUN-1004 : used memory is 761 MB, reserved memory is 752 MB, peak memory is 804 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        53
  #input                   25
  #output                   9
  #inout                   19

Utilization Statistics
#lut                     5648   out of  19600   28.82%
#reg                     2031   out of  19600   10.36%
#le                      6510
  #lut only              4479   out of   6510   68.80%
  #reg only               862   out of   6510   13.24%
  #lut&reg               1169   out of   6510   17.96%
#dsp                       29   out of     29  100.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       53   out of    188   28.19%
  #ireg                    18
  #oreg                    26
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                        Fanout
#1        u8_encoder/u11_biss/U2_control/clk_5M            GCLK               pll                u1_pll/pll_inst.clkc3                                         625
#2        u8_encoder/u11_biss/U3_CRC/clk                   GCLK               pll                u1_pll/pll_inst.clkc1                                         334
#3        u8_encoder/clk_100M                              GCLK               pll                u1_pll/pll_inst.clkc2                                         239
#4        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                         22
#5        u8_encoder/u11_biss/U2_control/clk_out_reg1      GCLK               mslice             u8_encoder/u11_biss/U2_control/state_c[0]_syn_190.q0          20
#6        u8_encoder/u12_ssi/clk_out_reg1                  GCLK               mslice             u8_encoder/u12_ssi/read_done_n_syn_49.q0                      13
#7        u8_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               lslice             u8_encoder/u15_endat/u41_control/clk_out_reg1_reg_syn_5.q1    11
#8        u8_encoder/u15_endat/u41_control/clk_200k        GCLK               lslice             u8_encoder/u15_endat/u41_control/clk_200k_reg_syn_9.q0        10
#9        u8_encoder/u12_ssi/clk_2M                        GCLK               mslice             u8_encoder/u12_ssi/clk_2M_reg_syn_9.q0                        5
#10       sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                           1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  emif_addr_in[12]      INPUT        D16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[11]      INPUT        C15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[10]      INPUT        C16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[9]       INPUT        F13        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[8]       INPUT        F14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[5]       INPUT        E16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[4]       INPUT        E15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[3]       INPUT        B16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[2]       INPUT        B15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[1]       INPUT        A14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[0]       INPUT        D14        LVCMOS25          N/A          PULLUP       IREG     
    emif_cas_in         INPUT        N12        LVCMOS25          N/A          PULLUP       IREG     
     emif_ce_in         INPUT        C13        LVCMOS25          N/A          PULLUP       NONE     
    emif_cke_in         INPUT        A13        LVCMOS25          N/A          PULLUP       NONE     
    emif_clk_in         INPUT        E13        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm0_in        INPUT        P11        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm1_in        INPUT        P12        LVCMOS25          N/A          PULLUP       NONE     
    emif_ras_in         INPUT        N14        LVCMOS25          N/A          PULLUP       IREG     
     emif_we_in         INPUT        C11        LVCMOS25          N/A          PULLUP       NONE     
       sdo_a            INPUT         B5        LVCMOS25          N/A          PULLUP       IREG     
       sdo_b            INPUT         A5        LVCMOS25          N/A          PULLUP       IREG     
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP       NONE     
    sys_rst_n_in        INPUT         A6        LVCMOS25          N/A          PULLUP       NONE     
     a_out_able        OUTPUT         B6        LVCMOS25           8            NONE        OREG     
     b_out_able        OUTPUT         B3        LVCMOS25           8            NONE        OREG     
     led_out[3]        OUTPUT        A11        LVCMOS25           8            NONE        OREG     
     led_out[2]        OUTPUT        A10        LVCMOS25           8            NONE        OREG     
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE        OREG     
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE        OREG     
     sincos_clk        OUTPUT         A4        LVCMOS25           8            NONE        OREG     
    sincos_cs_n        OUTPUT         C4        LVCMOS25           8            NONE        OREG     
     z_out_able        OUTPUT         A7        LVCMOS25           8            NONE        NONE     
   emif_data[15]        INOUT        M15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[13]        INOUT        N16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[12]        INOUT        P15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[11]        INOUT        R16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[10]        INOUT        M16        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[9]        INOUT        K14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[8]        INOUT        L13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[7]        INOUT        T15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[6]        INOUT        R15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[4]        INOUT        L14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[3]        INOUT        T14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[2]        INOUT        R14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[1]        INOUT        M13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[0]        INOUT        T13        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_a          INOUT         F7        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_b          INOUT         E6        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_z          INOUT         C7        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |demo_1st_top        |6510   |3556    |2092    |2094    |0       |29      |
|  u1_pll               |my_pll              |1      |1       |0       |0       |0       |0       |
|  u2_rst               |rst_BUFG            |0      |0       |0       |0       |0       |0       |
|  u3_op                |emif_signal_op      |7      |6       |0       |5       |0       |0       |
|  u4_setio             |emif_setio          |10     |10      |0       |9       |0       |0       |
|  u5_control           |emif_control        |2      |2       |0       |1       |0       |0       |
|  u6_emif_read         |emif_read           |33     |33      |0       |20      |0       |0       |
|  u7_emif_write        |emif_write          |32     |32      |0       |17      |0       |0       |
|  u8_encoder           |encoder_control     |5217   |2844    |1512    |1917    |0       |29      |
|    u10_abz            |four_sub            |131    |86      |41      |47      |0       |0       |
|    u11_biss           |biss_controll       |310    |266     |42      |137     |0       |0       |
|      U2_control       |biss_control_in     |205    |174     |29      |85      |0       |0       |
|      U3_CRC           |biss_crc6           |105    |92      |13      |52      |0       |0       |
|    u12_ssi            |ssi_control         |138    |112     |20      |100     |0       |0       |
|    u13_sin            |sin_control         |3740   |1610    |1309    |1147    |0       |29      |
|      u21_sample       |ads8350_sample      |210    |159     |5       |125     |0       |0       |
|      u22_fir          |fir                 |3530   |1451    |1304    |1022    |0       |29      |
|        U1_fir         |filter_verilog      |1484   |559     |509     |502     |0       |19      |
|        U2_fir         |filter_verilog      |2046   |892     |795     |520     |0       |10      |
|    u14_tawa           |tawa_control        |320    |286     |22      |203     |0       |0       |
|      u31_uart_control |uart_control        |207    |193     |10      |136     |0       |0       |
|      u32_uart_recv    |uart_recv           |50     |39      |4       |27      |0       |0       |
|      u33_uart_send    |uart_send           |44     |35      |8       |25      |0       |0       |
|      u34_crc          |crc_calc            |19     |19      |0       |15      |0       |0       |
|    u15_endat          |endat_control       |403    |318     |69      |202     |0       |0       |
|      u41_control      |endat_contol_sample |403    |318     |69      |202     |0       |0       |
|  u9_led               |led                 |76     |61      |15      |30      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7985  
    #2         2       1038  
    #3         3       542   
    #4         4       326   
    #5        5-10     525   
    #6       11-50     166   
    #7       51-100     2    
  Average     1.82           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_pr.db" in  1.133503s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (170.9%)

RUN-1004 : used memory is 762 MB, reserved memory is 754 MB, peak memory is 815 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32580, tnet num: 10654, tinst num: 3441, tnode num: 37972, tedge num: 68044.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 11 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		rst_n
		u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
		u8_encoder/u12_ssi/clk_2M_syn_4
		u8_encoder/u12_ssi/clk_out_reg1_syn_6
		u8_encoder/u15_endat/u41_control/clk_200k_syn_4
		u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3441
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 10656, pip num: 78914
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3028 valid insts, and 219410 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  7.716369s wall, 102.078125s user + 0.125000s system = 102.203125s CPU (1324.5%)

RUN-1004 : used memory is 797 MB, reserved memory is 797 MB, peak memory is 956 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241223_100948.log"
