#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150e05680 .scope module, "RF_tb" "RF_tb" 2 25;
 .timescale -9 -12;
v0x600003fa0630_0 .var "clk", 0 0;
v0x600003fa06c0_0 .var "r0addr", 2 0;
v0x600003fa0750_0 .net "r0data", 63 0, v0x600003fa0240_0;  1 drivers
v0x600003fa07e0_0 .var "r1addr", 2 0;
v0x600003fa0870_0 .net "r1data", 63 0, v0x600003fa0360_0;  1 drivers
v0x600003fa0900_0 .var "rst", 0 0;
v0x600003fa0990_0 .var "waddr", 2 0;
v0x600003fa0a20_0 .var "wdata", 63 0;
v0x600003fa0ab0_0 .var "wena", 0 0;
S_0x150e057f0 .scope module, "uut" "RF" 2 41, 3 3 0, S_0x150e05680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wena";
    .port_info 3 /INPUT 64 "wdata";
    .port_info 4 /INPUT 3 "waddr";
    .port_info 5 /INPUT 3 "r0addr";
    .port_info 6 /INPUT 3 "r1addr";
    .port_info 7 /OUTPUT 64 "r0data";
    .port_info 8 /OUTPUT 64 "r1data";
v0x600003fa0000 .array "RF", 0 7, 63 0;
v0x600003fa0090_0 .net "clk", 0 0, v0x600003fa0630_0;  1 drivers
v0x600003fa0120_0 .var/i "i", 31 0;
v0x600003fa01b0_0 .net "r0addr", 2 0, v0x600003fa06c0_0;  1 drivers
v0x600003fa0240_0 .var "r0data", 63 0;
v0x600003fa02d0_0 .net "r1addr", 2 0, v0x600003fa07e0_0;  1 drivers
v0x600003fa0360_0 .var "r1data", 63 0;
v0x600003fa03f0_0 .net "rst", 0 0, v0x600003fa0900_0;  1 drivers
v0x600003fa0480_0 .net "waddr", 2 0, v0x600003fa0990_0;  1 drivers
v0x600003fa0510_0 .net "wdata", 63 0, v0x600003fa0a20_0;  1 drivers
v0x600003fa05a0_0 .net "wena", 0 0, v0x600003fa0ab0_0;  1 drivers
v0x600003fa0000_0 .array/port v0x600003fa0000, 0;
E_0x6000018a3280/0 .event anyedge, v0x600003fa0480_0, v0x600003fa01b0_0, v0x600003fa05a0_0, v0x600003fa0000_0;
v0x600003fa0000_1 .array/port v0x600003fa0000, 1;
v0x600003fa0000_2 .array/port v0x600003fa0000, 2;
v0x600003fa0000_3 .array/port v0x600003fa0000, 3;
v0x600003fa0000_4 .array/port v0x600003fa0000, 4;
E_0x6000018a3280/1 .event anyedge, v0x600003fa0000_1, v0x600003fa0000_2, v0x600003fa0000_3, v0x600003fa0000_4;
v0x600003fa0000_5 .array/port v0x600003fa0000, 5;
v0x600003fa0000_6 .array/port v0x600003fa0000, 6;
v0x600003fa0000_7 .array/port v0x600003fa0000, 7;
E_0x6000018a3280/2 .event anyedge, v0x600003fa0000_5, v0x600003fa0000_6, v0x600003fa0000_7, v0x600003fa02d0_0;
E_0x6000018a3280 .event/or E_0x6000018a3280/0, E_0x6000018a3280/1, E_0x6000018a3280/2;
E_0x6000018a32c0 .event posedge, v0x600003fa0090_0;
    .scope S_0x150e057f0;
T_0 ;
    %wait E_0x6000018a32c0;
    %load/vec4 v0x600003fa03f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003fa0120_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600003fa0120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600003fa0120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fa0000, 0, 4;
    %load/vec4 v0x600003fa0120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003fa0120_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003fa05a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x600003fa0510_0;
    %load/vec4 v0x600003fa0480_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fa0000, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150e057f0;
T_1 ;
    %wait E_0x6000018a3280;
    %load/vec4 v0x600003fa0480_0;
    %load/vec4 v0x600003fa01b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x600003fa05a0_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x600003fa0480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600003fa0000, 4;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x600003fa01b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600003fa0000, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x600003fa0240_0, 0, 64;
    %load/vec4 v0x600003fa0480_0;
    %load/vec4 v0x600003fa02d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.5, 4;
    %load/vec4 v0x600003fa05a0_0;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %load/vec4 v0x600003fa0480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600003fa0000, 4;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %load/vec4 v0x600003fa02d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600003fa0000, 4;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %store/vec4 v0x600003fa0360_0, 0, 64;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x150e05680;
T_2 ;
    %delay 50000, 0;
    %load/vec4 v0x600003fa0630_0;
    %inv;
    %store/vec4 v0x600003fa0630_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150e05680;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fa0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 17, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 85, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 17, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 17, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 7, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 14, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 9, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fa0ab0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600003fa0990_0, 0, 3;
    %pushi/vec4 31, 0, 64;
    %store/vec4 v0x600003fa0a20_0, 0, 64;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600003fa06c0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600003fa07e0_0, 0, 3;
    %delay 100000, 0;
    %vpi_call 2 126 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RF_tb.v";
    "RF.v";
