ELF Header:
  Magic:   7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00 
  Class:                             ELF32
  Data:                              2's complement, little endian
  Version:                           1 (current)
  OS/ABI:                            UNIX - System V
  ABI Version:                       0
  Type:                              EXEC (Executable file)
  Machine:                           MIPS R3000
  Version:                           0x1
  Entry point address:               0x8011c800
  Start of program headers:          52 (bytes into file)
  Start of section headers:          91212 (bytes into file)
  Flags:                             0x70001001, noreorder, o32, mips32r2
  Size of this header:               52 (bytes)
  Size of program headers:           32 (bytes)
  Number of program headers:         1
  Size of section headers:           40 (bytes)
  Number of section headers:         17
  Section header string table index: 16

Section Headers:
  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al
  [ 0]                   NULL            00000000 000000 000000 00      0   0  0
  [ 1] .text_init        PROGBITS        8011c800 00cb58 000000 00   W  0   0  1
  [ 2] .text_c           PROGBITS        8011c800 00c800 000358 00  AX  0   0  4
  [ 3] .rodata           PROGBITS        8011cb58 00cb58 000000 00  WA  0   0  1
  [ 4] .data             PROGBITS        80120000 00cb58 000000 00  WA  0   0  1
  [ 5] .gnu.attributes   GNU_ATTRIBUTES  00000000 00cb58 000010 00      0   0  1
  [ 6] .comment          PROGBITS        00000000 00cb68 000044 01  MS  0   0  1
  [ 7] .debug_line       MIPS_DWARF      00000000 00cbac 000438 00      0   0  1
  [ 8] .debug_info       MIPS_DWARF      00000000 00cfe4 000965 00      0   0  1
  [ 9] .debug_abbrev     MIPS_DWARF      00000000 00d949 000200 00      0   0  1
  [10] .debug_aranges    MIPS_DWARF      00000000 00db50 000040 00      0   0  8
  [11] .debug_str        MIPS_DWARF      00000000 00db90 006a68 01  MS  0   0  1
  [12] .debug_macro      MIPS_DWARF      00000000 0145f8 00178f 00      0   0  1
  [13] .debug_frame      MIPS_DWARF      00000000 015d88 000054 00      0   0  4
  [14] .symtab           SYMTAB          00000000 015ddc 000360 10     15  25  4
  [15] .strtab           STRTAB          00000000 01613c 000260 00      0   0  1
  [16] .shstrtab         STRTAB          00000000 01639c 0000af 00      0   0  1
Key to Flags:
  W (write), A (alloc), X (execute), M (merge), S (strings), I (info),
  L (link order), O (extra OS processing required), G (group), T (TLS),
  C (compressed), x (unknown), o (OS specific), E (exclude),
  p (processor specific)

Program Headers:
  Type           Offset   VirtAddr   PhysAddr   FileSiz MemSiz  Flg Align
  LOAD           0x000000 0x80110000 0x80110000 0x0cb58 0x0cb58 R E 0x10000

 Section to Segment mapping:
  Segment Sections...
   00     .text_c 

mips_funcboot.elf:     file format elf32-tradlittlemips
mips_funcboot.elf
architecture: mips:isa32r2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x8011c800

Program Header:
    LOAD off    0x00000000 vaddr 0x80110000 paddr 0x80110000 align 2**16
         filesz 0x0000cb58 memsz 0x0000cb58 flags r-x
private flags = 70001001: [abi=O32] [mips32r2] [not 32bitmode] [noreorder]

Sections:
Idx Name            Size      VMA       LMA       File off  Algn  Flags
  0 .text_init      00000000  8011c800  8011c800  0000cb58  2**0  CONTENTS
  1 .text_c         00000358  8011c800  8011c800  0000c800  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata         00000000  8011cb58  8011cb58  0000cb58  2**0  CONTENTS, ALLOC, LOAD, DATA
  3 .data           00000000  80120000  80120000  0000cb58  2**0  CONTENTS, ALLOC, LOAD, DATA
  4 .gnu.attributes 00000010  00000000  00000000  0000cb58  2**0  CONTENTS, READONLY
  5 .comment        00000044  00000000  00000000  0000cb68  2**0  CONTENTS, READONLY
  6 .debug_line     00000438  00000000  00000000  0000cbac  2**0  CONTENTS, READONLY, DEBUGGING
  7 .debug_info     00000965  00000000  00000000  0000cfe4  2**0  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev   00000200  00000000  00000000  0000d949  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges  00000040  00000000  00000000  0000db50  2**3  CONTENTS, READONLY, DEBUGGING
 10 .debug_str      00006a68  00000000  00000000  0000db90  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro    0000178f  00000000  00000000  000145f8  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame    00000054  00000000  00000000  00015d88  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
8011c800 l    d  .text_init	00000000 .text_init
8011c800 l    d  .text_c	00000000 .text_c
8011cb58 l    d  .rodata	00000000 .rodata
80120000 l    d  .data	00000000 .data
00000000 l    d  .gnu.attributes	00000000 .gnu.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 CMakeFiles/mips_funcboot.elf.dir/D_/MCU_WorkSpace/IntegrationTest/mcu4in_IT/function_cpus/MIPS/src/asm/start.S.obj
8011c980 l       .text_c	00000000 __general_exception_loop
8011c9ac l       .text_c	00000000 init_resources
8011c9f8 l       .text_c	00000000 all_done
8011ca04 l       .text_c	00000000 copy_data
8011ca44 l       .text_c	00000000 zero_bss
8011ca2c l       .text_c	00000000 next_ram_dword
8011ca74 l       .text_c	00000000 copy_c2_ram_done
8011ca64 l       .text_c	00000000 next_bss_word
8011cadc l       .text_c	00000000 done_wr
00000000 l    df *ABS*	00000000 D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot\funcboot.c
80120000 g       .data	00000000 __HeapBase
8011c800 g       *ABS*	00000000 _boot_rom
80127ff0 g       *ABS*	00000000 _gp
80120000 g       .data	00000000 __HeapLimit
80120000 g       *ABS*	00000000 _fdata_ram
8011c998 g     F .text_c	00000068 __cpu_init
8011cb58 g       *ABS*	00000000 rodata_start
8011c800 g       *ABS*	00000000 _ftext_rom
80120000 g       .text_c	00000000 _freemem
80120000 g       .data	00000000 end
8011cb58 g       .rodata	00000000 __label_start__
8011caec g     F .text_c	00000034 Jump_App
8011c800 g       *ABS*	00000000 _etext_rom
8011cb58 g       .rodata	00000000 __label_end__
8011cb20 g     F .text_c	00000038 main
8011c800 g       *ABS*	00000000 _ftext_c_rom
80120000 g       .data	00000000 __end__
8012c000 g       .text_c	00000000 __StackTop
8011cb58 g       *ABS*	00000000 rodata_end
8011ca7c g     F .text_c	00000070 init_cp0
8012c000 g       *ABS*	00000000 __stack
8011ca00 g     F .text_c	0000007c copy_c2_ram
80120000 g       .text_c	00000000 _end
8011c800 g     F .text_c	00000024 __reset_vector
8011cb58 g       *ABS*	00000000 _etext_c_rom
8012c000 g       *ABS*	00000000 __StackLimit
80120000 g       *ABS*	00000000 _edata_ram
8011cb58 g       .text_c	00000000 _fdata_rom
80120000 g       .text_c	00000000 _fbss



Disassembly of section .text_c:

8011c800 <__reset_vector>:
__reset_vector():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:42
	# and jumps to it. This does 2 things; First it will jump to a KSEG1 address which is a
	# mirror of the KSEG0 BEV address but cacheable. Second it will do a mode switch to
	# enable micromips mode.

LEAF(__reset_vector)
	la a2,__cpu_init
8011c800:	3c068012 	lui	a2,0x8012
8011c804:	24c6c998 	addiu	a2,a2,-13928
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:43
	mtc0	$0, C0_COUNT  	    # Clear cp0 Count (Used to measure boot time.)
8011c808:	40804800 	mtc0	zero,c0_count
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:44
	jr a2
8011c80c:	00c00008 	jr	a2
8011c810:	00000000 	nop
	...

8011c980 <__general_exception_loop>:
__general_exception_loop():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:64
	.org 0x180
	.set push
	.set nomicromips                        # This code assumes exceptions are handled in MIPS32 mode
.weak _mips_general_exception
__general_exception_loop:
	LA	k1, _mips_general_exception
8011c980:	3c1b0000 	lui	k1,0x0
8011c984:	277b0000 	addiu	k1,k1,0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:65
	beqz    k1, __general_exception_loop
8011c988:	1360fffd 	beqz	k1,8011c980 <__general_exception_loop>
8011c98c:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:66
	jr	k1
8011c990:	03600008 	jr	k1
8011c994:	00000000 	nop

8011c998 <__cpu_init>:
__cpu_init():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:121
LEAF(__cpu_init)

	# Verify the code is here due to a reset and not NMI. If this is an NMI then trigger
	# a debugger breakpoint using a sdbp instruction.

    mfc0    s1, C0_STATUS              	# Read CP0 Status
8011c998:	40116000 	mfc0	s1,c0_status
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:122
    ext	    s1, s1, 19, 1				# extract NMI
8011c99c:	7e3104c0 	ext	s1,s1,0x13,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:123
    beqz    s1, init_resources 		 	# Branch if this is NOT an NMI exception.
8011c9a0:	12200002 	beqz	s1,8011c9ac <init_resources>
8011c9a4:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:124
    sdbbp                              	# Failed assertion: NMI.
8011c9a8:	7000003f 	sdbbp

8011c9ac <init_resources>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:131
init_resources:  						# initializes resources for "cpu".

	# Set the global pointer register address to _gp and the stack pointer register to
	# STACK_BASE_ADDR these values are assigned in the linker file

    la      gp, _gp						# All share globals.
8011c9ac:	3c1c8012 	lui	gp,0x8012
8011c9b0:	279c7ff0 	addiu	gp,gp,32752
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:133
	#li      sp, STACK_BASE_ADDR		# LI RD, IMM32  <--> RD = IMM32
	la      sp, __stack                 # LA RD, LABEL  <--> RD = ADDRESS(LABEL)
8011c9b4:	3c1d8013 	lui	sp,0x8013
8011c9b8:	27bdc000 	addiu	sp,sp,-16384
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:137

    # Initialize CP0 registers

    la a2,     init_cp0    				# Init CP0 Status, Count, Compare, Watch*, and Cause.
8011c9bc:	3c068012 	lui	a2,0x8012
8011c9c0:	24c6ca7c 	addiu	a2,a2,-13700
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:138
    jalr a2
8011c9c4:	00c0f809 	jalr	a2
8011c9c8:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:142

	# Copy "C" code (main.c) and data to RAM and zero bss

    la 		a2, copy_c2_ram
8011c9cc:	3c068012 	lui	a2,0x8012
8011c9d0:	24c6ca00 	addiu	a2,a2,-13824
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:143
    jalr 	a2
8011c9d4:	00c0f809 	jalr	a2
8011c9d8:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:146

    # Prepare for eret to main (sp and gp set in set_gpr_boot_values).
    la      ra, all_done				# If main returns then go to all_done:.
8011c9dc:	3c1f8012 	lui	ra,0x8012
8011c9e0:	27ffc9f8 	addiu	ra,ra,-13832
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:147
    la      v0, main					# load the address of the main function
8011c9e4:	3c028012 	lui	v0,0x8012
8011c9e8:	2442cb20 	addiu	v0,v0,-13536
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:148
    mtc0    v0, C0_ERRPC				# Write ErrorEPC with the address of main
8011c9ec:	4082f000 	mtc0	v0,c0_errorepc
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:149
    ehb									# clear hazards (makes sure write to ErrorEPC has completed)
8011c9f0:	000000c0 	ehb
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:152

    # Return from exception will now execute code in main
    eret   								# Exit reset exception handler and start execution of main().
8011c9f4:	42000018 	eret

8011c9f8 <all_done>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/start.S:158

/**************************************************************************************
**************************************************************************************/
all_done:
    # If main returns it will return to this point.  Just spin here.
    b       all_done
8011c9f8:	1000ffff 	b	8011c9f8 <all_done>
8011c9fc:	00000000 	nop

8011ca00 <copy_c2_ram>:
copy_c2_ram():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:51

/**************************************************************************************
**************************************************************************************/
LEAF(copy_c2_ram)

	li      all_ones, 0xffffffff
8011ca00:	2411ffff 	li	s1,-1

8011ca04 <copy_data>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:75
    bne     end_addr, destination_addr, next_ram_word
*/

copy_data:
// now copy the data
    LA      source_addr, _fdata_rom
8011ca04:	3c058012 	lui	a1,0x8012
8011ca08:	24a5cb58 	addiu	a1,a1,-13480
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:76
    LA      destination_addr,  _fdata_ram
8011ca0c:	3c068012 	lui	a2,0x8012
8011ca10:	24c60000 	addiu	a2,a2,0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:77
    LA      end_addr, _edata_ram
8011ca14:	3c078012 	lui	a3,0x8012
8011ca18:	24e70000 	addiu	a3,a3,0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:81
    #if !defined(EVA) && !defined(MPU)  // NOTE EVA mode assumed to be uncached
    	// Switch address to uncached (kseg1) so copy will go directly
    	// to memory
    	ins     destination_addr, all_ones, 29, 1
8011ca1c:	7e26ef44 	ins	a2,s1,0x1d,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:82
    	ins     end_addr, all_ones, 29, 1
8011ca20:	7e27ef44 	ins	a3,s1,0x1d,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:84
    #endif
    beq     destination_addr, end_addr, zero_bss  // if no data skip ahead
8011ca24:	10c70007 	beq	a2,a3,8011ca44 <zero_bss>
8011ca28:	00000000 	nop

8011ca2c <next_ram_dword>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:86
next_ram_dword:
    lw      data, 0(source_addr)
8011ca2c:	8ca40000 	lw	a0,0(a1)
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:87
    sw      data, 0(destination_addr)
8011ca30:	acc40000 	sw	a0,0(a2)
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:88
    addiu   destination_addr, 4
8011ca34:	24c60004 	addiu	a2,a2,4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:89
    addiu   source_addr, 4
8011ca38:	24a50004 	addiu	a1,a1,4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:90
    bne     end_addr, destination_addr, next_ram_dword
8011ca3c:	14e6fffb 	bne	a3,a2,8011ca2c <next_ram_dword>
8011ca40:	00000000 	nop

8011ca44 <zero_bss>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:93

zero_bss:
    LA      destination_addr, _fbss
8011ca44:	3c068012 	lui	a2,0x8012
8011ca48:	24c60000 	addiu	a2,a2,0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:94
    LA      end_addr, _end
8011ca4c:	3c078012 	lui	a3,0x8012
8011ca50:	24e70000 	addiu	a3,a3,0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:98
    #ifndef EVA  // NOTE EVA mode assumed to be uncached
    	// Switch address to uncached (kseg1) so copy will go directly
    	// to memory
	    ins     destination_addr, all_ones, 29, 1
8011ca54:	7e26ef44 	ins	a2,s1,0x1d,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:99
	    ins     end_addr, all_ones, 29, 1
8011ca58:	7e27ef44 	ins	a3,s1,0x1d,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:101
    #endif
    beq     destination_addr, end_addr, copy_c2_ram_done
8011ca5c:	10c70005 	beq	a2,a3,8011ca74 <copy_c2_ram_done>
8011ca60:	00000000 	nop

8011ca64 <next_bss_word>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:103
next_bss_word:
    sw      zero, 0(destination_addr)
8011ca64:	acc00000 	sw	zero,0(a2)
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:104
    addiu   destination_addr, 4
8011ca68:	24c60004 	addiu	a2,a2,4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:105
    bne     destination_addr, end_addr, next_bss_word
8011ca6c:	14c7fffd 	bne	a2,a3,8011ca64 <next_bss_word>
8011ca70:	00000000 	nop

8011ca74 <copy_c2_ram_done>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/copy_c2_ram.s:108

copy_c2_ram_done:
    jalr	zero,      ra
8011ca74:	03e00009 	jalr	zero,ra
8011ca78:	00000000 	nop

8011ca7c <init_cp0>:
init_cp0():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:45
/**************************************************************************************
**************************************************************************************/
LEAF(init_cp0)

    // Initialize Status
	li	    a1, 0x00400004		// (M_StatusERL | M_StatusBEV), close timer-interrupt
8011ca7c:	3c050040 	lui	a1,0x40
8011ca80:	34a50004 	ori	a1,a1,0x4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:46
	mtc0	a1, C0_STATUS		// write C0_Status
8011ca84:	40856000 	mtc0	a1,c0_status
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:49

	// Initialize Watch registers if implemented.
	mfc0	a0, C0_CONFIG1		// read C0_Config1
8011ca88:	40048001 	mfc0	a0,c0_config1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:50
	ext	    a1, a0, 3, 1		// extract bit 3 WR (Watch registers implemented)
8011ca8c:	7c8500c0 	ext	a1,a0,0x3,0x1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:51
	beq 	a1, zero, done_wr
8011ca90:	10a00012 	beqz	a1,8011cadc <done_wr>
8011ca94:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:53

	li    	a1, 0x7				// (M_WatchHiI | M_WatchHiR | M_WatchHiW)
8011ca98:	24050007 	li	a1,7
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:56

	// Clear Watch Status bits and disable watch exceptions
	mtc0	a1, C0_WATCHHI		// write C0_WatchHi0
8011ca9c:	40859800 	mtc0	a1,c0_watchhi
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:57
	mtc0	zero, C0_WATCHLO	// write C0_WatchLo0
8011caa0:	40809000 	mtc0	zero,c0_watchlo
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:59

	mtc0	a1, C0_WATCHHI, 1	// write C0_WatchHi1
8011caa4:	40859801 	mtc0	a1,c0_watchhi,1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:60
	mtc0	zero, C0_WATCHLO, 1	// write C0_WatchLo1
8011caa8:	40809001 	mtc0	zero,c0_watchlo,1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:62

	mtc0	a1, C0_WATCHHI, 2	// write C0_WatchHi2
8011caac:	40859802 	mtc0	a1,c0_watchhi,2
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:63
	mtc0	zero, C0_WATCHLO, 2	// write C0_WatchLo2
8011cab0:	40809002 	mtc0	zero,c0_watchlo,2
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:65

	mtc0	a1, C0_WATCHHI, 3	// write C0_WatchHi3
8011cab4:	40859803 	mtc0	a1,c0_watchhi,3
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:66
	mtc0	zero, C0_WATCHLO, 3	// write C0_WatchLo3
8011cab8:	40809003 	mtc0	zero,c0_watchlo,3
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:68

	mtc0	a1, C0_WATCHHI, 4	// write C0_WatchHi4
8011cabc:	40859804 	mtc0	a1,c0_watchhi,4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:69
	mtc0	zero, C0_WATCHLO, 4	// write C0_WatchLo4
8011cac0:	40809004 	mtc0	zero,c0_watchlo,4
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:71

	mtc0	a1, C0_WATCHHI, 5	// write C0_WatchHi5
8011cac4:	40859805 	mtc0	a1,c0_watchhi,5
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:72
	mtc0	zero, C0_WATCHLO, 5	// write C0_WatchLo5
8011cac8:	40809005 	mtc0	zero,c0_watchlo,5
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:74

	mtc0	a1, C0_WATCHHI, 6	// write C0_WatchHi6
8011cacc:	40859806 	mtc0	a1,c0_watchhi,6
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:75
	mtc0	zero, C0_WATCHLO, 6	// write C0_WatchLo6
8011cad0:	40809006 	mtc0	zero,c0_watchlo,6
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:77

	mtc0	a1, C0_WATCHHI, 7	// write C0_WatchHi7
8011cad4:	40859807 	mtc0	a1,c0_watchhi,7
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:78
	mtc0	zero, C0_WATCHLO, 7	// write C0_WatchLo7
8011cad8:	40809007 	mtc0	zero,c0_watchlo,7

8011cadc <done_wr>:
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:83

done_wr:

	// Clear WP bit to avoid watch exception upon user code entry, IV, and software interrupts.
	mtc0	zero, C0_CAUSE		// write C0_Cause: Init AFTER init of CP0 WatchHi/Lo registers.
8011cadc:	40806800 	mtc0	zero,c0_cause
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:86

	// Clear timer interrupt. (Count was cleared at the reset vector to allow timing boot.)
	mtc0	zero, C0_COMPARE	// write C0_Compare
8011cae0:	40805800 	mtc0	zero,c0_compare
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\src\asm/init_cp0.s:88

    jr      ra
8011cae4:	03e00008 	jr	ra
8011cae8:	00000000 	nop

8011caec <Jump_App>:
Jump_App():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:5
#include <stdio.h>
#include "io_uc.h"

void Jump_App( unsigned int address )
{
8011caec:	27bdfff8 	addiu	sp,sp,-8
8011caf0:	afbe0004 	sw	s8,4(sp)
8011caf4:	03a0f025 	move	s8,sp
8011caf8:	afc40008 	sw	a0,8(s8)
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:6
    __asm volatile ("j %0" :  : "r" (address));
8011cafc:	8fc20008 	lw	v0,8(s8)
8011cb00:	00400008 	jr	v0
8011cb04:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:7
}
8011cb08:	00000000 	nop
8011cb0c:	03c0e825 	move	sp,s8
8011cb10:	8fbe0004 	lw	s8,4(sp)
8011cb14:	27bd0008 	addiu	sp,sp,8
8011cb18:	03e00008 	jr	ra
8011cb1c:	00000000 	nop

8011cb20 <main>:
main():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:10

int main (void)
{
8011cb20:	27bdffe8 	addiu	sp,sp,-24
8011cb24:	afbf0014 	sw	ra,20(sp)
8011cb28:	afbe0010 	sw	s8,16(sp)
8011cb2c:	03a0f025 	move	s8,sp
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:15
	// __disable_irq();
    // mips32_bicsr(SR_BEV);
    // mips32_bissr(SR_IE | SR_HINT0 | SR_HINT1);

    Jump_App(USER_CODERAM_START); 
8011cb30:	3c048010 	lui	a0,0x8010
8011cb34:	0c0472bb 	jal	8011caec <Jump_App>
8011cb38:	00000000 	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:20

    // uart_stdout_init();
    // uart_printf("Err! Shouldn't come here, check Jump_App, please!\r\n");

  	return 0;
8011cb3c:	00001025 	move	v0,zero
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\MIPS\funcboot/funcboot.c:21
}
8011cb40:	03c0e825 	move	sp,s8
8011cb44:	8fbf0014 	lw	ra,20(sp)
8011cb48:	8fbe0010 	lw	s8,16(sp)
8011cb4c:	27bd0018 	addiu	sp,sp,24
8011cb50:	03e00008 	jr	ra
8011cb54:	00000000 	nop
