
semestralny_projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b30  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001c6c  08001c6c  00011c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001c84  08001c84  00011c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001c88  08001c88  00011c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001c8c  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000003c  20000004  08001c90  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000040  08001c90  00020040  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   000062c6  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000011a8  00000000  00000000  000262f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008c0  00000000  00000000  000274a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007e8  00000000  00000000  00027d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002c72  00000000  00000000  00028548  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002761  00000000  00000000  0002b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002d91b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000245c  00000000  00000000  0002d99c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002fdf8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	08001c54 	.word	0x08001c54

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	08001c54 	.word	0x08001c54

0800017c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000184:	4a05      	ldr	r2, [pc, #20]	; (800019c <NVIC_PriorityGroupConfig+0x20>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800018c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000190:	60d3      	str	r3, [r2, #12]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	e000ed00 	.word	0xe000ed00

080001a0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b085      	sub	sp, #20
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
 80001ac:	2300      	movs	r3, #0
 80001ae:	73bb      	strb	r3, [r7, #14]
 80001b0:	230f      	movs	r3, #15
 80001b2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	78db      	ldrb	r3, [r3, #3]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d038      	beq.n	800022e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001bc:	4b26      	ldr	r3, [pc, #152]	; (8000258 <NVIC_Init+0xb8>)
 80001be:	68db      	ldr	r3, [r3, #12]
 80001c0:	43db      	mvns	r3, r3
 80001c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001c6:	0a1b      	lsrs	r3, r3, #8
 80001c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001ca:	7bfb      	ldrb	r3, [r7, #15]
 80001cc:	f1c3 0304 	rsb	r3, r3, #4
 80001d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001d2:	7b7a      	ldrb	r2, [r7, #13]
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	fa42 f303 	asr.w	r3, r2, r3
 80001da:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	461a      	mov	r2, r3
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	fa02 f303 	lsl.w	r3, r2, r3
 80001e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	789a      	ldrb	r2, [r3, #2]
 80001ee:	7b7b      	ldrb	r3, [r7, #13]
 80001f0:	4013      	ands	r3, r2
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	4313      	orrs	r3, r2
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
 80001fc:	011b      	lsls	r3, r3, #4
 80001fe:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <NVIC_Init+0xbc>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4413      	add	r3, r2
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800020e:	4a13      	ldr	r2, [pc, #76]	; (800025c <NVIC_Init+0xbc>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	b2db      	uxtb	r3, r3
 8000218:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	f003 031f 	and.w	r3, r3, #31
 8000222:	2101      	movs	r1, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000228:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800022c:	e00f      	b.n	800024e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022e:	490b      	ldr	r1, [pc, #44]	; (800025c <NVIC_Init+0xbc>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	095b      	lsrs	r3, r3, #5
 8000236:	b2db      	uxtb	r3, r3
 8000238:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 031f 	and.w	r3, r3, #31
 8000242:	2201      	movs	r2, #1
 8000244:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000246:	f100 0320 	add.w	r3, r0, #32
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	e000ed00 	.word	0xe000ed00
 800025c:	e000e100 	.word	0xe000e100

08000260 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000260:	b480      	push	{r7}
 8000262:	b085      	sub	sp, #20
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800026a:	2300      	movs	r3, #0
 800026c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800026e:	2300      	movs	r3, #0
 8000270:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800027e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000282:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000284:	683b      	ldr	r3, [r7, #0]
 8000286:	791b      	ldrb	r3, [r3, #4]
 8000288:	021a      	lsls	r2, r3, #8
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4313      	orrs	r3, r2
 8000290:	68fa      	ldr	r2, [r7, #12]
 8000292:	4313      	orrs	r3, r2
 8000294:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	68fa      	ldr	r2, [r7, #12]
 800029a:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002a2:	68fa      	ldr	r2, [r7, #12]
 80002a4:	4b17      	ldr	r3, [pc, #92]	; (8000304 <ADC_Init+0xa4>)
 80002a6:	4013      	ands	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	691a      	ldr	r2, [r3, #16]
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	68db      	ldr	r3, [r3, #12]
 80002b2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002b8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	795b      	ldrb	r3, [r3, #5]
 80002be:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002c0:	4313      	orrs	r3, r2
 80002c2:	68fa      	ldr	r2, [r7, #12]
 80002c4:	4313      	orrs	r3, r2
 80002c6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	68fa      	ldr	r2, [r7, #12]
 80002cc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d2:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 80002da:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	7d1b      	ldrb	r3, [r3, #20]
 80002e0:	3b01      	subs	r3, #1
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	7afb      	ldrb	r3, [r7, #11]
 80002e6:	4313      	orrs	r3, r2
 80002e8:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80002ea:	7afb      	ldrb	r3, [r7, #11]
 80002ec:	051b      	lsls	r3, r3, #20
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68fa      	ldr	r2, [r7, #12]
 80002f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80002fa:	bf00      	nop
 80002fc:	3714      	adds	r7, #20
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	c0fff7fd 	.word	0xc0fff7fd

08000308 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	460b      	mov	r3, r1
 8000312:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d006      	beq.n	8000328 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	689b      	ldr	r3, [r3, #8]
 800031e:	f043 0201 	orr.w	r2, r3, #1
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000326:	e005      	b.n	8000334 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	689b      	ldr	r3, [r3, #8]
 800032c:	f023 0201 	bic.w	r2, r3, #1
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	609a      	str	r2, [r3, #8]
  }
}
 8000334:	bf00      	nop
 8000336:	370c      	adds	r7, #12
 8000338:	46bd      	mov	sp, r7
 800033a:	bc80      	pop	{r7}
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000340:	b480      	push	{r7}
 8000342:	b085      	sub	sp, #20
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	4608      	mov	r0, r1
 800034a:	4611      	mov	r1, r2
 800034c:	461a      	mov	r2, r3
 800034e:	4603      	mov	r3, r0
 8000350:	70fb      	strb	r3, [r7, #3]
 8000352:	460b      	mov	r3, r1
 8000354:	70bb      	strb	r3, [r7, #2]
 8000356:	4613      	mov	r3, r2
 8000358:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
 800035e:	2300      	movs	r3, #0
 8000360:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 8000362:	78fb      	ldrb	r3, [r7, #3]
 8000364:	2b1d      	cmp	r3, #29
 8000366:	d923      	bls.n	80003b0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800036c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 800036e:	78fb      	ldrb	r3, [r7, #3]
 8000370:	f1a3 021e 	sub.w	r2, r3, #30
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fb      	ldrb	r3, [r7, #3]
 8000390:	f1a3 021e 	sub.w	r2, r3, #30
 8000394:	4613      	mov	r3, r2
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	4413      	add	r3, r2
 800039a:	fa01 f303 	lsl.w	r3, r1, r3
 800039e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80003a0:	68fa      	ldr	r2, [r7, #12]
 80003a2:	68bb      	ldr	r3, [r7, #8]
 80003a4:	4313      	orrs	r3, r2
 80003a6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	68fa      	ldr	r2, [r7, #12]
 80003ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80003ae:	e06c      	b.n	800048a <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 80003b0:	78fb      	ldrb	r3, [r7, #3]
 80003b2:	2b13      	cmp	r3, #19
 80003b4:	d923      	bls.n	80003fe <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	68db      	ldr	r3, [r3, #12]
 80003ba:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 80003bc:	78fb      	ldrb	r3, [r7, #3]
 80003be:	f1a3 0214 	sub.w	r2, r3, #20
 80003c2:	4613      	mov	r3, r2
 80003c4:	005b      	lsls	r3, r3, #1
 80003c6:	4413      	add	r3, r2
 80003c8:	2207      	movs	r2, #7
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	43db      	mvns	r3, r3
 80003d4:	68fa      	ldr	r2, [r7, #12]
 80003d6:	4013      	ands	r3, r2
 80003d8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 80003da:	7879      	ldrb	r1, [r7, #1]
 80003dc:	78fb      	ldrb	r3, [r7, #3]
 80003de:	f1a3 0214 	sub.w	r2, r3, #20
 80003e2:	4613      	mov	r3, r2
 80003e4:	005b      	lsls	r3, r3, #1
 80003e6:	4413      	add	r3, r2
 80003e8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ec:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	4313      	orrs	r3, r2
 80003f4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	68fa      	ldr	r2, [r7, #12]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	e045      	b.n	800048a <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	2b09      	cmp	r3, #9
 8000402:	d923      	bls.n	800044c <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	691b      	ldr	r3, [r3, #16]
 8000408:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f1a3 020a 	sub.w	r2, r3, #10
 8000410:	4613      	mov	r3, r2
 8000412:	005b      	lsls	r3, r3, #1
 8000414:	4413      	add	r3, r2
 8000416:	2207      	movs	r2, #7
 8000418:	fa02 f303 	lsl.w	r3, r2, r3
 800041c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800041e:	68bb      	ldr	r3, [r7, #8]
 8000420:	43db      	mvns	r3, r3
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	4013      	ands	r3, r2
 8000426:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000428:	7879      	ldrb	r1, [r7, #1]
 800042a:	78fb      	ldrb	r3, [r7, #3]
 800042c:	f1a3 020a 	sub.w	r2, r3, #10
 8000430:	4613      	mov	r3, r2
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	4413      	add	r3, r2
 8000436:	fa01 f303 	lsl.w	r3, r1, r3
 800043a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800043c:	68fa      	ldr	r2, [r7, #12]
 800043e:	68bb      	ldr	r3, [r7, #8]
 8000440:	4313      	orrs	r3, r2
 8000442:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	68fa      	ldr	r2, [r7, #12]
 8000448:	611a      	str	r2, [r3, #16]
 800044a:	e01e      	b.n	800048a <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000452:	78fa      	ldrb	r2, [r7, #3]
 8000454:	4613      	mov	r3, r2
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	4413      	add	r3, r2
 800045a:	2207      	movs	r2, #7
 800045c:	fa02 f303 	lsl.w	r3, r2, r3
 8000460:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	43db      	mvns	r3, r3
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	4013      	ands	r3, r2
 800046a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800046c:	7879      	ldrb	r1, [r7, #1]
 800046e:	78fa      	ldrb	r2, [r7, #3]
 8000470:	4613      	mov	r3, r2
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	4413      	add	r3, r2
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	4313      	orrs	r3, r2
 8000482:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	68fa      	ldr	r2, [r7, #12]
 8000488:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800048a:	78bb      	ldrb	r3, [r7, #2]
 800048c:	2b06      	cmp	r3, #6
 800048e:	d821      	bhi.n	80004d4 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000494:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000496:	78bb      	ldrb	r3, [r7, #2]
 8000498:	1e5a      	subs	r2, r3, #1
 800049a:	4613      	mov	r3, r2
 800049c:	009b      	lsls	r3, r3, #2
 800049e:	4413      	add	r3, r2
 80004a0:	221f      	movs	r2, #31
 80004a2:	fa02 f303 	lsl.w	r3, r2, r3
 80004a6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	43db      	mvns	r3, r3
 80004ac:	68fa      	ldr	r2, [r7, #12]
 80004ae:	4013      	ands	r3, r2
 80004b0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80004b2:	78f9      	ldrb	r1, [r7, #3]
 80004b4:	78bb      	ldrb	r3, [r7, #2]
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	4613      	mov	r3, r2
 80004ba:	009b      	lsls	r3, r3, #2
 80004bc:	4413      	add	r3, r2
 80004be:	fa01 f303 	lsl.w	r3, r1, r3
 80004c2:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004c4:	68fa      	ldr	r2, [r7, #12]
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	4313      	orrs	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80004d2:	e095      	b.n	8000600 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80004d4:	78bb      	ldrb	r3, [r7, #2]
 80004d6:	2b0c      	cmp	r3, #12
 80004d8:	d821      	bhi.n	800051e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004de:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 80004e0:	78bb      	ldrb	r3, [r7, #2]
 80004e2:	1fda      	subs	r2, r3, #7
 80004e4:	4613      	mov	r3, r2
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	4413      	add	r3, r2
 80004ea:	221f      	movs	r2, #31
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	43db      	mvns	r3, r3
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	4013      	ands	r3, r2
 80004fa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80004fc:	78f9      	ldrb	r1, [r7, #3]
 80004fe:	78bb      	ldrb	r3, [r7, #2]
 8000500:	1fda      	subs	r2, r3, #7
 8000502:	4613      	mov	r3, r2
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	4413      	add	r3, r2
 8000508:	fa01 f303 	lsl.w	r3, r1, r3
 800050c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	4313      	orrs	r3, r2
 8000514:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800051c:	e070      	b.n	8000600 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800051e:	78bb      	ldrb	r3, [r7, #2]
 8000520:	2b12      	cmp	r3, #18
 8000522:	d823      	bhi.n	800056c <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000528:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 800052a:	78bb      	ldrb	r3, [r7, #2]
 800052c:	f1a3 020d 	sub.w	r2, r3, #13
 8000530:	4613      	mov	r3, r2
 8000532:	009b      	lsls	r3, r3, #2
 8000534:	4413      	add	r3, r2
 8000536:	221f      	movs	r2, #31
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	43db      	mvns	r3, r3
 8000542:	68fa      	ldr	r2, [r7, #12]
 8000544:	4013      	ands	r3, r2
 8000546:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000548:	78f9      	ldrb	r1, [r7, #3]
 800054a:	78bb      	ldrb	r3, [r7, #2]
 800054c:	f1a3 020d 	sub.w	r2, r3, #13
 8000550:	4613      	mov	r3, r2
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4413      	add	r3, r2
 8000556:	fa01 f303 	lsl.w	r3, r1, r3
 800055a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800055c:	68fa      	ldr	r2, [r7, #12]
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	4313      	orrs	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800056a:	e049      	b.n	8000600 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 800056c:	78bb      	ldrb	r3, [r7, #2]
 800056e:	2b18      	cmp	r3, #24
 8000570:	d823      	bhi.n	80005ba <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000576:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 8000578:	78bb      	ldrb	r3, [r7, #2]
 800057a:	f1a3 0213 	sub.w	r2, r3, #19
 800057e:	4613      	mov	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	4413      	add	r3, r2
 8000584:	221f      	movs	r2, #31
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	43db      	mvns	r3, r3
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	4013      	ands	r3, r2
 8000594:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000596:	78f9      	ldrb	r1, [r7, #3]
 8000598:	78bb      	ldrb	r3, [r7, #2]
 800059a:	f1a3 0213 	sub.w	r2, r3, #19
 800059e:	4613      	mov	r3, r2
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	4413      	add	r3, r2
 80005a4:	fa01 f303 	lsl.w	r3, r1, r3
 80005a8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005aa:	68fa      	ldr	r2, [r7, #12]
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	68fa      	ldr	r2, [r7, #12]
 80005b6:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80005b8:	e022      	b.n	8000600 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 80005c0:	78bb      	ldrb	r3, [r7, #2]
 80005c2:	f1a3 0219 	sub.w	r2, r3, #25
 80005c6:	4613      	mov	r3, r2
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	4413      	add	r3, r2
 80005cc:	221f      	movs	r2, #31
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	43db      	mvns	r3, r3
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	4013      	ands	r3, r2
 80005dc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 80005de:	78f9      	ldrb	r1, [r7, #3]
 80005e0:	78bb      	ldrb	r3, [r7, #2]
 80005e2:	f1a3 0219 	sub.w	r2, r3, #25
 80005e6:	4613      	mov	r3, r2
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	4413      	add	r3, r2
 80005ec:	fa01 f303 	lsl.w	r3, r1, r3
 80005f0:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	68fa      	ldr	r2, [r7, #12]
 80005fe:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	609a      	str	r2, [r3, #8]
}
 8000620:	bf00      	nop
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000638:	b29b      	uxth	r3, r3
}
 800063a:	4618      	mov	r0, r3
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	807b      	strh	r3, [r7, #2]
 8000650:	4613      	mov	r3, r2
 8000652:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8000658:	887b      	ldrh	r3, [r7, #2]
 800065a:	b2db      	uxtb	r3, r3
 800065c:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 800065e:	2201      	movs	r2, #1
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	fa02 f303 	lsl.w	r3, r2, r3
 8000666:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 8000668:	787b      	ldrb	r3, [r7, #1]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d006      	beq.n	800067c <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	431a      	orrs	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 800067a:	e006      	b.n	800068a <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	685a      	ldr	r2, [r3, #4]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	43db      	mvns	r3, r3
 8000684:	401a      	ands	r2, r3
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	605a      	str	r2, [r3, #4]
  }
}
 800068a:	bf00      	nop
 800068c:	3714      	adds	r7, #20
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006a0:	2300      	movs	r3, #0
 80006a2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	887b      	ldrh	r3, [r7, #2]
 80006aa:	4013      	ands	r3, r2
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80006b0:	2301      	movs	r3, #1
 80006b2:	73fb      	strb	r3, [r7, #15]
 80006b4:	e001      	b.n	80006ba <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3714      	adds	r7, #20
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bc80      	pop	{r7}
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop

080006c8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *   that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80006d4:	4b34      	ldr	r3, [pc, #208]	; (80007a8 <EXTI_Init+0xe0>)
 80006d6:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	799b      	ldrb	r3, [r3, #6]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d04f      	beq.n	8000780 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80006e0:	4931      	ldr	r1, [pc, #196]	; (80007a8 <EXTI_Init+0xe0>)
 80006e2:	4b31      	ldr	r3, [pc, #196]	; (80007a8 <EXTI_Init+0xe0>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	43db      	mvns	r3, r3
 80006ec:	4013      	ands	r3, r2
 80006ee:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80006f0:	492d      	ldr	r1, [pc, #180]	; (80007a8 <EXTI_Init+0xe0>)
 80006f2:	4b2d      	ldr	r3, [pc, #180]	; (80007a8 <EXTI_Init+0xe0>)
 80006f4:	685a      	ldr	r2, [r3, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4013      	ands	r3, r2
 80006fe:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	791b      	ldrb	r3, [r3, #4]
 8000704:	461a      	mov	r2, r3
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	4413      	add	r3, r2
 800070a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	6811      	ldr	r1, [r2, #0]
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	6812      	ldr	r2, [r2, #0]
 8000716:	430a      	orrs	r2, r1
 8000718:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800071a:	4923      	ldr	r1, [pc, #140]	; (80007a8 <EXTI_Init+0xe0>)
 800071c:	4b22      	ldr	r3, [pc, #136]	; (80007a8 <EXTI_Init+0xe0>)
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	43db      	mvns	r3, r3
 8000726:	4013      	ands	r3, r2
 8000728:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800072a:	491f      	ldr	r1, [pc, #124]	; (80007a8 <EXTI_Init+0xe0>)
 800072c:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <EXTI_Init+0xe0>)
 800072e:	68da      	ldr	r2, [r3, #12]
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	43db      	mvns	r3, r3
 8000736:	4013      	ands	r3, r2
 8000738:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	795b      	ldrb	r3, [r3, #5]
 800073e:	2b10      	cmp	r3, #16
 8000740:	d10e      	bne.n	8000760 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000742:	4919      	ldr	r1, [pc, #100]	; (80007a8 <EXTI_Init+0xe0>)
 8000744:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <EXTI_Init+0xe0>)
 8000746:	689a      	ldr	r2, [r3, #8]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4313      	orrs	r3, r2
 800074e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000750:	4915      	ldr	r1, [pc, #84]	; (80007a8 <EXTI_Init+0xe0>)
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <EXTI_Init+0xe0>)
 8000754:	68da      	ldr	r2, [r3, #12]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4313      	orrs	r3, r2
 800075c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800075e:	e01d      	b.n	800079c <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8000760:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <EXTI_Init+0xe0>)
 8000762:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	795b      	ldrb	r3, [r3, #5]
 8000768:	461a      	mov	r2, r3
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	6811      	ldr	r1, [r2, #0]
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	6812      	ldr	r2, [r2, #0]
 800077a:	430a      	orrs	r2, r1
 800077c:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800077e:	e00d      	b.n	800079c <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	791b      	ldrb	r3, [r3, #4]
 8000784:	461a      	mov	r2, r3
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	4413      	add	r3, r2
 800078a:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	68fa      	ldr	r2, [r7, #12]
 8000790:	6811      	ldr	r1, [r2, #0]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	6812      	ldr	r2, [r2, #0]
 8000796:	43d2      	mvns	r2, r2
 8000798:	400a      	ands	r2, r1
 800079a:	601a      	str	r2, [r3, #0]
  }
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40010400 	.word	0x40010400

080007ac <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *   EXTI_Linex: External interrupt line x where x(0..23).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80007b4:	2300      	movs	r3, #0
 80007b6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80007b8:	4b08      	ldr	r3, [pc, #32]	; (80007dc <EXTI_GetFlagStatus+0x30>)
 80007ba:	695a      	ldr	r2, [r3, #20]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4013      	ands	r3, r2
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d002      	beq.n	80007ca <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 80007c4:	2301      	movs	r3, #1
 80007c6:	73fb      	strb	r3, [r7, #15]
 80007c8:	e001      	b.n	80007ce <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 80007ca:	2300      	movs	r3, #0
 80007cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40010400 	.word	0x40010400

080007e0 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..23).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80007e8:	4a03      	ldr	r2, [pc, #12]	; (80007f8 <EXTI_ClearFlag+0x18>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6153      	str	r3, [r2, #20]
}
 80007ee:	bf00      	nop
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	40010400 	.word	0x40010400

080007fc <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b087      	sub	sp, #28
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	2300      	movs	r3, #0
 8000810:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	e07e      	b.n	8000916 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000818:	2201      	movs	r2, #1
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	fa02 f303 	lsl.w	r3, r2, r3
 8000820:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	693b      	ldr	r3, [r7, #16]
 8000828:	4013      	ands	r3, r2
 800082a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800082c:	68fa      	ldr	r2, [r7, #12]
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	429a      	cmp	r2, r3
 8000832:	d16d      	bne.n	8000910 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	2103      	movs	r1, #3
 800083e:	fa01 f303 	lsl.w	r3, r1, r3
 8000842:	43db      	mvns	r3, r3
 8000844:	401a      	ands	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	791b      	ldrb	r3, [r3, #4]
 8000852:	4619      	mov	r1, r3
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	431a      	orrs	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	791b      	ldrb	r3, [r3, #4]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d003      	beq.n	8000872 <GPIO_Init+0x76>
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	791b      	ldrb	r3, [r3, #4]
 800086e:	2b02      	cmp	r3, #2
 8000870:	d136      	bne.n	80008e0 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	689a      	ldr	r2, [r3, #8]
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	2103      	movs	r1, #3
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	43db      	mvns	r3, r3
 8000882:	401a      	ands	r2, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	795b      	ldrb	r3, [r3, #5]
 8000890:	4619      	mov	r1, r3
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	fa01 f303 	lsl.w	r3, r1, r3
 800089a:	431a      	orrs	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	889b      	ldrh	r3, [r3, #4]
 80008a4:	b29a      	uxth	r2, r3
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	2101      	movs	r1, #1
 80008ac:	fa01 f303 	lsl.w	r3, r1, r3
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	43db      	mvns	r3, r3
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	4013      	ands	r3, r2
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	889b      	ldrh	r3, [r3, #4]
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	799b      	ldrb	r3, [r3, #6]
 80008ca:	4619      	mov	r1, r3
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	fa01 f303 	lsl.w	r3, r1, r3
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b21b      	sxth	r3, r3
 80008da:	b29a      	uxth	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	68da      	ldr	r2, [r3, #12]
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	2103      	movs	r1, #3
 80008ec:	fa01 f303 	lsl.w	r3, r1, r3
 80008f0:	43db      	mvns	r3, r3
 80008f2:	401a      	ands	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	79db      	ldrb	r3, [r3, #7]
 8000900:	4619      	mov	r1, r3
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	fa01 f303 	lsl.w	r3, r1, r3
 800090a:	431a      	orrs	r2, r3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	2b0f      	cmp	r3, #15
 800091a:	f67f af7d 	bls.w	8000818 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800091e:	bf00      	nop
 8000920:	371c      	adds	r7, #28
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr

08000928 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	887a      	ldrh	r2, [r7, #2]
 8000938:	831a      	strh	r2, [r3, #24]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	887a      	ldrh	r2, [r7, #2]
 8000954:	835a      	strh	r2, [r3, #26]
}
 8000956:	bf00      	nop
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	460b      	mov	r3, r1
 800096a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	8a9b      	ldrh	r3, [r3, #20]
 8000970:	b29a      	uxth	r2, r3
 8000972:	887b      	ldrh	r3, [r7, #2]
 8000974:	4053      	eors	r3, r2
 8000976:	b29a      	uxth	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	829a      	strh	r2, [r3, #20]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	460b      	mov	r3, r1
 8000992:	807b      	strh	r3, [r7, #2]
 8000994:	4613      	mov	r3, r2
 8000996:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009a0:	787a      	ldrb	r2, [r7, #1]
 80009a2:	887b      	ldrh	r3, [r7, #2]
 80009a4:	f003 0307 	and.w	r3, r3, #7
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	08db      	lsrs	r3, r3, #3
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	4618      	mov	r0, r3
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	461a      	mov	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3208      	adds	r2, #8
 80009c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80009c8:	887b      	ldrh	r3, [r7, #2]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	009b      	lsls	r3, r3, #2
 80009d0:	210f      	movs	r1, #15
 80009d2:	fa01 f303 	lsl.w	r3, r1, r3
 80009d6:	43db      	mvns	r3, r3
 80009d8:	ea02 0103 	and.w	r1, r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f100 0208 	add.w	r2, r0, #8
 80009e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80009e6:	887b      	ldrh	r3, [r7, #2]
 80009e8:	08db      	lsrs	r3, r3, #3
 80009ea:	b29b      	uxth	r3, r3
 80009ec:	461a      	mov	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3208      	adds	r2, #8
 80009f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80009fc:	887b      	ldrh	r3, [r7, #2]
 80009fe:	08db      	lsrs	r3, r3, #3
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3208      	adds	r2, #8
 8000a08:	68b9      	ldr	r1, [r7, #8]
 8000a0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000a0e:	bf00      	nop
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr

08000a18 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000a22:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <RCC_HSICmd+0x1c>)
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	42470000 	.word	0x42470000

08000a38 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a44:	78fb      	ldrb	r3, [r7, #3]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d006      	beq.n	8000a58 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000a4a:	4909      	ldr	r1, [pc, #36]	; (8000a70 <RCC_AHBPeriphClockCmd+0x38>)
 8000a4c:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <RCC_AHBPeriphClockCmd+0x38>)
 8000a4e:	69da      	ldr	r2, [r3, #28]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000a56:	e006      	b.n	8000a66 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000a58:	4905      	ldr	r1, [pc, #20]	; (8000a70 <RCC_AHBPeriphClockCmd+0x38>)
 8000a5a:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <RCC_AHBPeriphClockCmd+0x38>)
 8000a5c:	69da      	ldr	r2, [r3, #28]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	43db      	mvns	r3, r3
 8000a62:	4013      	ands	r3, r2
 8000a64:	61cb      	str	r3, [r1, #28]
  }
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr
 8000a70:	40023800 	.word	0x40023800

08000a74 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a80:	78fb      	ldrb	r3, [r7, #3]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d006      	beq.n	8000a94 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000a86:	4909      	ldr	r1, [pc, #36]	; (8000aac <RCC_APB2PeriphClockCmd+0x38>)
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <RCC_APB2PeriphClockCmd+0x38>)
 8000a8a:	6a1a      	ldr	r2, [r3, #32]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000a92:	e006      	b.n	8000aa2 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000a94:	4905      	ldr	r1, [pc, #20]	; (8000aac <RCC_APB2PeriphClockCmd+0x38>)
 8000a96:	4b05      	ldr	r3, [pc, #20]	; (8000aac <RCC_APB2PeriphClockCmd+0x38>)
 8000a98:	6a1a      	ldr	r2, [r3, #32]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	620b      	str	r3, [r1, #32]
  }
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40023800 	.word	0x40023800

08000ab0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	460b      	mov	r3, r1
 8000aba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000abc:	78fb      	ldrb	r3, [r7, #3]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d006      	beq.n	8000ad0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000ac2:	4909      	ldr	r1, [pc, #36]	; (8000ae8 <RCC_APB1PeriphClockCmd+0x38>)
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <RCC_APB1PeriphClockCmd+0x38>)
 8000ac6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000ace:	e006      	b.n	8000ade <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000ad0:	4905      	ldr	r1, [pc, #20]	; (8000ae8 <RCC_APB1PeriphClockCmd+0x38>)
 8000ad2:	4b05      	ldr	r3, [pc, #20]	; (8000ae8 <RCC_APB1PeriphClockCmd+0x38>)
 8000ad4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	4013      	ands	r3, r2
 8000adc:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000ade:	bf00      	nop
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr
 8000ae8:	40023800 	.word	0x40023800

08000aec <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000aec:	b490      	push	{r4, r7}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	460a      	mov	r2, r1
 8000af6:	71fb      	strb	r3, [r7, #7]
 8000af8:	4613      	mov	r3, r2
 8000afa:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000b00:	79bb      	ldrb	r3, [r7, #6]
 8000b02:	f003 0303 	and.w	r3, r3, #3
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	220f      	movs	r2, #15
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000b10:	4916      	ldr	r1, [pc, #88]	; (8000b6c <SYSCFG_EXTILineConfig+0x80>)
 8000b12:	79bb      	ldrb	r3, [r7, #6]
 8000b14:	089b      	lsrs	r3, r3, #2
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	4618      	mov	r0, r3
 8000b1a:	4a14      	ldr	r2, [pc, #80]	; (8000b6c <SYSCFG_EXTILineConfig+0x80>)
 8000b1c:	79bb      	ldrb	r3, [r7, #6]
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	3302      	adds	r3, #2
 8000b24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	1c83      	adds	r3, r0, #2
 8000b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <SYSCFG_EXTILineConfig+0x80>)
 8000b36:	79bb      	ldrb	r3, [r7, #6]
 8000b38:	089b      	lsrs	r3, r3, #2
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461c      	mov	r4, r3
 8000b3e:	4a0b      	ldr	r2, [pc, #44]	; (8000b6c <SYSCFG_EXTILineConfig+0x80>)
 8000b40:	79bb      	ldrb	r3, [r7, #6]
 8000b42:	089b      	lsrs	r3, r3, #2
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	3302      	adds	r3, #2
 8000b48:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b4c:	79f9      	ldrb	r1, [r7, #7]
 8000b4e:	79bb      	ldrb	r3, [r7, #6]
 8000b50:	f003 0303 	and.w	r3, r3, #3
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5a:	431a      	orrs	r2, r3
 8000b5c:	1ca3      	adds	r3, r4, #2
 8000b5e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc90      	pop	{r4, r7}
 8000b6a:	4770      	bx	lr
 8000b6c:	40010000 	.word	0x40010000

08000b70 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b8a:	d00b      	beq.n	8000ba4 <TIM_TimeBaseInit+0x34>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a1c      	ldr	r2, [pc, #112]	; (8000c00 <TIM_TimeBaseInit+0x90>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d007      	beq.n	8000ba4 <TIM_TimeBaseInit+0x34>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a1b      	ldr	r2, [pc, #108]	; (8000c04 <TIM_TimeBaseInit+0x94>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d003      	beq.n	8000ba4 <TIM_TimeBaseInit+0x34>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a1a      	ldr	r2, [pc, #104]	; (8000c08 <TIM_TimeBaseInit+0x98>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d108      	bne.n	8000bb6 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000ba4:	89fb      	ldrh	r3, [r7, #14]
 8000ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000baa:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	885a      	ldrh	r2, [r3, #2]
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a14      	ldr	r2, [pc, #80]	; (8000c0c <TIM_TimeBaseInit+0x9c>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d00c      	beq.n	8000bd8 <TIM_TimeBaseInit+0x68>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a13      	ldr	r2, [pc, #76]	; (8000c10 <TIM_TimeBaseInit+0xa0>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d008      	beq.n	8000bd8 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000bc6:	89fb      	ldrh	r3, [r7, #14]
 8000bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bcc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	891a      	ldrh	r2, [r3, #8]
 8000bd2:	89fb      	ldrh	r3, [r7, #14]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	89fa      	ldrh	r2, [r7, #14]
 8000bdc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685a      	ldr	r2, [r3, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	881a      	ldrh	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	829a      	strh	r2, [r3, #20]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40000400 	.word	0x40000400
 8000c04:	40000800 	.word	0x40000800
 8000c08:	40000c00 	.word	0x40000c00
 8000c0c:	40001000 	.word	0x40001000
 8000c10:	40001400 	.word	0x40001400

08000c14 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c20:	78fb      	ldrb	r3, [r7, #3]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d008      	beq.n	8000c38 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	881b      	ldrh	r3, [r3, #0]
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000c36:	e007      	b.n	8000c48 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	881b      	ldrh	r3, [r3, #0]
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	f023 0301 	bic.w	r3, r3, #1
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	801a      	strh	r2, [r3, #0]
  }
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	81fb      	strh	r3, [r7, #14]
 8000c62:	2300      	movs	r3, #0
 8000c64:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	8c1b      	ldrh	r3, [r3, #32]
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	f023 0301 	bic.w	r3, r3, #1
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	8c1b      	ldrh	r3, [r3, #32]
 8000c7a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	8b1b      	ldrh	r3, [r3, #24]
 8000c80:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8000c82:	89fb      	ldrh	r3, [r7, #14]
 8000c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c88:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8000c8a:	89fb      	ldrh	r3, [r7, #14]
 8000c8c:	f023 0303 	bic.w	r3, r3, #3
 8000c90:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	881a      	ldrh	r2, [r3, #0]
 8000c96:	89fb      	ldrh	r3, [r7, #14]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8000c9c:	89bb      	ldrh	r3, [r7, #12]
 8000c9e:	f023 0302 	bic.w	r3, r3, #2
 8000ca2:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	891a      	ldrh	r2, [r3, #8]
 8000ca8:	89bb      	ldrh	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	885a      	ldrh	r2, [r3, #2]
 8000cb2:	89bb      	ldrh	r3, [r7, #12]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685a      	ldr	r2, [r3, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	89fa      	ldrh	r2, [r7, #14]
 8000cc4:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	89ba      	ldrh	r2, [r7, #12]
 8000cca:	841a      	strh	r2, [r3, #32]
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <TIM_ICInit>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	881b      	ldrh	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10f      	bne.n	8000d0a <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	8859      	ldrh	r1, [r3, #2]
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	889a      	ldrh	r2, [r3, #4]
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	891b      	ldrh	r3, [r3, #8]
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f000 f922 	bl	8000f40 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	88db      	ldrh	r3, [r3, #6]
 8000d00:	4619      	mov	r1, r3
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f000 f848 	bl	8000d98 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8000d08:	e036      	b.n	8000d78 <TIM_ICInit+0xa0>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	d10f      	bne.n	8000d32 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	8859      	ldrh	r1, [r3, #2]
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	889a      	ldrh	r2, [r3, #4]
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	891b      	ldrh	r3, [r3, #8]
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f000 f950 	bl	8000fc4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	88db      	ldrh	r3, [r3, #6]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f000 f850 	bl	8000dd0 <TIM_SetIC2Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8000d30:	e022      	b.n	8000d78 <TIM_ICInit+0xa0>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	2b08      	cmp	r3, #8
 8000d38:	d10f      	bne.n	8000d5a <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	8859      	ldrh	r1, [r3, #2]
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	889a      	ldrh	r2, [r3, #4]
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	891b      	ldrh	r3, [r3, #8]
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f000 f988 	bl	800105c <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	88db      	ldrh	r3, [r3, #6]
 8000d50:	4619      	mov	r1, r3
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f85a 	bl	8000e0c <TIM_SetIC3Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8000d58:	e00e      	b.n	8000d78 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	8859      	ldrh	r1, [r3, #2]
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	889a      	ldrh	r2, [r3, #4]
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	891b      	ldrh	r3, [r3, #8]
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f000 f9c0 	bl	80010ec <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	88db      	ldrh	r3, [r3, #6]
 8000d70:	4619      	mov	r1, r3
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f000 f866 	bl	8000e44 <TIM_SetIC4Prescaler>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 2, 3, 4, 5, 9, 10 or 11 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	8b1b      	ldrh	r3, [r3, #24]
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	f023 030c 	bic.w	r3, r3, #12
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	8b1b      	ldrh	r3, [r3, #24]
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	887b      	ldrh	r3, [r7, #2]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	831a      	strh	r2, [r3, #24]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	8b1b      	ldrh	r3, [r3, #24]
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	8b1b      	ldrh	r3, [r3, #24]
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	021b      	lsls	r3, r3, #8
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	831a      	strh	r2, [r3, #24]
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	8b9b      	ldrh	r3, [r3, #28]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	f023 030c 	bic.w	r3, r3, #12
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	8b9b      	ldrh	r3, [r3, #28]
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	887b      	ldrh	r3, [r7, #2]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	b29a      	uxth	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	839a      	strh	r2, [r3, #28]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	8b9b      	ldrh	r3, [r3, #28]
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	8b9b      	ldrh	r3, [r3, #28]
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	021b      	lsls	r3, r3, #8
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	839a      	strh	r2, [r3, #28]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e90:	787b      	ldrb	r3, [r7, #1]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d008      	beq.n	8000ea8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	899b      	ldrh	r3, [r3, #12]
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000ea6:	e009      	b.n	8000ebc <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	899b      	ldrh	r3, [r3, #12]
 8000eac:	b29a      	uxth	r2, r3
 8000eae:	887b      	ldrh	r3, [r7, #2]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	819a      	strh	r2, [r3, #12]
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <TIM_GetFlagStatus>:
  *     TIM_FLAG_CC1OF or TIM_FLAG_CC2OF flags.  
  * @note TIM10 and TIM11 can have only update flag, TIM_FLAG_CC1 or TIM_FLAG_CC1OF flags         
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET; 
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]
   
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	8a1b      	ldrh	r3, [r3, #16]
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	887b      	ldrh	r3, [r7, #2]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d002      	beq.n	8000eee <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	73fb      	strb	r3, [r7, #15]
 8000eec:	e001      	b.n	8000ef2 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <TIM_ClearFlag>:
  * @note TIM10 and TIM11 can have only update flag, TIM_FLAG_CC1
  *     or TIM_FLAG_CC1OF flags      
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8000f0c:	887b      	ldrh	r3, [r7, #2]
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	821a      	strh	r2, [r3, #16]
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr

08000f20 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000f2c:	887b      	ldrh	r3, [r7, #2]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	821a      	strh	r2, [r3, #16]
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr

08000f40 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b087      	sub	sp, #28
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	4608      	mov	r0, r1
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4603      	mov	r3, r0
 8000f50:	817b      	strh	r3, [r7, #10]
 8000f52:	460b      	mov	r3, r1
 8000f54:	813b      	strh	r3, [r7, #8]
 8000f56:	4613      	mov	r3, r2
 8000f58:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	82fb      	strh	r3, [r7, #22]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	82bb      	strh	r3, [r7, #20]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8c1b      	ldrh	r3, [r3, #32]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	f023 0301 	bic.w	r3, r3, #1
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	8b1b      	ldrh	r3, [r3, #24]
 8000f76:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	8c1b      	ldrh	r3, [r3, #32]
 8000f7c:	82bb      	strh	r3, [r7, #20]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8000f7e:	8afb      	ldrh	r3, [r7, #22]
 8000f80:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000f84:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	011b      	lsls	r3, r3, #4
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	893b      	ldrh	r3, [r7, #8]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	8afb      	ldrh	r3, [r7, #22]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8000f98:	8abb      	ldrh	r3, [r7, #20]
 8000f9a:	f023 030a 	bic.w	r3, r3, #10
 8000f9e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8000fa0:	897a      	ldrh	r2, [r7, #10]
 8000fa2:	8abb      	ldrh	r3, [r7, #20]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	8afa      	ldrh	r2, [r7, #22]
 8000fb2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	8aba      	ldrh	r2, [r7, #20]
 8000fb8:	841a      	strh	r2, [r3, #32]
}
 8000fba:	bf00      	nop
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b087      	sub	sp, #28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	4608      	mov	r0, r1
 8000fce:	4611      	mov	r1, r2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	817b      	strh	r3, [r7, #10]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	813b      	strh	r3, [r7, #8]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	82fb      	strh	r3, [r7, #22]
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	82bb      	strh	r3, [r7, #20]
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	8c1b      	ldrh	r3, [r3, #32]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	f023 0310 	bic.w	r3, r3, #16
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	8b1b      	ldrh	r3, [r3, #24]
 8000ffe:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	8c1b      	ldrh	r3, [r3, #32]
 8001004:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001006:	897b      	ldrh	r3, [r7, #10]
 8001008:	011b      	lsls	r3, r3, #4
 800100a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 800100c:	8afb      	ldrh	r3, [r7, #22]
 800100e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001012:	051b      	lsls	r3, r3, #20
 8001014:	0d1b      	lsrs	r3, r3, #20
 8001016:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	031b      	lsls	r3, r3, #12
 800101c:	b29a      	uxth	r2, r3
 800101e:	8afb      	ldrh	r3, [r7, #22]
 8001020:	4313      	orrs	r3, r2
 8001022:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001024:	893b      	ldrh	r3, [r7, #8]
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	b29a      	uxth	r2, r3
 800102a:	8afb      	ldrh	r3, [r7, #22]
 800102c:	4313      	orrs	r3, r2
 800102e:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001030:	8abb      	ldrh	r3, [r7, #20]
 8001032:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001036:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001038:	8a7a      	ldrh	r2, [r7, #18]
 800103a:	8abb      	ldrh	r3, [r7, #20]
 800103c:	4313      	orrs	r3, r2
 800103e:	b29b      	uxth	r3, r3
 8001040:	f043 0310 	orr.w	r3, r3, #16
 8001044:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	8afa      	ldrh	r2, [r7, #22]
 800104a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	8aba      	ldrh	r2, [r7, #20]
 8001050:	841a      	strh	r2, [r3, #32]
}
 8001052:	bf00      	nop
 8001054:	371c      	adds	r7, #28
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800105c:	b480      	push	{r7}
 800105e:	b087      	sub	sp, #28
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	4608      	mov	r0, r1
 8001066:	4611      	mov	r1, r2
 8001068:	461a      	mov	r2, r3
 800106a:	4603      	mov	r3, r0
 800106c:	817b      	strh	r3, [r7, #10]
 800106e:	460b      	mov	r3, r1
 8001070:	813b      	strh	r3, [r7, #8]
 8001072:	4613      	mov	r3, r2
 8001074:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	82fb      	strh	r3, [r7, #22]
 800107a:	2300      	movs	r3, #0
 800107c:	82bb      	strh	r3, [r7, #20]
 800107e:	2300      	movs	r3, #0
 8001080:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	8c1b      	ldrh	r3, [r3, #32]
 8001086:	b29b      	uxth	r3, r3
 8001088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800108c:	b29a      	uxth	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	8b9b      	ldrh	r3, [r3, #28]
 8001096:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	8c1b      	ldrh	r3, [r3, #32]
 800109c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800109e:	897b      	ldrh	r3, [r7, #10]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 80010a4:	8afb      	ldrh	r3, [r7, #22]
 80010a6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80010aa:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	011b      	lsls	r3, r3, #4
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	893b      	ldrh	r3, [r7, #8]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	8afb      	ldrh	r3, [r7, #22]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80010be:	8abb      	ldrh	r3, [r7, #20]
 80010c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80010c4:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80010c6:	8a7a      	ldrh	r2, [r7, #18]
 80010c8:	8abb      	ldrh	r3, [r7, #20]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d2:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	8afa      	ldrh	r2, [r7, #22]
 80010d8:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	8aba      	ldrh	r2, [r7, #20]
 80010de:	841a      	strh	r2, [r3, #32]
}
 80010e0:	bf00      	nop
 80010e2:	371c      	adds	r7, #28
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b087      	sub	sp, #28
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	4608      	mov	r0, r1
 80010f6:	4611      	mov	r1, r2
 80010f8:	461a      	mov	r2, r3
 80010fa:	4603      	mov	r3, r0
 80010fc:	817b      	strh	r3, [r7, #10]
 80010fe:	460b      	mov	r3, r1
 8001100:	813b      	strh	r3, [r7, #8]
 8001102:	4613      	mov	r3, r2
 8001104:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	82fb      	strh	r3, [r7, #22]
 800110a:	2300      	movs	r3, #0
 800110c:	82bb      	strh	r3, [r7, #20]
 800110e:	2300      	movs	r3, #0
 8001110:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	8c1b      	ldrh	r3, [r3, #32]
 8001116:	b29b      	uxth	r3, r3
 8001118:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800111c:	b29a      	uxth	r2, r3
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	8b9b      	ldrh	r3, [r3, #28]
 8001126:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	8c1b      	ldrh	r3, [r3, #32]
 800112c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 800112e:	897b      	ldrh	r3, [r7, #10]
 8001130:	031b      	lsls	r3, r3, #12
 8001132:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8001134:	8afb      	ldrh	r3, [r7, #22]
 8001136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800113a:	051b      	lsls	r3, r3, #20
 800113c:	0d1b      	lsrs	r3, r3, #20
 800113e:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001140:	893b      	ldrh	r3, [r7, #8]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b29a      	uxth	r2, r3
 8001146:	8afb      	ldrh	r3, [r7, #22]
 8001148:	4313      	orrs	r3, r2
 800114a:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	031b      	lsls	r3, r3, #12
 8001150:	b29a      	uxth	r2, r3
 8001152:	8afb      	ldrh	r3, [r7, #22]
 8001154:	4313      	orrs	r3, r2
 8001156:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001158:	8abb      	ldrh	r3, [r7, #20]
 800115a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800115e:	045b      	lsls	r3, r3, #17
 8001160:	0c5b      	lsrs	r3, r3, #17
 8001162:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001164:	8a7a      	ldrh	r2, [r7, #18]
 8001166:	8abb      	ldrh	r3, [r7, #20]
 8001168:	4313      	orrs	r3, r2
 800116a:	b29b      	uxth	r3, r3
 800116c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001170:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	8afa      	ldrh	r2, [r7, #22]
 8001176:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	8aba      	ldrh	r2, [r7, #20]
 800117c:	841a      	strh	r2, [r3, #32]
}
 800117e:	bf00      	nop
 8001180:	371c      	adds	r7, #28
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <lcdInit>:
void upNib(uint8_t c);
void downNib(uint8_t c);
void Delay(uint32_t nCount);

/************************************ inicializuj LCD **********************************/
void lcdInit(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);						//GPIOA clock enable
 800118e:	2101      	movs	r1, #1
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff fc51 	bl	8000a38 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;									//GPIOA initialization
	GPIO_InitStructure.GPIO_Pin   = EN | RS | D4 | D5 | D6 | D7 | GPIO_Pin_5;
 8001196:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800119a:	603b      	str	r3, [r7, #0]
	GPIO_ResetBits(LCD_Port, EN | RS | D4 | D5 | D6 | D7);
 800119c:	f240 7192 	movw	r1, #1938	; 0x792
 80011a0:	4818      	ldr	r0, [pc, #96]	; (8001204 <lcdInit+0x7c>)
 80011a2:	f7ff fbcf 	bl	8000944 <GPIO_ResetBits>
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 80011a6:	2301      	movs	r3, #1
 80011a8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80011aa:	2300      	movs	r3, #0
 80011ac:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80011ae:	2302      	movs	r3, #2
 80011b0:	717b      	strb	r3, [r7, #5]
	GPIO_Init(LCD_Port, &GPIO_InitStructure);
 80011b2:	463b      	mov	r3, r7
 80011b4:	4619      	mov	r1, r3
 80011b6:	4813      	ldr	r0, [pc, #76]	; (8001204 <lcdInit+0x7c>)
 80011b8:	f7ff fb20 	bl	80007fc <GPIO_Init>

	GPIO_ResetBits(LCD_Port, EN | RS | D4 | D5 | D6 | D7);
 80011bc:	f240 7192 	movw	r1, #1938	; 0x792
 80011c0:	4810      	ldr	r0, [pc, #64]	; (8001204 <lcdInit+0x7c>)
 80011c2:	f7ff fbbf 	bl	8000944 <GPIO_ResetBits>
	Delay(0xffff);
 80011c6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011ca:	f000 f9f1 	bl	80015b0 <Delay>
	sendCMD(0x02);
 80011ce:	2002      	movs	r0, #2
 80011d0:	f000 f8c4 	bl	800135c <sendCMD>
	Delay(0x3FFFC);  //wait 20ms
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <lcdInit+0x80>)
 80011d6:	f000 f9eb 	bl	80015b0 <Delay>
	sendCMD(0x28);  //LCD configs
 80011da:	2028      	movs	r0, #40	; 0x28
 80011dc:	f000 f8be 	bl	800135c <sendCMD>
	sendCMD(0x06);
 80011e0:	2006      	movs	r0, #6
 80011e2:	f000 f8bb 	bl	800135c <sendCMD>
	sendCMD(0x01);
 80011e6:	2001      	movs	r0, #1
 80011e8:	f000 f8b8 	bl	800135c <sendCMD>
	sendCMD(0x0E);
 80011ec:	200e      	movs	r0, #14
 80011ee:	f000 f8b5 	bl	800135c <sendCMD>
	Delay(0xffff);
 80011f2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011f6:	f000 f9db 	bl	80015b0 <Delay>
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40020000 	.word	0x40020000
 8001208:	0003fffc 	.word	0x0003fffc

0800120c <strobeEN>:
/************************************ generuj hodinovy signal pre LCD ******************/
void strobeEN(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	Delay(0x3ff);
 8001210:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8001214:	f000 f9cc 	bl	80015b0 <Delay>
	GPIO_SetBits(LCD_Port, EN);
 8001218:	2110      	movs	r1, #16
 800121a:	4806      	ldr	r0, [pc, #24]	; (8001234 <strobeEN+0x28>)
 800121c:	f7ff fb84 	bl	8000928 <GPIO_SetBits>
	Delay(0x3ff);
 8001220:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8001224:	f000 f9c4 	bl	80015b0 <Delay>
	GPIO_ResetBits(LCD_Port, EN);
 8001228:	2110      	movs	r1, #16
 800122a:	4802      	ldr	r0, [pc, #8]	; (8001234 <strobeEN+0x28>)
 800122c:	f7ff fb8a 	bl	8000944 <GPIO_ResetBits>
}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40020000 	.word	0x40020000

08001238 <upNib>:
/************************************ nastav horne 4 bity znaku ************************/
void upNib(uint8_t c) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	if(c & 0x80)
 8001242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001246:	2b00      	cmp	r3, #0
 8001248:	da05      	bge.n	8001256 <upNib+0x1e>
		GPIO_SetBits(LCD_Port, D7);
 800124a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800124e:	481d      	ldr	r0, [pc, #116]	; (80012c4 <upNib+0x8c>)
 8001250:	f7ff fb6a 	bl	8000928 <GPIO_SetBits>
 8001254:	e004      	b.n	8001260 <upNib+0x28>
	else
		GPIO_ResetBits(LCD_Port, D7);
 8001256:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800125a:	481a      	ldr	r0, [pc, #104]	; (80012c4 <upNib+0x8c>)
 800125c:	f7ff fb72 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x40)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001266:	2b00      	cmp	r3, #0
 8001268:	d005      	beq.n	8001276 <upNib+0x3e>
		GPIO_SetBits(LCD_Port, D6);
 800126a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126e:	4815      	ldr	r0, [pc, #84]	; (80012c4 <upNib+0x8c>)
 8001270:	f7ff fb5a 	bl	8000928 <GPIO_SetBits>
 8001274:	e004      	b.n	8001280 <upNib+0x48>
	else
		GPIO_ResetBits(LCD_Port, D6);
 8001276:	f44f 7100 	mov.w	r1, #512	; 0x200
 800127a:	4812      	ldr	r0, [pc, #72]	; (80012c4 <upNib+0x8c>)
 800127c:	f7ff fb62 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x20)
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	f003 0320 	and.w	r3, r3, #32
 8001286:	2b00      	cmp	r3, #0
 8001288:	d005      	beq.n	8001296 <upNib+0x5e>
		GPIO_SetBits(LCD_Port, D5);
 800128a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800128e:	480d      	ldr	r0, [pc, #52]	; (80012c4 <upNib+0x8c>)
 8001290:	f7ff fb4a 	bl	8000928 <GPIO_SetBits>
 8001294:	e004      	b.n	80012a0 <upNib+0x68>
	else
		GPIO_ResetBits(LCD_Port, D5);
 8001296:	f44f 7180 	mov.w	r1, #256	; 0x100
 800129a:	480a      	ldr	r0, [pc, #40]	; (80012c4 <upNib+0x8c>)
 800129c:	f7ff fb52 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x10)
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	f003 0310 	and.w	r3, r3, #16
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d004      	beq.n	80012b4 <upNib+0x7c>
		GPIO_SetBits(LCD_Port, D4);
 80012aa:	2180      	movs	r1, #128	; 0x80
 80012ac:	4805      	ldr	r0, [pc, #20]	; (80012c4 <upNib+0x8c>)
 80012ae:	f7ff fb3b 	bl	8000928 <GPIO_SetBits>
	else
		GPIO_ResetBits(LCD_Port, D4);
}
 80012b2:	e003      	b.n	80012bc <upNib+0x84>
	else
		GPIO_ResetBits(LCD_Port, D5);
	if(c & 0x10)
		GPIO_SetBits(LCD_Port, D4);
	else
		GPIO_ResetBits(LCD_Port, D4);
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	4803      	ldr	r0, [pc, #12]	; (80012c4 <upNib+0x8c>)
 80012b8:	f7ff fb44 	bl	8000944 <GPIO_ResetBits>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40020000 	.word	0x40020000

080012c8 <downNib>:
/************************************ nastav dolne 4 bity znaku ************************/
void downNib(uint8_t c) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
	if(c & 0x8)
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f003 0308 	and.w	r3, r3, #8
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <downNib+0x20>
		GPIO_SetBits(LCD_Port, D7);
 80012dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e0:	481d      	ldr	r0, [pc, #116]	; (8001358 <downNib+0x90>)
 80012e2:	f7ff fb21 	bl	8000928 <GPIO_SetBits>
 80012e6:	e004      	b.n	80012f2 <downNib+0x2a>
	else
		GPIO_ResetBits(LCD_Port, D7);
 80012e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012ec:	481a      	ldr	r0, [pc, #104]	; (8001358 <downNib+0x90>)
 80012ee:	f7ff fb29 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x4)
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <downNib+0x40>
		GPIO_SetBits(LCD_Port, D6);
 80012fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001300:	4815      	ldr	r0, [pc, #84]	; (8001358 <downNib+0x90>)
 8001302:	f7ff fb11 	bl	8000928 <GPIO_SetBits>
 8001306:	e004      	b.n	8001312 <downNib+0x4a>
	else
		GPIO_ResetBits(LCD_Port, D6);
 8001308:	f44f 7100 	mov.w	r1, #512	; 0x200
 800130c:	4812      	ldr	r0, [pc, #72]	; (8001358 <downNib+0x90>)
 800130e:	f7ff fb19 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x2)
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <downNib+0x60>
		GPIO_SetBits(LCD_Port, D5);
 800131c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001320:	480d      	ldr	r0, [pc, #52]	; (8001358 <downNib+0x90>)
 8001322:	f7ff fb01 	bl	8000928 <GPIO_SetBits>
 8001326:	e004      	b.n	8001332 <downNib+0x6a>
	else
		GPIO_ResetBits(LCD_Port, D5);
 8001328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800132c:	480a      	ldr	r0, [pc, #40]	; (8001358 <downNib+0x90>)
 800132e:	f7ff fb09 	bl	8000944 <GPIO_ResetBits>
	if(c & 0x1)
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	2b00      	cmp	r3, #0
 800133a:	d004      	beq.n	8001346 <downNib+0x7e>
		GPIO_SetBits(LCD_Port, D4);
 800133c:	2180      	movs	r1, #128	; 0x80
 800133e:	4806      	ldr	r0, [pc, #24]	; (8001358 <downNib+0x90>)
 8001340:	f7ff faf2 	bl	8000928 <GPIO_SetBits>
	else
		GPIO_ResetBits(LCD_Port, D4);
}
 8001344:	e003      	b.n	800134e <downNib+0x86>
	else
		GPIO_ResetBits(LCD_Port, D5);
	if(c & 0x1)
		GPIO_SetBits(LCD_Port, D4);
	else
		GPIO_ResetBits(LCD_Port, D4);
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	4803      	ldr	r0, [pc, #12]	; (8001358 <downNib+0x90>)
 800134a:	f7ff fafb 	bl	8000944 <GPIO_ResetBits>
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40020000 	.word	0x40020000

0800135c <sendCMD>:
/************************************ posli prikaz *************************************/
void sendCMD(uint8_t c) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
	GPIO_ResetBits(LCD_Port, RS);
 8001366:	2102      	movs	r1, #2
 8001368:	4809      	ldr	r0, [pc, #36]	; (8001390 <sendCMD+0x34>)
 800136a:	f7ff faeb 	bl	8000944 <GPIO_ResetBits>
	upNib(c);
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ff61 	bl	8001238 <upNib>
	strobeEN();
 8001376:	f7ff ff49 	bl	800120c <strobeEN>
	downNib(c);
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ffa3 	bl	80012c8 <downNib>
	strobeEN();
 8001382:	f7ff ff43 	bl	800120c <strobeEN>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40020000 	.word	0x40020000

08001394 <printChar>:
/************************************ posli znak ***************************************/
void printChar(uint8_t c) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	//if(((c>=0x20)&&(c<=0x7F)) || ((c>=0xA0)&&(c<=0xFF))) {	//check if 'c' is within display boundry
		GPIO_SetBits(LCD_Port, RS);
 800139e:	2102      	movs	r1, #2
 80013a0:	480b      	ldr	r0, [pc, #44]	; (80013d0 <printChar+0x3c>)
 80013a2:	f7ff fac1 	bl	8000928 <GPIO_SetBits>
		upNib(c);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff45 	bl	8001238 <upNib>
		strobeEN();
 80013ae:	f7ff ff2d 	bl	800120c <strobeEN>
		downNib(c);
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff87 	bl	80012c8 <downNib>
		strobeEN();
 80013ba:	f7ff ff27 	bl	800120c <strobeEN>
		GPIO_ResetBits(LCD_Port, RS);
 80013be:	2102      	movs	r1, #2
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <printChar+0x3c>)
 80013c2:	f7ff fabf 	bl	8000944 <GPIO_ResetBits>
	//}
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40020000 	.word	0x40020000

080013d4 <printString>:
/************************************ posli retazec znakov *****************************/
void printString(uint8_t *s) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]
	//while (s[i] == '\0') i++;
	while(s[i] != '\0') {
 80013e0:	e009      	b.n	80013f6 <printString+0x22>
		printChar(s[i]);
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	4413      	add	r3, r2
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ffd2 	bl	8001394 <printChar>
		i++;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	3301      	adds	r3, #1
 80013f4:	73fb      	strb	r3, [r7, #15]
}
/************************************ posli retazec znakov *****************************/
void printString(uint8_t *s) {
	uint8_t i=0;
	//while (s[i] == '\0') i++;
	while(s[i] != '\0') {
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	4413      	add	r3, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1ef      	bne.n	80013e2 <printString+0xe>
		printChar(s[i]);
		i++;
	}
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop

0800140c <clearLCD>:
/************************************ vycisti displej **********************************/
void clearLCD(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	sendCMD(0x01);
 8001410:	2001      	movs	r0, #1
 8001412:	f7ff ffa3 	bl	800135c <sendCMD>
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop

0800141c <toLine2>:
/************************************ skoc do riadku jedna *****************************/
void toLine1(void) {
	sendCMD(0x80);
}
/************************************ skoc do riadku dva *******************************/
void toLine2(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	sendCMD(0xC0);
 8001420:	20c0      	movs	r0, #192	; 0xc0
 8001422:	f7ff ff9b 	bl	800135c <sendCMD>
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop

0800142c <cursoroff>:
/************************************ vypni kurzor *************************************/
void cursoroff(void){
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	sendCMD(0x0C);
 8001430:	200c      	movs	r0, #12
 8001432:	f7ff ff93 	bl	800135c <sendCMD>
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop

0800143c <cursorpos>:
/************************************ nastav poziciu kurzora na LDC ********************/
void cursorpos(int col, int row){
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
	if (row == 1) col += 0x7f;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d102      	bne.n	8001452 <cursorpos+0x16>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	337f      	adds	r3, #127	; 0x7f
 8001450:	607b      	str	r3, [r7, #4]
	if (row == 2) col += 0xbf;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	2b02      	cmp	r3, #2
 8001456:	d102      	bne.n	800145e <cursorpos+0x22>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	33bf      	adds	r3, #191	; 0xbf
 800145c:	607b      	str	r3, [r7, #4]
	sendCMD(col);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff7a 	bl	800135c <sendCMD>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <num2text>:

/************************************ prevod cisla na text *****************************/
int num2text(uint16_t cislo) {
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	80fb      	strh	r3, [r7, #6]

	static uint8_t i, j, k;
	static char text[16], pom;

	for (i=0;i<16;i++) text[i] = '\0';
 800147a:	4b47      	ldr	r3, [pc, #284]	; (8001598 <num2text+0x128>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e00b      	b.n	800149a <num2text+0x2a>
 8001482:	4b45      	ldr	r3, [pc, #276]	; (8001598 <num2text+0x128>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	4b44      	ldr	r3, [pc, #272]	; (800159c <num2text+0x12c>)
 800148a:	2100      	movs	r1, #0
 800148c:	5499      	strb	r1, [r3, r2]
 800148e:	4b42      	ldr	r3, [pc, #264]	; (8001598 <num2text+0x128>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	3301      	adds	r3, #1
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b40      	ldr	r3, [pc, #256]	; (8001598 <num2text+0x128>)
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	4b3f      	ldr	r3, [pc, #252]	; (8001598 <num2text+0x128>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b0f      	cmp	r3, #15
 80014a0:	d9ef      	bls.n	8001482 <num2text+0x12>

	if (cislo == 0) text[0] = '0';
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d102      	bne.n	80014ae <num2text+0x3e>
 80014a8:	4b3c      	ldr	r3, [pc, #240]	; (800159c <num2text+0x12c>)
 80014aa:	2230      	movs	r2, #48	; 0x30
 80014ac:	701a      	strb	r2, [r3, #0]

	i = 15;
 80014ae:	4b3a      	ldr	r3, [pc, #232]	; (8001598 <num2text+0x128>)
 80014b0:	220f      	movs	r2, #15
 80014b2:	701a      	strb	r2, [r3, #0]
	while (cislo > 0) {
 80014b4:	e01f      	b.n	80014f6 <num2text+0x86>
		text[15-i] = cislo%10 + '0';
 80014b6:	4b38      	ldr	r3, [pc, #224]	; (8001598 <num2text+0x128>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	f1c3 000f 	rsb	r0, r3, #15
 80014be:	88fa      	ldrh	r2, [r7, #6]
 80014c0:	4b37      	ldr	r3, [pc, #220]	; (80015a0 <num2text+0x130>)
 80014c2:	fba3 1302 	umull	r1, r3, r3, r2
 80014c6:	08d9      	lsrs	r1, r3, #3
 80014c8:	460b      	mov	r3, r1
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	440b      	add	r3, r1
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	3330      	adds	r3, #48	; 0x30
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4b30      	ldr	r3, [pc, #192]	; (800159c <num2text+0x12c>)
 80014dc:	541a      	strb	r2, [r3, r0]
		cislo /= 10;
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	4a2f      	ldr	r2, [pc, #188]	; (80015a0 <num2text+0x130>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	08db      	lsrs	r3, r3, #3
 80014e8:	80fb      	strh	r3, [r7, #6]
		i--;
 80014ea:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <num2text+0x128>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4b29      	ldr	r3, [pc, #164]	; (8001598 <num2text+0x128>)
 80014f4:	701a      	strb	r2, [r3, #0]
	for (i=0;i<16;i++) text[i] = '\0';

	if (cislo == 0) text[0] = '0';

	i = 15;
	while (cislo > 0) {
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1dc      	bne.n	80014b6 <num2text+0x46>
		text[15-i] = cislo%10 + '0';
		cislo /= 10;
		i--;
	}

	i = 15;
 80014fc:	4b26      	ldr	r3, [pc, #152]	; (8001598 <num2text+0x128>)
 80014fe:	220f      	movs	r2, #15
 8001500:	701a      	strb	r2, [r3, #0]
	while (text[i] == '\0') i--;
 8001502:	e005      	b.n	8001510 <num2text+0xa0>
 8001504:	4b24      	ldr	r3, [pc, #144]	; (8001598 <num2text+0x128>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	3b01      	subs	r3, #1
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <num2text+0x128>)
 800150e:	701a      	strb	r2, [r3, #0]
 8001510:	4b21      	ldr	r3, [pc, #132]	; (8001598 <num2text+0x128>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	4b21      	ldr	r3, [pc, #132]	; (800159c <num2text+0x12c>)
 8001518:	5c9b      	ldrb	r3, [r3, r2]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f2      	beq.n	8001504 <num2text+0x94>

	k = i;
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <num2text+0x128>)
 8001520:	781a      	ldrb	r2, [r3, #0]
 8001522:	4b20      	ldr	r3, [pc, #128]	; (80015a4 <num2text+0x134>)
 8001524:	701a      	strb	r2, [r3, #0]

	for (j=0;j<(i+1)/2;j++) {
 8001526:	4b20      	ldr	r3, [pc, #128]	; (80015a8 <num2text+0x138>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
 800152c:	e023      	b.n	8001576 <num2text+0x106>
		pom = text[j];
 800152e:	4b1e      	ldr	r3, [pc, #120]	; (80015a8 <num2text+0x138>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <num2text+0x12c>)
 8001536:	5c9a      	ldrb	r2, [r3, r2]
 8001538:	4b1c      	ldr	r3, [pc, #112]	; (80015ac <num2text+0x13c>)
 800153a:	701a      	strb	r2, [r3, #0]
		text[j] = text[k];
 800153c:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <num2text+0x138>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <num2text+0x134>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <num2text+0x12c>)
 800154a:	5c59      	ldrb	r1, [r3, r1]
 800154c:	4b13      	ldr	r3, [pc, #76]	; (800159c <num2text+0x12c>)
 800154e:	5499      	strb	r1, [r3, r2]
		text[k] = pom;
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <num2text+0x134>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <num2text+0x13c>)
 8001558:	7819      	ldrb	r1, [r3, #0]
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <num2text+0x12c>)
 800155c:	5499      	strb	r1, [r3, r2]
		k--;
 800155e:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <num2text+0x134>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	3b01      	subs	r3, #1
 8001564:	b2da      	uxtb	r2, r3
 8001566:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <num2text+0x134>)
 8001568:	701a      	strb	r2, [r3, #0]
	i = 15;
	while (text[i] == '\0') i--;

	k = i;

	for (j=0;j<(i+1)/2;j++) {
 800156a:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <num2text+0x138>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	3301      	adds	r3, #1
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <num2text+0x138>)
 8001574:	701a      	strb	r2, [r3, #0]
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <num2text+0x138>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	4619      	mov	r1, r3
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <num2text+0x128>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	3301      	adds	r3, #1
 8001582:	0fda      	lsrs	r2, r3, #31
 8001584:	4413      	add	r3, r2
 8001586:	105b      	asrs	r3, r3, #1
 8001588:	4299      	cmp	r1, r3
 800158a:	dbd0      	blt.n	800152e <num2text+0xbe>
		pom = text[j];
		text[j] = text[k];
		text[k] = pom;
		k--;
	}
	return text;
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <num2text+0x12c>)
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20000020 	.word	0x20000020
 800159c:	20000024 	.word	0x20000024
 80015a0:	cccccccd 	.word	0xcccccccd
 80015a4:	20000034 	.word	0x20000034
 80015a8:	20000035 	.word	0x20000035
 80015ac:	20000036 	.word	0x20000036

080015b0 <Delay>:

void Delay(uint32_t nCount)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  for(; nCount != 0; nCount--);
 80015b8:	e002      	b.n	80015c0 <Delay+0x10>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3b01      	subs	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f9      	bne.n	80015ba <Delay+0xa>
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

  /* TODO - Add your application code here */

	lcdInit();
 80015d4:	f7ff fdd8 	bl	8001188 <lcdInit>
	gpio_init();
 80015d8:	f000 f874 	bl	80016c4 <gpio_init>
	timer_init();
 80015dc:	f000 f942 	bl	8001864 <timer_init>
	adc_init();
 80015e0:	f000 f8ba 	bl	8001758 <adc_init>
	nvic_init();
 80015e4:	f000 f8e8 	bl	80017b8 <nvic_init>

	clearLCD();
 80015e8:	f7ff ff10 	bl	800140c <clearLCD>

	cursoroff();
 80015ec:	f7ff ff1e 	bl	800142c <cursoroff>
	printString("Otacky:");
 80015f0:	4827      	ldr	r0, [pc, #156]	; (8001690 <main+0xc0>)
 80015f2:	f7ff feef 	bl	80013d4 <printString>
	toLine2();
 80015f6:	f7ff ff11 	bl	800141c <toLine2>
	printString("Plyn:");
 80015fa:	4826      	ldr	r0, [pc, #152]	; (8001694 <main+0xc4>)
 80015fc:	f7ff feea 	bl	80013d4 <printString>

  /* Infinite loop */
  while (1)
  {
		cursorpos(9,1);
 8001600:	2101      	movs	r1, #1
 8001602:	2009      	movs	r0, #9
 8001604:	f7ff ff1a 	bl	800143c <cursorpos>
		rpm = 3*1000000/TIM_value;
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <main+0xc8>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	b29b      	uxth	r3, r3
 800160e:	461a      	mov	r2, r3
 8001610:	4b22      	ldr	r3, [pc, #136]	; (800169c <main+0xcc>)
 8001612:	fb93 f3f2 	sdiv	r3, r3, r2
 8001616:	b29a      	uxth	r2, r3
 8001618:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <main+0xd0>)
 800161a:	801a      	strh	r2, [r3, #0]
		//rpm = TIM_value;
		printString(num2text(rpm));
 800161c:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <main+0xd0>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	b29b      	uxth	r3, r3
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ff24 	bl	8001470 <num2text>
 8001628:	4603      	mov	r3, r0
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fed2 	bl	80013d4 <printString>
		printString("   ");
 8001630:	481c      	ldr	r0, [pc, #112]	; (80016a4 <main+0xd4>)
 8001632:	f7ff fecf 	bl	80013d4 <printString>

		ADC_SoftwareStartConv(ADC1);
 8001636:	481c      	ldr	r0, [pc, #112]	; (80016a8 <main+0xd8>)
 8001638:	f7fe ffe8 	bl	800060c <ADC_SoftwareStartConv>
		plyn = AD_value*100/4095;
 800163c:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <main+0xdc>)
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	b29b      	uxth	r3, r3
 8001642:	461a      	mov	r2, r3
 8001644:	2364      	movs	r3, #100	; 0x64
 8001646:	fb03 f302 	mul.w	r3, r3, r2
 800164a:	4a19      	ldr	r2, [pc, #100]	; (80016b0 <main+0xe0>)
 800164c:	fb82 1203 	smull	r1, r2, r2, r3
 8001650:	441a      	add	r2, r3
 8001652:	12d2      	asrs	r2, r2, #11
 8001654:	17db      	asrs	r3, r3, #31
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	b29a      	uxth	r2, r3
 800165a:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <main+0xe4>)
 800165c:	801a      	strh	r2, [r3, #0]
		cursorpos(9,2);
 800165e:	2102      	movs	r1, #2
 8001660:	2009      	movs	r0, #9
 8001662:	f7ff feeb 	bl	800143c <cursorpos>
		printString(num2text(plyn));
 8001666:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <main+0xe4>)
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	b29b      	uxth	r3, r3
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff feff 	bl	8001470 <num2text>
 8001672:	4603      	mov	r3, r0
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fead 	bl	80013d4 <printString>
		//cursorpos(11,2);
		printString("% ");
 800167a:	480f      	ldr	r0, [pc, #60]	; (80016b8 <main+0xe8>)
 800167c:	f7ff feaa 	bl	80013d4 <printString>

		Delay(0x3ffff);
 8001680:	480e      	ldr	r0, [pc, #56]	; (80016bc <main+0xec>)
 8001682:	f7ff ff95 	bl	80015b0 <Delay>
		GPIO_ToggleBits(GPIOA, GPIO_Pin_5);
 8001686:	2120      	movs	r1, #32
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <main+0xf0>)
 800168a:	f7ff f969 	bl	8000960 <GPIO_ToggleBits>

  }
 800168e:	e7b7      	b.n	8001600 <main+0x30>
 8001690:	08001c6c 	.word	0x08001c6c
 8001694:	08001c74 	.word	0x08001c74
 8001698:	2000003a 	.word	0x2000003a
 800169c:	002dc6c0 	.word	0x002dc6c0
 80016a0:	20000038 	.word	0x20000038
 80016a4:	08001c7c 	.word	0x08001c7c
 80016a8:	40012400 	.word	0x40012400
 80016ac:	2000003e 	.word	0x2000003e
 80016b0:	80080081 	.word	0x80080081
 80016b4:	2000003c 	.word	0x2000003c
 80016b8:	08001c80 	.word	0x08001c80
 80016bc:	0003ffff 	.word	0x0003ffff
 80016c0:	40020000 	.word	0x40020000

080016c4 <gpio_init>:


volatile uint16_t predstih = 0xffff;

/************************************ inicializuj GPIO ******************/
void gpio_init(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80016ca:	2101      	movs	r1, #1
 80016cc:	2001      	movs	r0, #1
 80016ce:	f7ff f9d1 	bl	8000a74 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80016d2:	2101      	movs	r1, #1
 80016d4:	2001      	movs	r0, #1
 80016d6:	f7ff f9af 	bl	8000a38 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 80016da:	2302      	movs	r3, #2
 80016dc:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin 	= TIM_IC_Pin;
 80016e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_OType 	= GPIO_OType_PP;
 80016e8:	2300      	movs	r3, #0
 80016ea:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed	= GPIO_Speed_10MHz;
 80016ec:	2302      	movs	r3, #2
 80016ee:	717b      	strb	r3, [r7, #5]

	GPIO_Init(TIM_IC_Port, &GPIO_InitStructure);
 80016f0:	463b      	mov	r3, r7
 80016f2:	4619      	mov	r1, r3
 80016f4:	4817      	ldr	r0, [pc, #92]	; (8001754 <gpio_init+0x90>)
 80016f6:	f7ff f881 	bl	80007fc <GPIO_Init>
	GPIO_PinAFConfig(TIM_IC_Port, GPIO_PinSource15, GPIO_AF_TIM2);
 80016fa:	2201      	movs	r2, #1
 80016fc:	210f      	movs	r1, #15
 80016fe:	4815      	ldr	r0, [pc, #84]	; (8001754 <gpio_init+0x90>)
 8001700:	f7ff f942 	bl	8000988 <GPIO_PinAFConfig>


	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 8001704:	2302      	movs	r3, #2
 8001706:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin 	= TIM_OC_Pin;
 800170c:	2340      	movs	r3, #64	; 0x40
 800170e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_OType 	= GPIO_OType_PP;
 8001710:	2300      	movs	r3, #0
 8001712:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed	= GPIO_Speed_10MHz;
 8001714:	2302      	movs	r3, #2
 8001716:	717b      	strb	r3, [r7, #5]

	GPIO_Init(TIM_OC_Port, &GPIO_InitStructure);
 8001718:	463b      	mov	r3, r7
 800171a:	4619      	mov	r1, r3
 800171c:	480d      	ldr	r0, [pc, #52]	; (8001754 <gpio_init+0x90>)
 800171e:	f7ff f86d 	bl	80007fc <GPIO_Init>
	GPIO_PinAFConfig(TIM_OC_Port, GPIO_PinSource6, GPIO_AF_TIM3);
 8001722:	2202      	movs	r2, #2
 8001724:	2106      	movs	r1, #6
 8001726:	480b      	ldr	r0, [pc, #44]	; (8001754 <gpio_init+0x90>)
 8001728:	f7ff f92e 	bl	8000988 <GPIO_PinAFConfig>


	GPIO_InitStructure.GPIO_Pin 	= PLYN_Sense_Pin;
 800172c:	2301      	movs	r3, #1
 800172e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AN;
 8001730:	2303      	movs	r3, #3
 8001732:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed	= GPIO_Speed_10MHz;
 8001738:	2302      	movs	r3, #2
 800173a:	717b      	strb	r3, [r7, #5]

	GPIO_Init(PLYN_Sense_Port, &GPIO_InitStructure);
 800173c:	463b      	mov	r3, r7
 800173e:	4619      	mov	r1, r3
 8001740:	4804      	ldr	r0, [pc, #16]	; (8001754 <gpio_init+0x90>)
 8001742:	f7ff f85b 	bl	80007fc <GPIO_Init>

	RCC_HSICmd(ENABLE);
 8001746:	2001      	movs	r0, #1
 8001748:	f7ff f966 	bl	8000a18 <RCC_HSICmd>
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40020000 	.word	0x40020000

08001758 <adc_init>:

/************************************ inicializuj ADC *******************/
void adc_init(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0

	 RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800175e:	2101      	movs	r1, #1
 8001760:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001764:	f7ff f986 	bl	8000a74 <RCC_APB2PeriphClockCmd>

	 ADC_InitTypeDef	ADC_InitStructure;

	 ADC_InitStructure.ADC_Resolution 				= ADC_Resolution_12b;
 8001768:	2300      	movs	r3, #0
 800176a:	603b      	str	r3, [r7, #0]
	 ADC_InitStructure.ADC_ContinuousConvMode 		= DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	717b      	strb	r3, [r7, #5]
	 ADC_InitStructure.ADC_ExternalTrigConvEdge 	= ADC_ExternalTrigConvEdge_None;
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
	 ADC_InitStructure.ADC_DataAlign 				= ADC_DataAlign_Right;
 8001774:	2300      	movs	r3, #0
 8001776:	613b      	str	r3, [r7, #16]
	 ADC_InitStructure.ADC_NbrOfConversion 			= 1;
 8001778:	2301      	movs	r3, #1
 800177a:	753b      	strb	r3, [r7, #20]

	 ADC_Init(ADC1, &ADC_InitStructure);
 800177c:	463b      	mov	r3, r7
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	; (80017b4 <adc_init+0x5c>)
 8001782:	f7fe fd6d 	bl	8000260 <ADC_Init>

	 ADC_RegularChannelConfig(ADC1, PLYN_Sense_Chan, 1, ADC_SampleTime_384Cycles);
 8001786:	2307      	movs	r3, #7
 8001788:	2201      	movs	r2, #1
 800178a:	2100      	movs	r1, #0
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <adc_init+0x5c>)
 800178e:	f7fe fdd7 	bl	8000340 <ADC_RegularChannelConfig>

	 /* Enable the ADC */
	 ADC_Cmd(ADC1, ENABLE);
 8001792:	2101      	movs	r1, #1
 8001794:	4807      	ldr	r0, [pc, #28]	; (80017b4 <adc_init+0x5c>)
 8001796:	f7fe fdb7 	bl	8000308 <ADC_Cmd>

	 /* Wait until the ADC1 is ready */
	 while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET);
 800179a:	bf00      	nop
 800179c:	2140      	movs	r1, #64	; 0x40
 800179e:	4805      	ldr	r0, [pc, #20]	; (80017b4 <adc_init+0x5c>)
 80017a0:	f7fe ff78 	bl	8000694 <ADC_GetFlagStatus>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f8      	beq.n	800179c <adc_init+0x44>

}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40012400 	.word	0x40012400

080017b8 <nvic_init>:

/************************************ inicializuj NVIC ******************/
void nvic_init(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 80017be:	f44f 7040 	mov.w	r0, #768	; 0x300
 80017c2:	f7fe fcdb 	bl	800017c <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef 	NVIC_InitStructure;
	EXTI_InitTypeDef 	EXTI_InitStructure;


	NVIC_InitStructure.NVIC_IRQChannel 						= EXTI0_IRQn;
 80017c6:	2306      	movs	r3, #6
 80017c8:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 1;
 80017ca:	2301      	movs	r3, #1
 80017cc:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority 			= 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd 					= ENABLE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&NVIC_InitStructure);
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	4618      	mov	r0, r3
 80017dc:	f7fe fce0 	bl	80001a0 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel 						= TIM2_IRQn;
 80017e0:	231c      	movs	r3, #28
 80017e2:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 2;
 80017e4:	2302      	movs	r3, #2
 80017e6:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority 			= 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd 					= ENABLE;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&NVIC_InitStructure);
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fcd3 	bl	80001a0 <NVIC_Init>


	EXTI_InitStructure.EXTI_Line		= DU_interrup;
 80017fa:	2301      	movs	r3, #1
 80017fc:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode		= EXTI_Mode_Interrupt;
 80017fe:	2300      	movs	r3, #0
 8001800:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger		= EXTI_Trigger_Falling;
 8001802:	230c      	movs	r3, #12
 8001804:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd		= ENABLE;
 8001806:	2301      	movs	r3, #1
 8001808:	72bb      	strb	r3, [r7, #10]
	SYSCFG_EXTILineConfig(DU_Sense_Port, DU_Sense_Pin);
 800180a:	2100      	movs	r1, #0
 800180c:	2002      	movs	r0, #2
 800180e:	f7ff f96d 	bl	8000aec <SYSCFG_EXTILineConfig>

	EXTI_Init(&EXTI_InitStructure);
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe ff57 	bl	80006c8 <EXTI_Init>


	NVIC_InitStructure.NVIC_IRQChannel 						= ADC1_IRQn;
 800181a:	2312      	movs	r3, #18
 800181c:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 3;
 800181e:	2303      	movs	r3, #3
 8001820:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority 			= 0;
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd 					= ENABLE;
 8001826:	2301      	movs	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&NVIC_InitStructure);
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fcb6 	bl	80001a0 <NVIC_Init>

	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001834:	2201      	movs	r2, #1
 8001836:	f240 2105 	movw	r1, #517	; 0x205
 800183a:	4809      	ldr	r0, [pc, #36]	; (8001860 <nvic_init+0xa8>)
 800183c:	f7fe ff02 	bl	8000644 <ADC_ITConfig>
	TIM_ClearITPendingBit(TIM2, TIM_IT_CC1);
 8001840:	2102      	movs	r1, #2
 8001842:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001846:	f7ff fb6b 	bl	8000f20 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
 800184a:	2201      	movs	r2, #1
 800184c:	2102      	movs	r1, #2
 800184e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001852:	f7ff fb15 	bl	8000e80 <TIM_ITConfig>

}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40012400 	.word	0x40012400

08001864 <timer_init>:

/************************************ inicializuj TIMER *****************/
void timer_init(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	; 0x28
 8001868:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1ENR_TIM2EN, ENABLE);
 800186a:	2101      	movs	r1, #1
 800186c:	2001      	movs	r0, #1
 800186e:	f7ff f91f 	bl	8000ab0 <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1ENR_TIM3EN, ENABLE);
 8001872:	2101      	movs	r1, #1
 8001874:	2002      	movs	r0, #2
 8001876:	f7ff f91b 	bl	8000ab0 <RCC_APB1PeriphClockCmd>
	TIM_OCInitTypeDef 			TIM_OC_InitStructure;
	TIM_ICInitTypeDef 			TIM_IC_InitStructure;

	/**************************TIM3 riadni zapalovanie v OutputCompare mode*******************/

	TIM_InitStructure.TIM_Prescaler 		= TIM_prescal;
 800187a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800187e:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period 			= predstih;
 8001880:	4b25      	ldr	r3, [pc, #148]	; (8001918 <timer_init+0xb4>)
 8001882:	881b      	ldrh	r3, [r3, #0]
 8001884:	b29b      	uxth	r3, r3
 8001886:	623b      	str	r3, [r7, #32]
	TIM_InitStructure.TIM_CounterMode 		= TIM_CounterMode_Up;
 8001888:	2300      	movs	r3, #0
 800188a:	83fb      	strh	r3, [r7, #30]
	TIM_InitStructure.TIM_ClockDivision 	= 0;
 800188c:	2300      	movs	r3, #0
 800188e:	84bb      	strh	r3, [r7, #36]	; 0x24

	TIM_TimeBaseInit(TIM3, &TIM_InitStructure);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4619      	mov	r1, r3
 8001896:	4821      	ldr	r0, [pc, #132]	; (800191c <timer_init+0xb8>)
 8001898:	f7ff f96a 	bl	8000b70 <TIM_TimeBaseInit>

	TIM_OC_InitStructure.TIM_OCMode 		= TIM_OCMode_Active;
 800189c:	2310      	movs	r3, #16
 800189e:	823b      	strh	r3, [r7, #16]
	TIM_OC_InitStructure.TIM_OCPolarity 	= TIM_OCPolarity_Low;
 80018a0:	2302      	movs	r3, #2
 80018a2:	833b      	strh	r3, [r7, #24]
	TIM_OC_InitStructure.TIM_OutputState 	= TIM_OutputState_Enable;
 80018a4:	2301      	movs	r3, #1
 80018a6:	827b      	strh	r3, [r7, #18]
	TIM_OC_InitStructure.TIM_Pulse 			= predstih;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <timer_init+0xb4>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	617b      	str	r3, [r7, #20]

	TIM_OC1Init(TIM3, &TIM_OC_InitStructure);
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	4619      	mov	r1, r3
 80018b6:	4819      	ldr	r0, [pc, #100]	; (800191c <timer_init+0xb8>)
 80018b8:	f7ff f9cc 	bl	8000c54 <TIM_OC1Init>

	/****************************TIM2 pocita otacky v InputCapture mode************************/

	TIM_InitStructure.TIM_Prescaler 		= TIM_prescal;
 80018bc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80018c0:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period 			= 0xffff;
 80018c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c6:	623b      	str	r3, [r7, #32]
	TIM_InitStructure.TIM_CounterMode 		= TIM_CounterMode_Up;
 80018c8:	2300      	movs	r3, #0
 80018ca:	83fb      	strh	r3, [r7, #30]
	TIM_InitStructure.TIM_ClockDivision 	= 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	84bb      	strh	r3, [r7, #36]	; 0x24

	TIM_TimeBaseInit(TIM2, &TIM_InitStructure);
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	4619      	mov	r1, r3
 80018d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80018da:	f7ff f949 	bl	8000b70 <TIM_TimeBaseInit>

	TIM_IC_InitStructure.TIM_Channel 		= TIM_Channel_1;
 80018de:	2300      	movs	r3, #0
 80018e0:	80bb      	strh	r3, [r7, #4]
	TIM_IC_InitStructure.TIM_ICPolarity 	= TIM_ICPolarity_Falling;
 80018e2:	2302      	movs	r3, #2
 80018e4:	80fb      	strh	r3, [r7, #6]
	TIM_IC_InitStructure.TIM_ICPrescaler 	= 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	817b      	strh	r3, [r7, #10]
	TIM_IC_InitStructure.TIM_ICFilter 		= 0x0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	81bb      	strh	r3, [r7, #12]
	TIM_IC_InitStructure.TIM_ICSelection 	= TIM_ICSelection_DirectTI;
 80018ee:	2301      	movs	r3, #1
 80018f0:	813b      	strh	r3, [r7, #8]

	TIM_ICInit(TIM2, &TIM_IC_InitStructure);
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80018fa:	f7ff f9ed 	bl	8000cd8 <TIM_ICInit>

	TIM_Cmd(TIM2, ENABLE);
 80018fe:	2101      	movs	r1, #1
 8001900:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001904:	f7ff f986 	bl	8000c14 <TIM_Cmd>
	TIM_Cmd(TIM3, ENABLE);
 8001908:	2101      	movs	r1, #1
 800190a:	4804      	ldr	r0, [pc, #16]	; (800191c <timer_init+0xb8>)
 800190c:	f7ff f982 	bl	8000c14 <TIM_Cmd>

}
 8001910:	bf00      	nop
 8001912:	3728      	adds	r7, #40	; 0x28
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000000 	.word	0x20000000
 800191c:	40000400 	.word	0x40000400

08001920 <ADC1_IRQHandler>:
#include "hd44780.h"

extern uint16_t rpm, AD_value, TIM_value;

/************************************ odcitanie hodnoty z ADC ***********/
void ADC1_IRQHandler (void){
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0

	if (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)){				//ak prerusenie vyvolalo EOC
 8001924:	2102      	movs	r1, #2
 8001926:	4807      	ldr	r0, [pc, #28]	; (8001944 <ADC1_IRQHandler+0x24>)
 8001928:	f7fe feb4 	bl	8000694 <ADC_GetFlagStatus>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <ADC1_IRQHandler+0x20>
		AD_value = ADC_GetConversionValue(ADC1);			//citanie vysledku prevodu
 8001932:	4804      	ldr	r0, [pc, #16]	; (8001944 <ADC1_IRQHandler+0x24>)
 8001934:	f7fe fe7a 	bl	800062c <ADC_GetConversionValue>
 8001938:	4603      	mov	r3, r0
 800193a:	461a      	mov	r2, r3
 800193c:	4b02      	ldr	r3, [pc, #8]	; (8001948 <ADC1_IRQHandler+0x28>)
 800193e:	801a      	strh	r2, [r3, #0]

	}
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40012400 	.word	0x40012400
 8001948:	2000003e 	.word	0x2000003e

0800194c <EXTI0_IRQHandler>:

/************************************ DOLNA UVRAT ***********************/
void EXTI0_IRQHandler(void) {
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

	if (EXTI_GetFlagStatus(DU_interrup)) {
 8001950:	2001      	movs	r0, #1
 8001952:	f7fe ff2b 	bl	80007ac <EXTI_GetFlagStatus>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d00b      	beq.n	8001974 <EXTI0_IRQHandler+0x28>
		EXTI_ClearFlag(DU_interrup);
 800195c:	2001      	movs	r0, #1
 800195e:	f7fe ff3f 	bl	80007e0 <EXTI_ClearFlag>

		TIM_Cmd(TIM2, ENABLE);
 8001962:	2101      	movs	r1, #1
 8001964:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001968:	f7ff f954 	bl	8000c14 <TIM_Cmd>
		TIM_Cmd(TIM3, ENABLE);
 800196c:	2101      	movs	r1, #1
 800196e:	4802      	ldr	r0, [pc, #8]	; (8001978 <EXTI0_IRQHandler+0x2c>)
 8001970:	f7ff f950 	bl	8000c14 <TIM_Cmd>

		//rpm++;
	}
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40000400 	.word	0x40000400

0800197c <TIM2_IRQHandler>:

/************************************ HORNA UVRAT ***********************/
void TIM2_IRQHandler(void) {
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0

	if (TIM_GetFlagStatus(TIM2, TIM_FLAG_CC1)) {
 8001980:	2102      	movs	r1, #2
 8001982:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001986:	f7ff fa9f 	bl	8000ec8 <TIM_GetFlagStatus>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d019      	beq.n	80019c4 <TIM2_IRQHandler+0x48>
		TIM_ClearFlag(TIM2, TIM_FLAG_CC1);
 8001990:	2102      	movs	r1, #2
 8001992:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001996:	f7ff fab3 	bl	8000f00 <TIM_ClearFlag>

		//rpm++;

		TIM_value = TIM_GetCapture1(TIM2);
 800199a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800199e:	f7ff f9ef 	bl	8000d80 <TIM_GetCapture1>
 80019a2:	4603      	mov	r3, r0
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <TIM2_IRQHandler+0x4c>)
 80019a8:	801a      	strh	r2, [r3, #0]
		TIM_Cmd(TIM2, DISABLE);
 80019aa:	2100      	movs	r1, #0
 80019ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80019b0:	f7ff f930 	bl	8000c14 <TIM_Cmd>
		TIM2->CNT = 0;
 80019b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019b8:	2200      	movs	r2, #0
 80019ba:	625a      	str	r2, [r3, #36]	; 0x24
		TIM_Cmd(TIM3, DISABLE);
 80019bc:	2100      	movs	r1, #0
 80019be:	4803      	ldr	r0, [pc, #12]	; (80019cc <TIM2_IRQHandler+0x50>)
 80019c0:	f7ff f928 	bl	8000c14 <TIM_Cmd>
	}
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000003a 	.word	0x2000003a
 80019cc:	40000400 	.word	0x40000400

080019d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80019d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80019d6:	e003      	b.n	80019e0 <LoopCopyDataInit>

080019d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80019da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80019dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80019de:	3104      	adds	r1, #4

080019e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80019e0:	480b      	ldr	r0, [pc, #44]	; (8001a10 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80019e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80019e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80019e8:	d3f6      	bcc.n	80019d8 <CopyDataInit>
  ldr r2, =_sbss
 80019ea:	4a0b      	ldr	r2, [pc, #44]	; (8001a18 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80019ec:	e002      	b.n	80019f4 <LoopFillZerobss>

080019ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80019ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80019f0:	f842 3b04 	str.w	r3, [r2], #4

080019f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <LoopFillZerobss+0x28>)
  cmp r2, r3
 80019f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80019f8:	d3f9      	bcc.n	80019ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019fa:	f000 f841 	bl	8001a80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019fe:	f000 f903 	bl	8001c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a02:	f7ff fde5 	bl	80015d0 <main>
  bx lr
 8001a06:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a08:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001a0c:	08001c8c 	.word	0x08001c8c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8001a10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001a14:	20000004 	.word	0x20000004
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001a18:	20000004 	.word	0x20000004
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001a1c:	20000040 	.word	0x20000040

08001a20 <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a20:	e7fe      	b.n	8001a20 <AES_IRQHandler>
	...

08001a24 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr

08001a30 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001a34:	e7fe      	b.n	8001a34 <HardFault_Handler+0x4>
 8001a36:	bf00      	nop

08001a38 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001a3c:	e7fe      	b.n	8001a3c <MemManage_Handler+0x4>
 8001a3e:	bf00      	nop

08001a40 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001a44:	e7fe      	b.n	8001a44 <BusFault_Handler+0x4>
 8001a46:	bf00      	nop

08001a48 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001a4c:	e7fe      	b.n	8001a4c <UsageFault_Handler+0x4>
 8001a4e:	bf00      	nop

08001a50 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001a84:	4a15      	ldr	r2, [pc, #84]	; (8001adc <SystemInit+0x5c>)
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <SystemInit+0x5c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001a90:	4912      	ldr	r1, [pc, #72]	; (8001adc <SystemInit+0x5c>)
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <SystemInit+0x5c>)
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <SystemInit+0x60>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001a9c:	4a0f      	ldr	r2, [pc, #60]	; (8001adc <SystemInit+0x5c>)
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <SystemInit+0x5c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001aa6:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001aaa:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001aac:	4a0b      	ldr	r2, [pc, #44]	; (8001adc <SystemInit+0x5c>)
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <SystemInit+0x5c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001ab8:	4a08      	ldr	r2, [pc, #32]	; (8001adc <SystemInit+0x5c>)
 8001aba:	4b08      	ldr	r3, [pc, #32]	; (8001adc <SystemInit+0x5c>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001ac2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <SystemInit+0x5c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001aca:	f000 f80d 	bl	8001ae8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <SystemInit+0x64>)
 8001ad0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ad4:	609a      	str	r2, [r3, #8]
#endif
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	88ffc00c 	.word	0x88ffc00c
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001af6:	4a41      	ldr	r2, [pc, #260]	; (8001bfc <SetSysClock+0x114>)
 8001af8:	4b40      	ldr	r3, [pc, #256]	; (8001bfc <SetSysClock+0x114>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b00:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001b02:	4b3e      	ldr	r3, [pc, #248]	; (8001bfc <SetSysClock+0x114>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d103      	bne.n	8001b20 <SetSysClock+0x38>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001b1e:	d1f0      	bne.n	8001b02 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001b20:	4b36      	ldr	r3, [pc, #216]	; (8001bfc <SetSysClock+0x114>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	e001      	b.n	8001b36 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001b32:	2300      	movs	r3, #0
 8001b34:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d15a      	bne.n	8001bf2 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001b3c:	4a30      	ldr	r2, [pc, #192]	; (8001c00 <SetSysClock+0x118>)
 8001b3e:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <SetSysClock+0x118>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001b48:	4a2d      	ldr	r2, [pc, #180]	; (8001c00 <SetSysClock+0x118>)
 8001b4a:	4b2d      	ldr	r3, [pc, #180]	; (8001c00 <SetSysClock+0x118>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f043 0302 	orr.w	r3, r3, #2
 8001b52:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001b54:	4a2a      	ldr	r2, [pc, #168]	; (8001c00 <SetSysClock+0x118>)
 8001b56:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <SetSysClock+0x118>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b60:	4a26      	ldr	r2, [pc, #152]	; (8001bfc <SetSysClock+0x114>)
 8001b62:	4b26      	ldr	r3, [pc, #152]	; (8001bfc <SetSysClock+0x114>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001b6c:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <SetSysClock+0x11c>)
 8001b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b72:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001b74:	bf00      	nop
 8001b76:	4b23      	ldr	r3, [pc, #140]	; (8001c04 <SetSysClock+0x11c>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0310 	and.w	r3, r3, #16
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f9      	bne.n	8001b76 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001b82:	4a1e      	ldr	r2, [pc, #120]	; (8001bfc <SetSysClock+0x114>)
 8001b84:	4b1d      	ldr	r3, [pc, #116]	; (8001bfc <SetSysClock+0x114>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	; (8001bfc <SetSysClock+0x114>)
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <SetSysClock+0x114>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001b92:	4a1a      	ldr	r2, [pc, #104]	; (8001bfc <SetSysClock+0x114>)
 8001b94:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <SetSysClock+0x114>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001b9a:	4a18      	ldr	r2, [pc, #96]	; (8001bfc <SetSysClock+0x114>)
 8001b9c:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <SetSysClock+0x114>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001ba4:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001ba6:	4a15      	ldr	r2, [pc, #84]	; (8001bfc <SetSysClock+0x114>)
 8001ba8:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <SetSysClock+0x114>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001bb0:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <SetSysClock+0x114>)
 8001bb4:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <SetSysClock+0x114>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bbc:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001bbe:	bf00      	nop
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <SetSysClock+0x114>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f9      	beq.n	8001bc0 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001bcc:	4a0b      	ldr	r2, [pc, #44]	; (8001bfc <SetSysClock+0x114>)
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <SetSysClock+0x114>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f023 0303 	bic.w	r3, r3, #3
 8001bd6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001bd8:	4a08      	ldr	r2, [pc, #32]	; (8001bfc <SetSysClock+0x114>)
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <SetSysClock+0x114>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f043 0303 	orr.w	r3, r3, #3
 8001be2:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001be4:	bf00      	nop
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <SetSysClock+0x114>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 030c 	and.w	r3, r3, #12
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d1f9      	bne.n	8001be6 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40023c00 	.word	0x40023c00
 8001c04:	40007000 	.word	0x40007000

08001c08 <__libc_init_array>:
 8001c08:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <__libc_init_array+0x3c>)
 8001c0a:	b570      	push	{r4, r5, r6, lr}
 8001c0c:	461e      	mov	r6, r3
 8001c0e:	4c0e      	ldr	r4, [pc, #56]	; (8001c48 <__libc_init_array+0x40>)
 8001c10:	2500      	movs	r5, #0
 8001c12:	1ae4      	subs	r4, r4, r3
 8001c14:	10a4      	asrs	r4, r4, #2
 8001c16:	42a5      	cmp	r5, r4
 8001c18:	d004      	beq.n	8001c24 <__libc_init_array+0x1c>
 8001c1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c1e:	4798      	blx	r3
 8001c20:	3501      	adds	r5, #1
 8001c22:	e7f8      	b.n	8001c16 <__libc_init_array+0xe>
 8001c24:	f000 f816 	bl	8001c54 <_init>
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <__libc_init_array+0x44>)
 8001c2a:	4c09      	ldr	r4, [pc, #36]	; (8001c50 <__libc_init_array+0x48>)
 8001c2c:	461e      	mov	r6, r3
 8001c2e:	1ae4      	subs	r4, r4, r3
 8001c30:	10a4      	asrs	r4, r4, #2
 8001c32:	2500      	movs	r5, #0
 8001c34:	42a5      	cmp	r5, r4
 8001c36:	d004      	beq.n	8001c42 <__libc_init_array+0x3a>
 8001c38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c3c:	4798      	blx	r3
 8001c3e:	3501      	adds	r5, #1
 8001c40:	e7f8      	b.n	8001c34 <__libc_init_array+0x2c>
 8001c42:	bd70      	pop	{r4, r5, r6, pc}
 8001c44:	08001c84 	.word	0x08001c84
 8001c48:	08001c84 	.word	0x08001c84
 8001c4c:	08001c84 	.word	0x08001c84
 8001c50:	08001c88 	.word	0x08001c88

08001c54 <_init>:
 8001c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c56:	bf00      	nop
 8001c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c5a:	bc08      	pop	{r3}
 8001c5c:	469e      	mov	lr, r3
 8001c5e:	4770      	bx	lr

08001c60 <_fini>:
 8001c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c62:	bf00      	nop
 8001c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c66:	bc08      	pop	{r3}
 8001c68:	469e      	mov	lr, r3
 8001c6a:	4770      	bx	lr
