<?xml version="1.0"?>

<!-- Trace subsystem setup attributes for device -->
<device id="Omap4430_ES2" value="0x1B85202F" mask="0xFFFFFFFF" HW_revision="1.0" XML_version="1.0">

	<FileVersion version="2.0.0.0" Copyright="Copyright (c) 2009 Texas Instruments"></FileVersion>
	
	<!-- Trace route topology. Every route entry specifies a soure to sink/pin route for a given source.
	Multiple routes shows multiple possible paths available for trace and user can select one for an 
	active debug session -->
			
	<trace_routes> 
		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module="MOD_ETB0"/>
			<pin module=""/>
		</route> 

		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module=""/>
			<pin module="MOD_DRM"/>
		</route>
		
	</trace_routes>

	<!-- Supported proc access mechanisms for the device -->
	<procs>
		<!-- Chiron System A9_0 -->
		<proc id="CortexA9_0" kind="cortex_axx" traceid="1">
			<identifier>
				<register id="REG_CTXA9_CP15_C0_MPIDR" address="REG_CTXA9_CP15_C0_MPIDR" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x80000000" />
			</identifier> 			
		</proc>

		<!-- Chiron System A9_1 -->
		<proc id="CortexA9_1" kind="cortex_axx" traceid="2">
			<identifier>
				<register id="REG_CTXA9_CP15_C0_MPIDR" address="REG_CTXA9_CP15_C0_MPIDR" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x80000001" />
			</identifier> 			
		</proc>

		<!-- Ducati System M3_1 -->
		<proc id="Cortex_M3_0" kind="cortex_mxx" traceid="3">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="0" />
			</identifier> 
			
		</proc>
	
		<!-- Ducati System M3_2 -->
		<proc id="Cortex_M3_1" kind="cortex_mxx" traceid="4">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="1" />
			</identifier> 
			
		</proc>
		
		<!-- IVA-HD System Arm9_0/ICONT0 -->
		<proc id="Arm9_0" kind="arm9xx" traceid="5">
			<identifier>
				<register id="" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="" />
			</identifier> 			
		</proc>

		<!-- IVA-HD System Arm9_1/ICONT1 -->
		<proc id="Arm9_1" kind="arm9xx" traceid="6">
			<identifier>
				<register id="" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="" />
			</identifier> 			
		</proc>
	
		<!-- IVA-HD System Tesla -->
		<proc id="C646x_0" kind="tms320c646x" traceid="7">			
		</proc>
		
		<!-- SYSTEM Trace ETB -->
		<proc id="CSETB_0" kind="cs_etb">
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x5c322000" />
			</identifier> 
			
		</proc>
				
		<!-- STM -->
		<proc id="CSSTM_0" kind="cs_stm">
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0xD4161000" />
			</identifier> 
		</proc >
		
		<!-- DAP PC access -->
		<proc id="CS_DAP_PC_0"  kind="cs_dap_pc">
			<identifier idvalue="" idregister="" />
		</proc>
		
	</procs>

	<!-- Available Trace sources for the device -->
	<sources>		
		<!-- System Trace source -->
		<source id="Cortex_M3_0" proc="Cortex_M3_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="Cortex_M3_1" proc="Cortex_M3_1" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="CortexA9_0" proc="CortexA9_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_A9_0"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="1"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_OMAP4.xml"/> 
				<characteristic id="DEV_CHAR_CTIFUNNUM" value="0x90001000"/> 
				<characteristic id="DEV_CHAR_CT_MOD_EXT" value="A9_0"/> 
				<characteristic id="DEV_CHAR_ETMPTM_BASEADDR" value="0x8000C000"/>
			</characteristics>
		</source>

		<source id="CortexA9_1" proc="CortexA9_1" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_A9_1"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="1"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_OMAP4.xml"/> 
				<characteristic id="DEV_CHAR_CTIFUNNUM" value="0x90001000"/> 
				<characteristic id="DEV_CHAR_CT_MOD_EXT" value="A9_1"/> 
				<characteristic id="DEV_CHAR_ETMPTM_BASEADDR" value="0x8000D000"/>
			</characteristics>
		</source>

		<source id="Arm9_0" proc="Arm9_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="Arm9_1" proc="Arm9_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="C646x_0" proc="C646x_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>
		
		<source id="CSSTM_0" proc="CSSTM_0" stmmaster = "true">
			<components>
				<component module="MOD_POWERPRO"/>
				<component module="MOD_CLOCKPRO"/>
				<component module="MOD_STMMASTERS_CONTROL"/>
				<component module="MOD_SWMASTER0"/>
				<component module="MOD_OCPWP0"/>
				<component module="MOD_SMSET"/>
				<component module="MOD_SC"/>
				<component module="MOD_CONFIGINFO"/>
				<component module="MOD_PREPROCESS"/>
			</components> 
			<characteristics>
				<characteristic id="CHAR_MAXEXPORTFREQMHZ" value="83"/>
				<characteristic id="DEV_CHAR_STMTYPE" value="2"/>
				<characteristic id="DEV_CHAR_STM_BASEADDRESS" value="0xD4161000"/>
				<characteristic id="DEV_CHAR_STM_CM_BASEADDRESS" value="0x4A307A00"/>
				<characteristic id="DEV_CHAR_STM_SW_MASTER_DEFAULT" value="0x10204400"/>
				<characteristic id="DEV_CHAR_STM_HW_MASTER_DEFAULT" value="0xF4FCF8E0"/>
				<characteristic id="DEV_CHAR_STM_SC_MASTER_SHIFT" value="true"/>
			</characteristics>
		</source>

	</sources> 

	<!-- Available modules asscoiated with various modules in the device -->
	<modules> 
				
		<!-- SM module associated with System Trace -->
		<module id="MOD_STMMASTERS_CONTROL" kind="swmctrl" proc="CSSTM_0" version="1.0" >
			<characteristics>				
				<characteristic id="SWMSCTRL_TESLA" description="SW Master Control for  Tesla?" value="Teslae_None,Teslae_CPU0"/> 
				<characteristic id="SWMSCTRL_IVAHD0" description="SW Master Control for IVA-HD 0?" value="IVAHD0_None,IVAHD0_CPU0"/>
				<characteristic id="SWMSCTRL_IVAHD1" description="SW Master Control for IVA-HD 1?" value="IVAHD1_None,IVAHD1_CPU1"/>
				<characteristic id="SWMSCTRL_DUCATI" description="SW Master Control for Ducati?" value="Ducati_None,Ducati_CPU0,Ducati_CPU1"/>
				<characteristic id="SWMSCTRL_CHIRON" description="SW Master Control for Chiron?" value="Chiron_None,Chiron_CPU0"/>
								
			</characteristics> 
			
			<mapping id="value.username">
				<map value="Chiron_None" username="None"/>
				<map value="Chiron_CPU0" username="CPU0"/>
				<map value="Chiron_CPU1" username="CPU1"/>
				<map value="Chiron_Either" username="Either"/>
				<!-- Add more...-->
			</mapping>
			
			<mapping id="value.swmasterid">
				<map value="Chiron_None" swmasterid="0x0??"/>
				<map value="Chiron_CPU0" swmasterid="0x0??"/>
				<map value="Chiron_CPU1" swmasterid="0x0??"/>
				<map value="Chiron_Either" swmasterid="0x0??"/>
				<!-- Add more...-->
			</mapping>
		
		<mapping id="value.coreidmask">
				<map value="Chiron_None" coreidmask="0x0??"/>
				<map value="Chiron_CPU0" coreidmask="0x0??"/>
				<map value="Chiron_CPU1" coreidmask="0x0??"/>
				<map value="Chiron_Either" coreidmask="0x0??"/>
				<!-- Add more...-->
			</mapping>
			
		</module>	
		
		<module id="MOD_SWMASTER0" kind="STM" proc="CSSTM_0" version="2.0" >
			<registers>
				<register id="ATB_CONFIG" address="0xD4161044" page="0" addrunit="4" width="32" type="mem" />		
				<register id="ATB_POINTER" address="0xD4161048" page="0" addrunit="4" width="32" type="mem" />		
			</registers>

			<mapping id="masterid.name">
				<map masterid="0x00" name="Chiron_CortexA9_0"/>			
				<map masterid="0x01" name="Chiron_CortexA9_1"/>		
				<map masterid="0x20" name="IVA-HD_TESLA"/>														
				<map masterid="0x44" name="Ducati_CortexM3_0"/>
				<map masterid="0x45" name="Ducati_CortexM3_1"/>				
				<map masterid="0x78" name="IVA-HD_ICONT0"/>						
				<map masterid="0x7C" name="IVA-HD_ICONT1"/>						
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="CortexA9_0"/>
				<map masterid="0x01" proc="CortexA9_1"/>
				<map masterid="0x20" proc="C646x_0"/>
				<map masterid="0x44" proc="Cortex_M3_0"/>
				<map masterid="0x45" proc="Cortex_M3_1"/>		
				<map masterid="0x78" proc="Arm9_0"/>
				<map masterid="0x7c" proc="Arm9_1"/>						
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitSoftwareMessage"/>
			</mapping>
		
		</module>	
				
		<module id="MOD_PREPROCESS" kind="STM" proc="CSSTM_0" version="2.0" >
			<mapping id="masterid.name">
				<map masterid="0x00" name="Chiron_CortexA9_0"/>			
				<map masterid="0x01" name="Chiron_CortexA9_1"/>		
				<map masterid="0x20" name="IVA-HD_TESLA"/>
				<map masterid="0x44" name="Ducati_CortexM3_0"/>
				<map masterid="0x45" name="Ducati_CortexM3_1"/>	
				<map masterid="0x78" name="IVA-HD_ICONT0"/>						
				<map masterid="0x7C" name="IVA-HD_ICONT1"/>						
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="CortexA9_0"/>
				<map masterid="0x01" proc="CortexA9_1"/>
				<map masterid="0x20" proc="C646x_0"/>
				<map masterid="0x44" proc="Cortex_M3_0"/>
				<map masterid="0x45" proc="Cortex_M3_1"/>		
				<map masterid="0x78" proc="Arm9_0"/>
				<map masterid="0x7c" proc="Arm9_1"/>
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitPreprocessor"/>
			</mapping>
		</module>	

		<!-- OCPWP module associated with System Trace -->
		<module id="MOD_OCPWP0" kind="ocpwp" proc="CSSTM_0" version="1.0" >
			<registers>
				<register id="TFCR0" address="0x4A102030" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR1" address="0x4A102034" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR2" address="0x4A102038" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR3" address="0x4A10203c" page="0" addrunit="1" width="32" type="mem" />		
			</registers>
			
			<!-- Reverse lookup for UBM/AET database using key -->
			<characteristics>
				<characteristic id="CONTROL_EVENT" value="true"/>
				<characteristic id="CONTROL_DATA " value="true"/>
			</characteristics>
		
			<!-- Reverse lookup for UBM/AET database using key -->
			<mapping id="eventbit.name">
				<map eventbit="1" name="Interrupt"/>
				<map eventbit="2" name="DMA Stop"/>
			</mapping>			
			
			<mapping id="masterid.name">
				<map masterid="0xE4" name="OCPWP_PROBE0"/>
				<map masterid="0xE5" name="OCPWP_PROBE1"/>
				<map masterid="0xE6" name="OCPWP_PROBE2"/>
				<map masterid="0xE7" name="OCPWP_PROBE3"/>			
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xE4" width="64"/>
				<map masterid="0xE5" width="64"/>
				<map masterid="0xE6" width="64"/>
				<map masterid="0xE7" width="64"/>
			</mapping>

			<mapping id="probeid.address">
				<map probeid="0x0" address="0x0"/>
				<map probeid="0x1" address="0x0"/>
				<map probeid="0x2" address="0x48000000"/>
				<map probeid="0x3" address="0x4A000000"/>
				<map probeid="0x4" address="0x0"/>
				<map probeid="0x5" address="0x0"/>
			</mapping>


			<mapping id="probeid.name">
				<map probeid="0x0" name="Invalid Probe"/>
				<map probeid="0x1" name="GPMC"/>
				<map probeid="0x2" name="L4_PER"/>
				<map probeid="0x3" name="L4_CFG"/>
				<map probeid="0x4" name="DMM1"/>
				<map probeid="0x5" name="DMM2"/>
			</mapping>
			
			<mapping id="event.name">
				<map event="0x0" name="ARM9_DATA"/>
			</mapping>
			
			<mapping id="event.type">
				<map event="0x0" type="initiator"/>
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*" decoder="OCPDecoderUnitH08"/>
			</mapping>

		</module> 

		<!-- ETB module associated with C55x+ DSP-->
		<module id="MOD_ETB0" kind="cs_etb" proc="CSETB_0" version="2.0" >
			<registers>
				<register id="ID" address="ETBCS_ID"  page="" addrunit="1" width="32" type="reg"/>		
				<register id="RDP" address="ETBCS_RDP" page="" addrunit="1" width="32" type="reg"/>		
				<register id="STS" address="ETBCS_STS" page="" addrunit="1" width="32" type="reg"/>		
				<register id="RRD" address="ETBCS_RRD" page="" addrunit="1" width="32" type="reg"/>
				<register id="RRP" address="ETBCS_RRP" page="" addrunit="1" width="32" type="reg"/>
				<register id="RWD" address="ETBCS_RWD" page="" addrunit="1" width="32" type="reg"/>
				<register id="RWP" address="ETBCS_RWP" page="" addrunit="1" width="32" type="reg"/>						
				<register id="TRG" address="ETBCS_TRG" page="" addrunit="1" width="32" type="reg"/>		
				<register id="CTL" address="ETBCS_CTL" page="" addrunit="1" width="32" type="reg"/>		
				<register id="FFSR" address="ETBCS_FFSR" page="" addrunit="1" width="32" type="reg"/>
				<register id="FFCR" address="ETBCS_FFCR" page="" addrunit="1" width="32" type="reg"/>
				<register id="LOCK" address="ETBCS_LOCK_ACCESS" page="" addrunit="1" width="32" type="reg"/>
				<register id="LOCK_STATUS" address="ETBCS_LOCK_STATUS" page="" addrunit="1" width="32" type="reg"/>
			</registers>
			
			<characteristics>
				<characteristic id="DEV_CHAR_FFCRDISABLE" value="0"/>
			</characteristics> 
			
		</module>



		<!-- Clock Profiler module associated with System Trace -->

		<module id="MOD_CLOCKPRO" kind="clockpro" proc="CSSTM_0" version="1.0" >
			<registers>
				<register id="TFCR0" address="0x4A102030" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR1" address="0x4A102034" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR2" address="0x4A102038" page="0" addrunit="1" width="32" type="mem" />		
				<register id="TFCR3" address="0x4A10203c" page="0" addrunit="1" width="32" type="mem" />		
			</registers>
			
			<!-- Reverse lookup for UBM/AET database using key -->
			<characteristics>
				<characteristic id="CONTROL_EVENT" value="true"/>
				<characteristic id="CONTROL_DATA " value="true"/>
			</characteristics>




		    <!-- MasterId ^ ClassStartingIndex (Class Name)  ^ ClassEndingIndex ^ Master ID Name -->
			<mapping id="cmmasterclassmapping.name">
				<map cmmasterclassmapping="1" name="f8^0^11^CM1"/>
				<map cmmasterclassmapping="2" name="fc^12^21^CM2"/>
				<map cmmasterclassmapping="3" name="f4^22^25^PM"/>				
			</mapping>


			<!-- Lookup for CM Event Class Names (m_sClassNames[ClassIndex]) -->
			<!-- ClassNames ^ ModuleEventId (Id in D8 data) ^ ModuleMapping (index to listing below) ^ SwapClassAndDomain columns in output -->

			<mapping id="cmeventclass.name">
				<map cmeventclass="0" name="Clock Domain State^0^0^0"/>
				<map cmeventclass="1" name="Clock frequency divider ratio update^1^1^0"/>
				<map cmeventclass="2" name="Clock source selection update^3^2^0"/>
				<map cmeventclass="3" name="CORE^16^3^1"/>
				<map cmeventclass="4" name="MPU^17^14^1"/>
				<map cmeventclass="5" name="IVA^18^15^1"/>
				<map cmeventclass="6" name="ABE^19^16^1"/>
				<map cmeventclass="7" name="DDRPHY^20^17^1"/>
				<map cmeventclass="8" name="Target activity^32^7^0"/>
				<map cmeventclass="9" name="Target activity^33^8^0"/>
				<map cmeventclass="10" name="Initiator activity^34^9^0"/>
				<map cmeventclass="11" name="Initiator activity^35^10^0"/>
				<map cmeventclass="12" name="Clock Domain State^0^4^0"/>
				<map cmeventclass="13" name="Clock frequency divider ratio update^1^5^0"/>
				<map cmeventclass="14" name="Clock source selection update^3^6^0"/>
				<map cmeventclass="15" name="PER^16^3^1"/>
				<map cmeventclass="16" name="USB^17^18^1"/>
				<map cmeventclass="17" name="UNIPRO^18^19^1"/>
				<map cmeventclass="18" name="Target activity^32^11^0"/>
				<map cmeventclass="19" name="Target activity^33^12^0"/>
				<map cmeventclass="20" name="Initiator activity^34^13^0"/>
				<map cmeventclass="21" name="Initiator activity^35^14^0"/>
				<map cmeventclass="22" name="Logic Voltage OPP^0^20^0"/>
				<map cmeventclass="23" name="Memory Voltage OPP^1^21^0"/>
				<map cmeventclass="24" name="Logic Power State^2^22^0"/>
				<map cmeventclass="25" name="Memory Power State^3^23^0"/>
			</mapping>		


			<!-- Lookup for clk domain state Names (m_sModuleStrings[ClassIndex]) Size:m_NumberOfModules[ClassIndex]-->
			<mapping id="modulesclass0.name">
				<map modulesclass0="1" name="MPU DPLL^State^1^1^0"/>
				<map modulesclass0="2" name="TESLA ROOT CLK^State^1^1^0"/>
				<map modulesclass0="3" name="ABE 24M GFCLK^State^1^1^0"/>
				<map modulesclass0="4" name="ABE ALWON 32K^State^1^1^0"/>
				<map modulesclass0="5" name="ABE SYSCLK^State^1^1^0"/>
				<map modulesclass0="6" name="FUNC 24M GFCK^State^1^1^0"/>
				<map modulesclass0="7" name="ABE OCP GICLK^State^1^1^0"/>
				<map modulesclass0="8" name="ABE X2 CLK^State^1^1^0"/>
				<map modulesclass0="9" name="L4 ALWON ICLK^State^1^1^0"/>
			</mapping>	



			<!-- Lookup for clk freq divider ratio Names -->
			<mapping id="modulesclass1.name">
				<map modulesclass1="1" name="CLKSEL OPP^Value^2^8^0"/>
				<map modulesclass1="2" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="3" name="BYPCLK DPLL MPU^Value^2^9^0"/>
				<map modulesclass1="4" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="5" name="BYPCLK DPLL IVA^Value^2^10^0"/>
				<map modulesclass1="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="7" name="ABE AESS^Value^1^11^0"/>
			</mapping>	


			<!-- Lookup for clk source selection update names -->
			<mapping id="modulesclass2.name">
				<map modulesclass2="1" name="CORE L4^Value^1^12^0"/>
				<map modulesclass2="2" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="3" name="CORE L3^Value^1^13^0"/>
				<map modulesclass2="4" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="5" name="CORE^Value^1^14^0"/>
				<map modulesclass2="6" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="7" name="DPLL CORE^Value^1^15^0"/>
			</mapping>	


			<!-- Lookup for CORE dpll settings update names -->
			<mapping id="modulesclass3.name">
				<map modulesclass3="0" name="DPLL Status^State^1^2^0"/>
				<map modulesclass3="1" name="DPLL Status^State^1^3^0"/>
				<map modulesclass3="2" name="DPLL Status^State^1^4^0"/>
				<map modulesclass3="3" name="DPLL Status^State^1^5^0"/>
				<map modulesclass3="4" name="DPLL Status^State^1^6^0"/>
				<map modulesclass3="5" name="DPLL Status^State^1^7^0"/>
				<map modulesclass3="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass3="7" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass3="8" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass3="9" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass3="10" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass3="11" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass3="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass3="13" name="DPLL Setting M3^Value^5^0^0"/>
				<map modulesclass3="14" name="---RESERVED---^Value^19^0^0"/>
				<map modulesclass3="15" name="DPLL Setting HS-DIV1^Value^5^0^0"/>
				<map modulesclass3="16" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass3="17" name="DPLL Setting HS-DIV2^Value^5^0^0"/>
				<map modulesclass3="18" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass3="19" name="DPLL Setting HS-DIV3^Value^5^0^0"/>
				<map modulesclass3="20" name="---RESERVED---^State^3^0^0"/>
				<map modulesclass3="21" name="DPLL Setting HS-DIV4^Value^5^0^0"/>
			</mapping>	


			<!-- Lookup for clk domain state 2 names -->
			<mapping id="modulesclass4.name">
				<map modulesclass4="0" name="L3 1^State^1^1^0"/>
				<map modulesclass4="1" name="L3 2^State^1^1^0"/>
				<map modulesclass4="2" name="DUCATI^State^1^1^0"/>
				<map modulesclass4="3" name="L3 DMA^State^1^1^0"/>
				<map modulesclass4="4" name="ASYNC PHY2^State^1^1^0"/>
				<map modulesclass4="5" name="ASYNC PHY1^State^1^1^0"/>
				<map modulesclass4="6" name="ASYNC DLL^State^1^1^0"/>
				<map modulesclass4="7" name="PHY ROOT^State^1^1^0"/>
				<map modulesclass4="8" name="DLL^State^1^1^0"/>
				<map modulesclass4="9" name="L3 EMIF^State^1^1^0"/>
				<map modulesclass4="10" name="L4 D2D^State^1^1^0"/>
				<map modulesclass4="11" name="L3 D2D^State^1^1^0"/>
				<map modulesclass4="12" name="L4 CONFIG^State^1^1^0"/>
				<map modulesclass4="13" name="IVAHD ROOT^State^1^1^0"/>
				<map modulesclass4="14" name="FDIF^State^1^1^0"/>
				<map modulesclass4="15" name="ISS^State^1^1^0"/>
				<map modulesclass4="16" name="DSS ALWON SYS^State^1^1^0"/>
				<map modulesclass4="17" name="DSS^State^1^1^0"/>
				<map modulesclass4="18" name="L3 DSS^State^1^1^0"/>
				<map modulesclass4="19" name="SGX^State^1^1^0"/>
				<map modulesclass4="20" name="L3 GFX^State^1^1^0"/>
				<map modulesclass4="21" name="UTMI ROOT^State^1^1^0"/>
				<map modulesclass4="22" name="INIT HSMMC 6^State^1^1^0"/>
				<map modulesclass4="23" name="INIT HSMMC 2^State^1^1^0"/>
				<map modulesclass4="24" name="INIT HSMMC 1^State^1^1^0"/>
				<map modulesclass4="25" name="INIT HIS^State^1^1^0"/>
				<map modulesclass4="26" name="USB DPLL HS^State^1^1^0"/>
				<map modulesclass4="27" name="USB DPLL^State^1^1^0"/>
				<map modulesclass4="28" name="INIT 48MC^State^1^1^0"/>
				<map modulesclass4="29" name="INIT 48M^State^1^1^0"/>
				<map modulesclass4="30" name="INIT 96M^State^1^1^0"/>
				<map modulesclass4="31" name="EMAC 50MHZ^State^1^1^0"/>
				<map modulesclass4="32" name="INIT L4^State^1^1^0"/>
				<map modulesclass4="33" name="INIT L3^State^1^1^0"/>
				<map modulesclass4="34" name="PER ABE 24M^State^1^1^0"/>
				<map modulesclass4="35" name="PER SYS^State^1^1^0"/>
				<map modulesclass4="36" name="PER 96M^State^1^1^0"/>
				<map modulesclass4="37" name="PER 48M^State^1^1^0"/>
				<map modulesclass4="38" name="PER 24MC^State^1^1^0"/>
				<map modulesclass4="39" name="FUNC 12M^State^1^1^0"/>
				<map modulesclass4="40" name="PER L4^State^1^1^0"/>
				<map modulesclass4="41" name="UNIPRO DPLL^State^1^1^0"/>
			</mapping>	
	

			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass5.name">
				<map modulesclass5="0" name="SCALE FCLK^Value^1^16^0"/>
				<map modulesclass5="1" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass5="2" name="CAM FDIF^Value^2^17^0"/>
				<map modulesclass5="3" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass5="4" name="GFX PER 192M^Value^2^18^0"/>
			</mapping>	

			<!-- Lookup for clk source selection update 2 names -->
			<mapping id="modulesclass6.name">
				<map modulesclass6="1" name="DUCATI ISS ROOT^Value^1^19^0"/>
				<map modulesclass6="2" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="3" name="USB 60MHZ^Value^1^20^0"/>
				<map modulesclass6="4" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="5" name="PER DPLL BYP^Value^1^21^0"/>
				<map modulesclass6="6" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="7" name="USB DPLL BYP^Value^1^22^0"/>
				<map modulesclass6="8" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="9" name="GFX^Value^1^23^0"/>
				<map modulesclass6="10" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="11" name="MMC1^Value^1^24^0"/>
				<map modulesclass6="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="13" name="MMC2^Value^1^25^0"/>
				<map modulesclass6="14" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="15" name="HSI^Value^1^26^0"/>
			</mapping>	



			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass7.name">
				<map modulesclass7="0" name="DMIC^Value^8^0^0"/>
				<map modulesclass7="1" name="AUDIO^Value^8^0^0"/>
				<map modulesclass7="2" name="MCASP^Value^8^0^0"/>
				<map modulesclass7="3" name="MCBSP1^Value^8^0^0"/>
				<map modulesclass7="4" name="MCBSP2^Value^8^0^0"/>
				<map modulesclass7="5" name="MCBSP3^Value^8^0^0"/>
				<map modulesclass7="6" name="PDM^Value^8^0^0"/>
				<map modulesclass7="7" name="SLIMBUS^Value^8^0^0"/>
			</mapping>	


			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass8.name">
				<map modulesclass8="0" name="DMIC^Value^4^0^0"/>
				<map modulesclass8="1" name="AUDIO^Value^4^0^0"/>
				<map modulesclass8="2" name="MCASP^Value^4^0^0"/>
				<map modulesclass8="3" name="MCBSP1^Value^4^0^0"/>
				<map modulesclass8="4" name="MCBSP2^Value^4^0^0"/>
				<map modulesclass8="5" name="MCBSP3^Value^4^0^0"/>
				<map modulesclass8="6" name="PDM^Value^4^0^0"/>
				<map modulesclass8="7" name="SLIMBUS^Value^4^0^0"/>
				<map modulesclass8="8" name="TIMERS^Value^4^0^0"/>
			</mapping>	
	
			
			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass9.name">
				<map modulesclass9="0" name="AESS^Value^8^0^0"/>
				<map modulesclass9="1" name="TESLA^Value^8^0^0"/>
				<map modulesclass9="2" name="Cortex-A9 (Core 0)^Value^8^0^0"/>
				<map modulesclass9="3" name="Cortex-A9 (Core 1)^Value^8^0^0"/>
			</mapping>	


			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass10.name">
				<map modulesclass10="0" name="AESS^Value^4^0^0"/>
				<map modulesclass10="1" name="TESLA^Value^4^0^0"/>
				<map modulesclass10="2" name="Cortex-A9 (Core 0)^Value^4^0^0"/>
				<map modulesclass10="3" name="Cortex-A9 (Core1)^Value^4^0^0"/>
			</mapping>


			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass11.name">
				<map modulesclass11="0" name="DMM^Value^4^0^0"/>
				<map modulesclass11="1" name="EMIF1^Value^4^0^0"/>
				<map modulesclass11="2" name="EMIF2^Value^4^0^0"/>
				<map modulesclass11="3" name="EMIF FW^Value^4^0^0"/>
				<map modulesclass11="4" name="GPMC^Value^4^0^0"/>
				<map modulesclass11="5" name="HW SEM^Value^4^0^0"/>
				<map modulesclass11="6" name="L3 (2)^Value^4^0^0"/>
				<map modulesclass11="7" name="L3 (3)^Value^4^0^0"/>
				<map modulesclass11="8" name="L3 (1)^Value^4^0^0"/>
				<map modulesclass11="9" name="L4 CFG^Value^4^0^0"/>
				<map modulesclass11="10" name="MODEM^Value^4^0^0"/>
				<map modulesclass11="11" name="OCMC RAM^Value^4^0^0"/>
				<map modulesclass11="12" name="SL2^Value^4^0^0"/>
				<map modulesclass11="13" name="USB TLL^Value^4^0^0"/>
				<map modulesclass11="14" name="SECURITY^Value^4^0^0"/>
				<map modulesclass11="15" name="DMTIMER - GPIO^Value^4^0^0"/>
				<map modulesclass11="16" name="HECC^Value^4^0^0"/>
				<map modulesclass11="17" name="I2C^Value^4^0^0"/>
				<map modulesclass11="18" name="L4PER^Value^4^0^0"/>
				<map modulesclass11="19" name="MCASP^Value^4^0^0"/>
				<map modulesclass11="20" name="MCBSP^Value^4^0^0"/>
				<map modulesclass11="21" name="MCSPI^Value^4^0^0"/>
				<map modulesclass11="22" name="MMC SD^Value^4^0^0"/>
				<map modulesclass11="23" name="MSPRO^Value^4^0^0"/>
				<map modulesclass11="24" name="SLIMBUS^Value^4^0^0"/>
				<map modulesclass11="25" name="UART^Value^4^0^0"/>
			</mapping>	



			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass12.name">
				<map modulesclass12="0" name="FDIF^Value^8^0^0"/>
				<map modulesclass12="1" name="ISS^Value^8^0^0"/>
				<map modulesclass12="2" name="DUCATI^Value^8^0^0"/>
				<map modulesclass12="3" name="SDMA^Value^8^0^0"/>
				<map modulesclass12="4" name="DSS^Value^8^0^0"/>
				<map modulesclass12="5" name="GFX^Value^8^0^0"/>
				<map modulesclass12="6" name="IVAHD^Value^8^0^0"/>
				<map modulesclass12="7" name="CCPTX^Value^8^0^0"/>
				<map modulesclass12="8" name="EMAC^Value^8^0^0"/>
				<map modulesclass12="9" name="HSI^Value^8^0^0"/>
				<map modulesclass12="10" name="MMC1^Value^8^0^0"/>
				<map modulesclass12="11" name="MMC2^Value^8^0^0"/>
				<map modulesclass12="12" name="MMC6^Value^8^0^0"/>
				<map modulesclass12="13" name="PCIESS^Value^8^0^0"/>
				<map modulesclass12="14" name="UNIPRO1^Value^8^0^0"/>
				<map modulesclass12="15" name="USBHOSTFS^Value^8^0^0"/>
				<map modulesclass12="16" name="USBHOSTHS^Value^8^0^0"/>
				<map modulesclass12="17" name="USBOTG^Value^8^0^0"/>
				<map modulesclass12="18" name="XHPI^Value^8^0^0"/>
				<map modulesclass12="19" name="CRYPTO DMA^Value^8^0^0"/>
				<map modulesclass12="20" name="SAD2D^Value^8^0^0"/>
			</mapping>	


			<!-- Lookup for clk freq divide ratio 2 names -->
			<mapping id="modulesclass13.name">
				<map modulesclass13="0" name="FDIF^Value^4^0^0"/>
				<map modulesclass13="1" name="ISS^Value^4^0^0"/>
				<map modulesclass13="2" name="DUCATI^Value^4^0^0"/>
				<map modulesclass13="3" name="SAD2D^Value^4^0^0"/>
				<map modulesclass13="4" name="SDMA^Value^4^0^0"/>
				<map modulesclass13="5" name="DSS^Value^4^0^0"/>
				<map modulesclass13="6" name="GFX^Value^4^0^0"/>
				<map modulesclass13="7" name="IVAHD^Value^4^0^0"/>
				<map modulesclass13="8" name="CCPTX^Value^4^0^0"/>
				<map modulesclass13="9" name="EMAC^Value^4^0^0"/>
				<map modulesclass13="10" name="HIS^Value^4^0^0"/>
				<map modulesclass13="11" name="MMC1^Value^4^0^0"/>
				<map modulesclass13="12" name="MMC2^Value^4^0^0"/>
				<map modulesclass13="13" name="MMC6^Value^4^0^0"/>
				<map modulesclass13="14" name="PCIESS^Value^4^0^0"/>
				<map modulesclass13="15" name="UNIPRO1^Value^4^0^0"/>
				<map modulesclass13="16" name="USBOTGFS^Value^4^0^0"/>
				<map modulesclass13="17" name="USBHOST^Value^4^0^0"/>
				<map modulesclass13="18" name="USBOTG^Value^4^0^0"/>
				<map modulesclass13="19" name="XHPI^Value^4^0^0"/>
			</mapping>	



			<!-- Lookup for MPU dpll settings update names -->
			<mapping id="modulesclass14.name">
				<map modulesclass14="0" name="DPLL Status^State^1^2^0"/>
				<map modulesclass14="1" name="DPLL Status^State^1^3^0"/>
				<map modulesclass14="2" name="DPLL Status^State^1^4^0"/>
				<map modulesclass14="3" name="DPLL Status^State^1^5^0"/>
				<map modulesclass14="4" name="DPLL Status^State^1^6^0"/>
				<map modulesclass14="5" name="DPLL Status^State^1^7^0"/>
				<map modulesclass14="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass14="7" name="DPLL Settings N^Value^7^0^0"/>
				<map modulesclass14="8" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass14="9" name="DPLL Settings M^Value^11^0^0"/>
				<map modulesclass14="10" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass14="11" name="DPLL Settings M2^Value^5^0^0"/>
				<map modulesclass14="12" name="---RESERVED---^State^3^0^0"/>
				<map modulesclass14="13" name="---RESERVED---^State^5^0^0"/>
				<map modulesclass14="14" name="---RESERVED---^State^19^0^0"/>
				<map modulesclass14="15" name="---RESERVED---^State^5^0^0"/>
				<map modulesclass14="16" name="---RESERVED---^State^3^0^0"/>
				<map modulesclass14="17" name="---RESERVED---^State^5^0^0"/>
				<map modulesclass14="18" name="---RESERVED---^State^3^0^0"/>
				<map modulesclass14="19" name="---RESERVED---^State^5^0^0"/>
				<map modulesclass14="20" name="---RESERVED---^State^3^0^0"/>
				<map modulesclass14="21" name="---RESERVED---^State^5^0^0"/>
			</mapping>

			<!-- Lookup for IVA dpll settings update names -->
			<mapping id="modulesclass15.name">
				<map modulesclass15="0" name="DPLL Status^State^1^2^0"/>
				<map modulesclass15="1" name="DPLL Status^State^1^3^0"/>
				<map modulesclass15="2" name="DPLL Status^State^1^4^0"/>
				<map modulesclass15="3" name="DPLL Status^State^1^5^0"/>
				<map modulesclass15="4" name="DPLL Status^State^1^6^0"/>
				<map modulesclass15="5" name="DPLL Status^State^1^7^0"/>
				<map modulesclass15="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass15="7" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass15="8" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass15="9" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass15="10" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass15="11" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass15="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass15="13" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass15="14" name="---RESERVED---^Value^19^0^0"/>
				<map modulesclass15="15" name="DPLL Setting HS-DIV1^Value^5^0^0"/>
				<map modulesclass15="16" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass15="17" name="DPLL Setting HS-DIV2^Value^5^0^0"/>
				<map modulesclass15="18" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass15="19" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass15="20" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass15="21" name="---RESERVED---^Value^5^0^0"/>
			</mapping>	


			<!-- Lookup for ABE dpll settings update names -->
			<mapping id="modulesclass16.name">
				<map modulesclass16="0" name="DPLL Status^State^1^2^0"/>
				<map modulesclass16="1" name="DPLL Status^State^1^3^0"/>
				<map modulesclass16="2" name="DPLL Status^State^1^4^0"/>
				<map modulesclass16="3" name="DPLL Status^State^1^5^0"/>
				<map modulesclass16="4" name="DPLL Status^State^1^6^0"/>
				<map modulesclass16="5" name="DPLL Status^State^1^7^0"/>
				<map modulesclass16="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass16="7" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass16="8" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass16="9" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass16="10" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass16="11" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass16="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass16="13" name="DPLL Setting M3^Value^5^0^0"/>
				<map modulesclass16="14" name="---RESERVED---^Value^19^0^0"/>
				<map modulesclass16="15" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass16="16" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass16="17" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass16="18" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass16="19" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass16="20" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass16="21" name="---RESERVED---^Value^5^0^0"/>
			</mapping>	


			<!-- Lookup for DDRPHY settings update names -->
			<mapping id="modulesclass17.name">
				<map modulesclass17="0" name="DPLL Status^State^1^2^0"/>
				<map modulesclass17="1" name="DPLL Status^State^1^3^0"/>
				<map modulesclass17="2" name="DPLL Status^State^1^4^0"/>
				<map modulesclass17="3" name="DPLL Status^State^1^5^0"/>
				<map modulesclass17="4" name="DPLL Status^State^1^6^0"/>
				<map modulesclass17="5" name="DPLL Status^State^1^7^0"/>
				<map modulesclass17="6" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass17="7" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass17="8" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	


			<!-- Lookup for CM2 USB dpll settings update names -->
			<mapping id="modulesclass18.name">
				<map modulesclass18="0" name="---RESERVED---^State^6^0^0"/>
				<map modulesclass18="1" name="---RESERVED---^State^2^0^0"/>
				<map modulesclass18="2" name="DPLL Setting N^Value^8^0^0"/>
				<map modulesclass18="4" name="DPLL Setting M^Value^12^0^0"/>
				<map modulesclass18="5" name="---RESERVED---^Value^4^0^0"/>
				<map modulesclass18="6" name="DPLL Setting M2^Value^7^0^0"/>
				<map modulesclass18="7" name="---RESERVED---^Value^25^0^0"/>
				<map modulesclass18="8" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	


			<!-- Lookup for CM2 UNIPRO dpll settings update names -->
			<mapping id="modulesclass19.name">
				<map modulesclass19="0" name="---RESERVED---^Value^6^0^0"/>
				<map modulesclass19="1" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass19="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass19="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass19="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass19="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass19="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass19="7" name="---RESERVED---^Value^25^0^0"/>
				<map modulesclass19="8" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	



			<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->

			<!-- Lookup for Logic Voltage Domain OPP Change -->
			<mapping id="modulesclass20.name">
				<map modulesclass20="0" name="MPU voltage domain (mVolts)^Value^8^20^1"/>
				<map modulesclass20="1" name="---RESERVED---^Value^8^0^0"/>
				<map modulesclass20="2" name="IVA volatge domain (mVolts)^Value^8^20^1"/>
				<map modulesclass20="3" name="---RESERVED---^Value^8^0^0"/>				
				<map modulesclass20="4" name="CORE volatge domain (mVolts)^Value^8^20^1"/>
			</mapping>	


			<!-- Lookup for Memory Voltage Domain OPP Change -->
			<mapping id="modulesclass21.name">
				<map modulesclass21="0" name="SRAM MPU^State^1^21^0"/>
				<map modulesclass21="1" name="---RESERVED---^State^7^0^0"/>				
				<map modulesclass21="2" name="SRAM IVA^State^1^21^0"/>
				<map modulesclass21="3" name="---RESERVED---^State^7^0^0"/>						
				<map modulesclass21="4" name="SRAM CORE^State^1^21^0"/>
			</mapping>	


			<!-- Lookup for Logic Power Domain State Change -->
			<mapping id="modulesclass22.name">
				<map modulesclass22="0" name="MPU^State^2^22^0"/>
				<map modulesclass22="1" name="Cortex-A9-C0^State^2^22^0"/>
				<map modulesclass22="2" name="Cortex-A9-C1^State^2^22^0"/>
				<map modulesclass22="3" name="TESLA^State^2^22^0"/>
				<map modulesclass22="4" name="ABE^State^2^22^0"/>
				<map modulesclass22="5" name="CORE^State^2^22^0"/>
				<map modulesclass22="6" name="IVAHD^State^2^22^0"/>
				<map modulesclass22="7" name="CAM^State^2^22^0"/>
				<map modulesclass22="8" name="DSS^State^2^22^0"/>
				<map modulesclass22="9" name="GFX^State^2^22^0"/>
				<map modulesclass22="10" name="L3INT^State^2^22^0"/>
				<map modulesclass22="11" name="L4PER^State^2^22^0"/>
				<map modulesclass22="12" name="CEFUSE^State^2^22^0"/>
			</mapping>			
			

			<!-- Lookup for Memory Power Domain State Change -->
			<mapping id="modulesclass23.name">
				<map modulesclass23="0" name="MPU RAM^State^2^22^0"/>
				<map modulesclass23="1" name="MPU L2^State^2^22^0"/>
				<map modulesclass23="2" name="MPU L1^State^2^22^0"/>
				<map modulesclass23="3" name="CHIRON M1^State^2^22^0"/>
				<map modulesclass23="4" name="CHIRON M2^State^2^22^0"/>
				<map modulesclass23="5" name="TESLA EDMA^State^2^22^0"/>
				<map modulesclass23="6" name="TESLA L2^State^2^22^0"/>
				<map modulesclass23="7" name="TESLA L1^State^2^22^0"/>
				<map modulesclass23="8" name="PERPH MEM^State^2^22^0"/>
				<map modulesclass23="9" name="AES MEM^State^2^22^0"/>
				<map modulesclass23="10" name="OCP NRET^State^2^22^0"/>
				<map modulesclass23="11" name="DUCATI UNICACHE^State^2^22^0"/>
				<map modulesclass23="12" name="DUCATI L2 RAM^State^2^22^0"/>
				<map modulesclass23="13" name="CORE OCMRAM^State^2^22^0"/>
				<map modulesclass23="14" name="CORE OTHER BANKS^State^2^22^0"/>
				<map modulesclass23="15" name="TCM2^State^2^22^0"/>
				<map modulesclass23="16" name="TCM1^State^2^22^0"/>
				<map modulesclass23="17" name="SL2^State^2^22^0"/>
				<map modulesclass23="18" name="HWA^State^2^22^0"/>
				<map modulesclass23="19" name="CAM^State^2^22^0"/>
				<map modulesclass23="20" name="DSS^State^2^22^0"/>
				<map modulesclass23="21" name="GFX^State^2^22^0"/>
				<map modulesclass23="22" name="L3INIT BANK1^State^2^22^0"/>
				<map modulesclass23="23" name="NON RETAINED BANK^State^2^22^0"/>
			</mapping>	


			<!-- Lookup for CM Event String 1 -->
			<mapping id="cmeventstring1.name">
				<map cmeventstring1="1" name="Off"/>
				<map cmeventstring1="2" name="On"/>
			</mapping>


			<mapping id="cmeventstring2.name">
				<map cmeventstring2="1" name="---NODISPLAY---"/>
				<map cmeventstring2="2" name="Locked"/>
			</mapping>

			<mapping id="cmeventstring3.name">
				<map cmeventstring3="1" name="---NODISPLAY---"/>
				<map cmeventstring3="2" name="FRBypass"/>
			</mapping>

			<mapping id="cmeventstring4.name">
				<map cmeventstring4="1" name="---NODISPLAY---"/>
				<map cmeventstring4="2" name="LPBypass"/>
			</mapping>

			<mapping id="cmeventstring5.name">
				<map cmeventstring5="1" name="---NODISPLAY---"/>
				<map cmeventstring5="2" name="MNBypass"/>
			</mapping>

			<mapping id="cmeventstring6.name">
				<map cmeventstring6="1" name="---NODISPLAY---"/>
				<map cmeventstring6="2" name="FRStop"/>
			</mapping>

			<mapping id="cmeventstring7.name">
				<map cmeventstring7="1" name="---NODISPLAY---"/>
				<map cmeventstring7="2" name="LPStop"/>
			</mapping>


			<mapping id="cmeventstring8.name">
				<map cmeventstring8="1" name="1"/>
				<map cmeventstring8="2" name="2"/>
				<map cmeventstring8="3" name="3"/>
				<map cmeventstring8="4" name="4"/>
			</mapping>

			<mapping id="cmeventstring9.name">
				<map cmeventstring9="1" name="1"/>
				<map cmeventstring9="2" name="2"/>
				<map cmeventstring9="3" name="3"/>
				<map cmeventstring9="4" name="4"/>
			</mapping>

			<mapping id="cmeventstring10.name">
				<map cmeventstring10="1" name="1"/>
				<map cmeventstring10="2" name="2"/>
				<map cmeventstring10="3" name="3"/>
				<map cmeventstring10="4" name="4"/>
			</mapping>

			<mapping id="cmeventstring11.name">
				<map cmeventstring11="1" name="1"/>
				<map cmeventstring11="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring12.name">
				<map cmeventstring12="1" name="1"/>
				<map cmeventstring12="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring13.name">
				<map cmeventstring13="1" name="1"/>
				<map cmeventstring13="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring14.name">
				<map cmeventstring14="1" name="1"/>
				<map cmeventstring14="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring15.name">
				<map cmeventstring15="1" name="1"/>
				<map cmeventstring15="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring16.name">
				<map cmeventstring16="1" name="1"/>
				<map cmeventstring16="2" name="2"/>
			</mapping>


			<mapping id="cmeventstring17.name">
				<map cmeventstring17="1" name="1"/>
				<map cmeventstring17="2" name="2"/>
				<map cmeventstring17="3" name="3"/>
				<map cmeventstring17="4" name="4"/>
			</mapping>


			<mapping id="cmeventstring18.name">
				<map cmeventstring18="1" name="1"/>
				<map cmeventstring18="2" name="2"/>
				<map cmeventstring18="3" name="3"/>
				<map cmeventstring18="4" name="4"/>
			</mapping>


			<mapping id="cmeventstring19.name">
				<map cmeventstring19="1" name="1"/>
				<map cmeventstring19="2" name="2"/>
			</mapping>

			<!-- Lookup for Voltage Domain OPP -->
			<mapping id="cmeventstring20.name">
				<map cmeventstring20="0" name="0"/>
				<map cmeventstring20="1" name="600"/>
				<map cmeventstring20="2" name="612"/>
				<map cmeventstring20="3" name="625"/>
				<map cmeventstring20="4" name="637"/>
				<map cmeventstring20="5" name="650"/>
				<map cmeventstring20="6" name="662"/>
				<map cmeventstring20="7" name="675"/>
				<map cmeventstring20="8" name="687"/>
				<map cmeventstring20="9" name="700"/>
				<map cmeventstring20="10" name="712"/>
				<map cmeventstring20="11" name="725"/>
				<map cmeventstring20="12" name="737"/>
				<map cmeventstring20="13" name="750"/>
				<map cmeventstring20="14" name="762"/>
				<map cmeventstring20="15" name="775"/>
				<map cmeventstring20="16" name="787"/>
				<map cmeventstring20="17" name="800"/>
				<map cmeventstring20="18" name="812"/>
				<map cmeventstring20="19" name="825"/>
				<map cmeventstring20="20" name="837"/>
				<map cmeventstring20="21" name="850"/>
				<map cmeventstring20="22" name="862"/>
				<map cmeventstring20="23" name="875"/>
				<map cmeventstring20="24" name="887"/>
				<map cmeventstring20="25" name="900"/>
				<map cmeventstring20="26" name="912"/>
				<map cmeventstring20="27" name="925"/>
				<map cmeventstring20="28" name="937"/>
				<map cmeventstring20="29" name="950"/>
				<map cmeventstring20="30" name="962"/>
				<map cmeventstring20="31" name="975"/>
				<map cmeventstring20="32" name="987"/>
				<map cmeventstring20="33" name="1000"/>
				<map cmeventstring20="34" name="1012"/>
				<map cmeventstring20="35" name="1025"/>
				<map cmeventstring20="36" name="1037"/>
				<map cmeventstring20="37" name="1050"/>
				<map cmeventstring20="38" name="1062"/>
				<map cmeventstring20="39" name="1075"/>
				<map cmeventstring20="40" name="1087"/>
				<map cmeventstring20="41" name="1100"/>
				<map cmeventstring20="42" name="1112"/>
				<map cmeventstring20="43" name="1125"/>
				<map cmeventstring20="44" name="1137"/>
				<map cmeventstring20="45" name="1150"/>
				<map cmeventstring20="46" name="1162"/>
				<map cmeventstring20="47" name="1175"/>
				<map cmeventstring20="48" name="1187"/>
				<map cmeventstring20="49" name="1200"/>
				<map cmeventstring20="50" name="1212"/>
				<map cmeventstring20="51" name="1225"/>
				<map cmeventstring20="52" name="1237"/>
				<map cmeventstring20="53" name="1250"/>
				<map cmeventstring20="54" name="1262"/>
				<map cmeventstring20="55" name="1275"/>
				<map cmeventstring20="56" name="1287"/>
				<map cmeventstring20="57" name="1300"/>
				<map cmeventstring20="58" name="1350"/>
				<map cmeventstring20="59" name="1500"/>
				<map cmeventstring20="60" name="1800"/>
				<map cmeventstring20="61" name="1900"/>
				<map cmeventstring20="62" name="2100"/>
			</mapping>

			<!-- Lookup for Voltage Domain OPP -->
			<mapping id="cmeventstring21.name">
				<map cmeventstring21="0" name="LDO is in SLEEP mode and operating at trimmed voltage"/>
				<map cmeventstring21="1" name="LDO is in ON mode and operating at normal voltage."/>
			</mapping>

			<!-- Lookup for PM Event String 2 -->
			<mapping id="cmeventstring22.name">
				<map cmeventstring22="1" name="Off"/>
				<map cmeventstring22="2" name="Ret"/>
				<map cmeventstring22="3" name="Inactive"/>
				<map cmeventstring22="4" name="On"/>
			</mapping>


			<mapping id="masterid.proc">
				<map masterid="0xF8" proc="CSSTM_0"/>
				<map masterid="0xFc" proc="CSSTM_0"/>
				<map masterid="0xF4" proc="CSSTM_0"/>				
			</mapping>
			

			<mapping id="masterid.name">
				<map masterid="0xF8" name="CLOCKPRO"/>
				<map masterid="0xFC" name="CLOCKPRO"/>
				<map masterid="0xF4" name="CLOCKPRO"/>		
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xF8" width="64"/>
				<map masterid="0xFC" width="64"/>
				<map masterid="0xF4" width="64"/>				
			</mapping>
			
			<mapping id="masterid.decoder">
					<map masterid="*"  decoder="StmDecoderUnitClockProfiler"/>
			</mapping>
		</module> 

		<!-- Pins module -->
		<module id ="MOD_DRM"  kind="drm" proc="CSSTM_0" version="1.0" >
			<registers>
			</registers>
			<mapping id="program.pinouts">
				<map program="0" pinouts="pti=2,0,1,3,4" />
				<map program="1" pinouts="pti=2,0,1" />
				<map program="2" pinouts="pti=1,0" />
			</mapping>
		</module>

		<module id="MOD_SMSET" kind="SMSET" proc="CSSTM_0" version="1.0" >
		
			<mapping id="eventid.module">
				<map eventid="0" module="Invalid"/>
				<map eventid="1" module="iCONT1"/>
				<map eventid="2" module="iCONT1"/>
				<map eventid="3" module="iCONT1"/>
				<map eventid="4" module="iCONT1"/>
				<map eventid="5" module="iCONT1"/>
				<map eventid="6" module="iCONT1"/>
				<map eventid="7" module="iCONT1"/>
				<map eventid="8" module="iCONT1"/>
				<map eventid="9" module="iCONT1"/>
				<map eventid="10" module="iCONT1"/>
				<map eventid="11" module="iCONT1"/>
				<map eventid="12" module="iCONT1"/>
				<map eventid="13" module="iCONT2"/>
				<map eventid="14" module="iCONT2"/>
				<map eventid="15" module="iCONT2"/>
				<map eventid="16" module="iCONT2"/>
				<map eventid="17" module="iCONT2"/>
				<map eventid="18" module="iCONT2"/>
				<map eventid="19" module="iCONT2"/>
				<map eventid="20" module="iCONT2"/>
				<map eventid="21" module="iCONT2"/>
				<map eventid="22" module="iCONT2"/>
				<map eventid="23" module="iCONT2"/>
				<map eventid="24" module="iCONT2"/>
				<map eventid="25" module="iME3"/>
				<map eventid="26" module="iME3"/>
				<map eventid="27" module="iLF3"/>
				<map eventid="28" module="iLF3"/>
				<map eventid="29" module="iPE3"/>
				<map eventid="30" module="iPE3"/>
				<map eventid="31" module="iPE3"/>
				<map eventid="32" module="iPE3"/>
				<map eventid="33" module="iPE3"/>
				<map eventid="34" module="iPE3"/>
				<map eventid="35" module="CALC3"/>
				<map eventid="36" module="CALC3"/>
				<map eventid="37" module="CALC3"/>
				<map eventid="38" module="CALC3"/>
				<map eventid="39" module="CALC3"/>
				<map eventid="40" module="CALC3"/>
				<map eventid="41" module="ECD3"/>
				<map eventid="42" module="ECD3"/>
				<map eventid="43" module="ECD3"/>
				<map eventid="44" module="ECD3"/>
				<map eventid="45" module="ECD3"/>
				<map eventid="46" module="ECD3"/>
				<map eventid="47" module="MC3"/>
				<map eventid="48" module="MC3"/>
				<map eventid="49" module="MC3"/>
				<map eventid="50" module="MC3"/>
				<map eventid="51" module="MC3"/>
				<map eventid="52" module="MC3"/>
			</mapping>
					
			<mapping id="eventid.class">
				<map eventid="0" class="Invalid"/>
				<map eventid="1" class="task1"/>
				<map eventid="2" class="task1"/>
				<map eventid="3" class="task2"/>
				<map eventid="4" class="task2"/>
				<map eventid="5" class="task3"/>
				<map eventid="6" class="task3"/>
				<map eventid="7" class="task4"/>
				<map eventid="8" class="task4"/>
				<map eventid="9" class="task5"/>
				<map eventid="10" class="task5"/>
				<map eventid="11" class="task5"/>
				<map eventid="12" class="task5"/>
				<map eventid="13" class="task1"/>
				<map eventid="14" class="task1"/>
				<map eventid="15" class="task2"/>
				<map eventid="16" class="task2"/>
				<map eventid="17" class="task2"/>
				<map eventid="18" class="task2"/>
				<map eventid="19" class="task3"/>
				<map eventid="20" class="task3"/>
				<map eventid="21" class="task4"/>
				<map eventid="22" class="task4"/>
				<map eventid="23" class="task6"/>
				<map eventid="24" class="task6"/>
				<map eventid="25" class="computation"/>
				<map eventid="26" class="computation"/>
				<map eventid="27" class="computation"/>
				<map eventid="28" class="computation"/>
				<map eventid="29" class="load"/>
				<map eventid="30" class="load"/>
				<map eventid="31" class="computation"/>
				<map eventid="32" class="computation"/>
				<map eventid="33" class="store"/>
				<map eventid="34" class="store"/>
				<map eventid="35" class="load"/>
				<map eventid="36" class="load"/>
				<map eventid="37" class="computation"/>
				<map eventid="38" class="computation"/>
				<map eventid="39" class="store"/>
				<map eventid="40" class="store"/>
				<map eventid="41" class="load"/>
				<map eventid="42" class="load"/>
				<map eventid="43" class="computation"/>
				<map eventid="44" class="computation"/>
				<map eventid="45" class="store"/>
				<map eventid="46" class="store"/>
				<map eventid="47" class="load"/>
				<map eventid="48" class="load"/>
				<map eventid="49" class="computation"/>
				<map eventid="50" class="computation"/>
				<map eventid="51" class="store"/>
				<map eventid="52" class="store"/>
			</mapping>
					
			<mapping id="eventid.type">
				<map eventid="0" type="Invalid"/>
				<map eventid="1" type="Event"/>
				<map eventid="2" type="Event"/>
				<map eventid="3" type="Event"/>
				<map eventid="4" type="Event"/>
				<map eventid="5" type="Event"/>
				<map eventid="6" type="Event"/>
				<map eventid="7" type="Event"/>
				<map eventid="8" type="Event"/>
				<map eventid="9" type="Event"/>
				<map eventid="10" type="Event"/>
				<map eventid="11" type="Event"/>
				<map eventid="12" type="Event"/>
				<map eventid="13" type="Event"/>
				<map eventid="14" type="Event"/>
				<map eventid="15" type="Event"/>
				<map eventid="16" type="Event"/>
				<map eventid="17" type="Event"/>
				<map eventid="18" type="Event"/>
				<map eventid="19" type="Event"/>
				<map eventid="20" type="Event"/>
				<map eventid="21" type="Event"/>
				<map eventid="22" type="Event"/>
				<map eventid="23" type="Event"/>
				<map eventid="24" type="Event"/>
				<map eventid="25" type="Event"/>
				<map eventid="26" type="Event"/>
				<map eventid="27" type="Event"/>
				<map eventid="28" type="Event"/>
				<map eventid="29" type="Event"/>
				<map eventid="30" type="Event"/>
				<map eventid="31" type="Event"/>
				<map eventid="32" type="Event"/>
				<map eventid="33" type="Event"/>
				<map eventid="34" type="Event"/>
				<map eventid="35" type="Event"/>
				<map eventid="36" type="Event"/>
				<map eventid="37" type="Event"/>
				<map eventid="38" type="Event"/>
				<map eventid="39" type="Event"/>
				<map eventid="40" type="Event"/>
				<map eventid="41" type="Event"/>
				<map eventid="42" type="Event"/>
				<map eventid="43" type="Event"/>
				<map eventid="44" type="Event"/>
				<map eventid="45" type="Event"/>
				<map eventid="46" type="Event"/>
				<map eventid="47" type="Event"/>
				<map eventid="48" type="Event"/>
				<map eventid="49" type="Event"/>
				<map eventid="50" type="Event"/>
				<map eventid="51" type="Event"/>
				<map eventid="52" type="Event"/>
			</mapping>
			
					
			<mapping id="eventid.msg">
				<map eventid="0" msg="Invalid"/>
				<map eventid="1" msg="start"/>
				<map eventid="2" msg="stop"/>
				<map eventid="3" msg="start"/>
				<map eventid="4" msg="stop"/>
				<map eventid="5" msg="start"/>
				<map eventid="6" msg="stop"/>
				<map eventid="7" msg="start"/>
				<map eventid="8" msg="stop"/>
				<map eventid="9" msg="start"/>
				<map eventid="10" msg="stop"/>
				<map eventid="11" msg="start"/>
				<map eventid="12" msg="stop"/>
				<map eventid="13" msg="start"/>
				<map eventid="14" msg="stop"/>
				<map eventid="15" msg="start"/>
				<map eventid="16" msg="stop"/>
				<map eventid="17" msg="start"/>
				<map eventid="18" msg="stop"/>
				<map eventid="19" msg="start"/>
				<map eventid="20" msg="stop"/>
				<map eventid="21" msg="start"/>
				<map eventid="22" msg="stop"/>
				<map eventid="23" msg="start"/>
				<map eventid="24" msg="stop"/>
				<map eventid="25" msg="start"/>
				<map eventid="26" msg="stop"/>
				<map eventid="27" msg="start"/>
				<map eventid="28" msg="stop"/>
				<map eventid="29" msg="start"/>
				<map eventid="30" msg="stop"/>
				<map eventid="31" msg="start"/>
				<map eventid="32" msg="stop"/>
				<map eventid="33" msg="start"/>
				<map eventid="34" msg="stop"/>
				<map eventid="35" msg="start"/>
				<map eventid="36" msg="stop"/>
				<map eventid="37" msg="start"/>
				<map eventid="38" msg="stop"/>
				<map eventid="39" msg="start"/>
				<map eventid="40" msg="stop"/>
				<map eventid="41" msg="start"/>
				<map eventid="42" msg="stop"/>
				<map eventid="43" msg="start"/>
				<map eventid="44" msg="stop"/>
				<map eventid="45" msg="start"/>
				<map eventid="46" msg="stop"/>
				<map eventid="47" msg="start"/>
				<map eventid="48" msg="stop"/>
				<map eventid="49" msg="start"/>
				<map eventid="50" msg="stop"/>
				<map eventid="51" msg="start"/>
				<map eventid="52" msg="stop"/>
			</mapping>
					
			<mapping id="masterid.name">
				<map masterid="0xF0" name="SMSET"/>
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xF0" width="64"/>
			</mapping>
			
			<mapping id="masterid.decoder">
					<map masterid="*"  decoder="SetDecoder"/>
			</mapping>
					
		</module>	

		<module id ="MOD_SC"  kind="SC" proc="CSSTM_0" version="1.0" >
			
			<mapping id="masterid.name">
				<map masterid="0xE0" name="STATISTICS_COLLECTOR"/>
				<map masterid="0xE1" name="STATISTICS_COLLECTOR"/>
				<map masterid="0xE2" name="STATISTICS_COLLECTOR"/>
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xE0" width="64"/>
				<map masterid="0xE1" width="64"/>
				<map masterid="0xE2" width="64"/>
			</mapping>
			
			<mapping id="masterid.cntnum">
				<map masterid="0xE0" cntnum="5"/>
				<map masterid="0xE1" cntnum="4"/>
				<map masterid="0xE2" cntnum="4"/>
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="SCDecoderUnit"/>
			</mapping>

			<mapping id="unitname.moduletype">
				<map unitname="SDRAM" moduletype="OCP"/>
				<map unitname="LAT0" moduletype="NTTP"/>
				<map unitname="LAT1" moduletype="NTTP"/>
			</mapping>
			
			<mapping id="unitname.address">
				<map unitname="SDRAM" address="0x45000400"/>
				<map unitname="LAT0" address="0x45000600"/>
				<map unitname="LAT1" address="0x45000800"/>
			</mapping>
			
			<mapping id="unitname.cntinfor">
				<map unitname="SDRAM" cntinfor="5^2^1^2^1^0"/>
				<map unitname="LAT0" cntinfor="4"/>
				<map unitname="LAT1" cntinfor="4"/>
			</mapping>
			
			<mapping id="unitname.probid">
				<map unitname="SDRAM" probid="0^0^1^1"/>
				<map unitname="LAT0" probid="2^2^3^3^4^4^5^5^6^6^7^7"/>
				<map unitname="LAT1" probid="8^8^2^2^5^5^9^9^10^10"/>
			</mapping>
			
			<mapping id="unitname.probtype">
				<map unitname="SDRAM" probtype="req^res^req^res"/>
			</mapping>
			
		</module> 
		<module id ="MOD_CONFIGINFO"  kind="CONFIGINFO" proc="CSSTM_0" version="1.0" >
			
			<mapping id="ubmfunnum.filename">
				<map ubmfunnum="0x80000000" filename="OCPType_2600_OMAP4.xml"/>
				<map ubmfunnum="0x80000002" filename="AET_PropertyOCP_OMAP4E2.xml"/>
				<map ubmfunnum="0x80000005" filename="AET_PropertySMSET.xml"/>
				<map ubmfunnum="0x80000006" filename="AET_PropertyPMG.xml"/>
				<map ubmfunnum="0x80000007" filename="AET_PropertyCMG0.xml"/>
				<map ubmfunnum="0x80000008" filename="AET_PropertyCMG1.xml"/>
				<map ubmfunnum="0xC000000A" filename="AET_PropertyPPF.xml"/>
				<map ubmfunnum="0x8000000F" filename="AET_PropertySTM.xml"/>
			</mapping>
			
	<!-- Make sure this section should be consistent with OCPTYPE_2600_OMAP4.xml-->
			<mapping id="ubmfunnum.funcname">
				<map ubmfunnum="0x80000000" funcname="STM Functions"/>
				<map ubmfunnum="0x80000002" funcname="OCP Traffic Monitoring"/>
				<map ubmfunnum="0x80000005" funcname="System Event Detection"/>
				<map ubmfunnum="0x80000006" funcname="Power Management Profiling"/>
				<map ubmfunnum="0x80000007" funcname="Clock Management Profiling 1"/>
				<map ubmfunnum="0x80000008" funcname="Clock Management Profiling 2"/>
				<map ubmfunnum="0xC000000A" funcname="Performance Probe"/>
				<map ubmfunnum="0x8000000F" funcname="Trace Export Configuration"/>
			</mapping>
			
		</module> 

		<module id ="MOD_CROSS_TRIGGERING_A9_0"  kind="CHANNELS" proc="CortexA9_0" version="1.0" >		
			<mapping id="gbgroup.channels">
				<map gbgroup="0" channels="2^3^1^0"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels=""/>
			</mapping>
			<characteristics>
				<!-- This name should be consistent with the name defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="Cortex A9 CPU 0"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_GBBPCPU_ID" value="0x89000100"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SYNCCPU_ID" value="0x8A000720"/> 
			</characteristics>
		</module> 
		
		<module id ="MOD_CROSS_TRIGGERING_A9_1"  kind="CHANNELS" proc="CortexA9_1" version="1.0" >		
			<mapping id="gbgroup.channels">
				<map gbgroup="0" channels="2^3^1^0"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels=""/>
			</mapping>
			<characteristics>
				<!-- This name should be consistent with the name defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="Cortex A9 CPU 1"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_GBBPCPU_ID" value="0x89000200"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SYNCCPU_ID" value="0x8A001720"/> 
			</characteristics>
		</module> 
		
		<module id ="MOD_CROSS_TRIGGERING_XTRIG"  kind="CHANNELS" proc="XTRIG" version="1.0" >		
			<mapping id="gbgroup.channels">
				<map gbgroup="1" channels="NA"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels=""/>
			</mapping>
			<characteristics>
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="XTRIG"/> 
			</characteristics>
		</module> 
		
	</modules>

</device>