

================================================================
== Vivado HLS Report for 'sum_io'
================================================================
* Date:           Wed Jun  5 12:00:46 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_sum_io
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.552|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in2_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %in2) nounwind" [sum_io.c:94]   --->   Operation 4 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in1_read = call i32 @_ssdm_op_Read.ap_hs.i32(i32 %in1) nounwind" [sum_io.c:94]   --->   Operation 5 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%sum_read = call i32 @_ssdm_op_Read.ap_hs.i32P(i32* %sum) nounwind" [sum_io.c:98]   --->   Operation 6 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.55ns)   --->   "%temp = add i32 %in2_read, %in1_read" [sum_io.c:98]   --->   Operation 7 'add' 'temp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%sum_read = call i32 @_ssdm_op_Read.ap_hs.i32P(i32* %sum) nounwind" [sum_io.c:98]   --->   Operation 8 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 %sum_read, %temp" [sum_io.c:98]   --->   Operation 9 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.i32P(i32* %sum, i32 %tmp_1) nounwind" [sum_io.c:98]   --->   Operation 10 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in1) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in2) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum) nounwind, !map !17"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sum_io_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sum_io.c:95]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sum, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sum_io.c:95]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in2, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sum_io.c:95]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.i32P(i32* %sum, i32 %tmp_1) nounwind" [sum_io.c:98]   --->   Operation 19 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "ret i32 %temp" [sum_io.c:101]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'in2' (sum_io.c:94) [9]  (0 ns)
	'add' operation ('temp', sum_io.c:98) [15]  (2.55 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	register read on port 'sum' (sum_io.c:98) [14]  (0 ns)
	'add' operation ('tmp_1', sum_io.c:98) [16]  (2.55 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
