#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 13 12:31:24 2021
# Process ID: 13688
# Current directory: C:/Users/iremn/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19168 C:\Users\iremn\UART\UART.xpr
# Log file: C:/Users/iremn/UART/vivado.log
# Journal file: C:/Users/iremn/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/iremn/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 710.855 ; gain = 114.836
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART.v]
set_property is_enabled true [get_files  C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_receiver.v]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/iremn/UART/UART.srcs/sources_1/new/UART.v] -no_script -reset -force -quiet
remove_files  C:/Users/iremn/UART/UART.srcs/sources_1/new/UART.v
file delete -force C:/Users/iremn/UART/UART.srcs/sources_1/new/UART.v
export_ip_user_files -of_objects  [get_files C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART.v
file delete -force C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v w ]
add_files -fileset sim_1 C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v
update_compile_order -fileset sim_1
set_property top tb_UART_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_UART_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 23f946a1f76c4e5ca044d55eb78011e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_top_behav xil_defaultlib.tb_UART_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.tb_UART_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim/xsim.dir/tb_UART_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 13 12:35:35 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 800.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_top_behav -key {Behavioral:sim_1:Functional:tb_UART_top} -tclbatch {tb_UART_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 800.949 ; gain = 0.945
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_UART_top/uut/uut}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_UART_top/uut/uut2}} 
save_wave_config {C:/Users/iremn/UART/tb_UART_top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/iremn/UART/tb_UART_top_behav.wcfg
set_property xsim.view C:/Users/iremn/UART/tb_UART_top_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_UART_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 23f946a1f76c4e5ca044d55eb78011e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_top_behav xil_defaultlib.tb_UART_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.tb_UART_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_top_behav -key {Behavioral:sim_1:Functional:tb_UART_top} -tclbatch {tb_UART_top.tcl} -view {C:/Users/iremn/UART/tb_UART_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/UART/tb_UART_top_behav.wcfg
source tb_UART_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 806.309 ; gain = 0.000
save_wave_config {C:/Users/iremn/UART/tb_UART_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_UART_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 23f946a1f76c4e5ca044d55eb78011e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_top_behav xil_defaultlib.tb_UART_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.tb_UART_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_top_behav -key {Behavioral:sim_1:Functional:tb_UART_top} -tclbatch {tb_UART_top.tcl} -view {C:/Users/iremn/UART/tb_UART_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/UART/tb_UART_top_behav.wcfg
source tb_UART_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 806.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_UART_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 23f946a1f76c4e5ca044d55eb78011e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_top_behav xil_defaultlib.tb_UART_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.tb_UART_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_top_behav -key {Behavioral:sim_1:Functional:tb_UART_top} -tclbatch {tb_UART_top.tcl} -view {C:/Users/iremn/UART/tb_UART_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/UART/tb_UART_top_behav.wcfg
source tb_UART_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_UART_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 23f946a1f76c4e5ca044d55eb78011e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_top_behav xil_defaultlib.tb_UART_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.tb_UART_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 813.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_top_behav -key {Behavioral:sim_1:Functional:tb_UART_top} -tclbatch {tb_UART_top.tcl} -view {C:/Users/iremn/UART/tb_UART_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/UART/tb_UART_top_behav.wcfg
source tb_UART_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 813.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 13 23:53:43 2021...
