library verilog;
use verilog.vl_types.all;
entity twobytesort is
    port(
        clock           : in     vl_logic;
        reset           : in     vl_logic;
        word1           : in     vl_logic_vector(7 downto 0);
        word2           : in     vl_logic_vector(7 downto 0);
        left            : out    vl_logic_vector(7 downto 0);
        right           : out    vl_logic_vector(7 downto 0)
    );
end twobytesort;
