-- Project:   D:\psoc5\Cell Board\Cell Board.cydsn\Cell Board.cyprj
-- Generated: 02/09/2016 16:32:32
-- PSoC Creator  3.1 Component Pack 1

ENTITY \Cell Board\ IS
    PORT(
        LED(0)_PAD : OUT std_ulogic;
        Pin1(0)_PAD : OUT std_ulogic;
        Pin10(0)_PAD : OUT std_ulogic;
        Pin11(0)_PAD : OUT std_ulogic;
        Pin12(0)_PAD : OUT std_ulogic;
        Pin14(0)_PAD : OUT std_ulogic;
        Pin15(0)_PAD : OUT std_ulogic;
        Pin17(0)_PAD : OUT std_ulogic;
        Pin18(0)_PAD : OUT std_ulogic;
        Pin19(0)_PAD : OUT std_ulogic;
        Pin2(0)_PAD : OUT std_ulogic;
        Pin20(0)_PAD : OUT std_ulogic;
        Pin24(0)_PAD : OUT std_ulogic;
        Pin25(0)_PAD : OUT std_ulogic;
        Pin26(0)_PAD : OUT std_ulogic;
        Pin27(0)_PAD : OUT std_ulogic;
        Pin29(0)_PAD : OUT std_ulogic;
        Pin30(0)_PAD : OUT std_ulogic;
        Pin31(0)_PAD : OUT std_ulogic;
        Pin33(0)_PAD : OUT std_ulogic;
        Pin34(0)_PAD : OUT std_ulogic;
        Pin35(0)_PAD : OUT std_ulogic;
        Pin37(0)_PAD : OUT std_ulogic;
        Pin38(0)_PAD : OUT std_ulogic;
        Pin39(0)_PAD : OUT std_ulogic;
        Pin4(0)_PAD : OUT std_ulogic;
        Pin5(0)_PAD : OUT std_ulogic;
        Pin9(0)_PAD : OUT std_ulogic;
        Telit_ON(0)_PAD : OUT std_ulogic;
        Telit_PWR(0)_PAD : OUT std_ulogic;
        Telit_RST(0)_PAD : OUT std_ulogic;
        Telit_rx(0)_PAD : IN std_ulogic;
        Telit_tx(0)_PAD : OUT std_ulogic;
        Ultrasonic_ON(0)_PAD : OUT std_ulogic;
        VBAT_READ_EN(0)_PAD : OUT std_ulogic;
        ultrasonic_uart_rx(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Cell Board\;

ARCHITECTURE __DEFAULT__ OF \Cell Board\ IS
    SIGNAL CTW_OUT : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(3,0,B)0";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(3,0,A)1";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL Net_13 : bit;
    SIGNAL Net_15 : bit;
    SIGNAL Net_403 : bit;
    ATTRIBUTE placement_force OF Net_403 : SIGNAL IS "U(2,3,A)1";
    SIGNAL Net_444 : bit;
    SIGNAL Net_452 : bit;
    SIGNAL Net_752 : bit;
    SIGNAL Pin1(0)__PA : bit;
    SIGNAL Pin10(0)__PA : bit;
    SIGNAL Pin11(0)__PA : bit;
    SIGNAL Pin12(0)__PA : bit;
    SIGNAL Pin14(0)__PA : bit;
    SIGNAL Pin15(0)__PA : bit;
    SIGNAL Pin17(0)__PA : bit;
    SIGNAL Pin18(0)__PA : bit;
    SIGNAL Pin19(0)__PA : bit;
    SIGNAL Pin2(0)__PA : bit;
    SIGNAL Pin20(0)__PA : bit;
    SIGNAL Pin24(0)__PA : bit;
    SIGNAL Pin25(0)__PA : bit;
    SIGNAL Pin26(0)__PA : bit;
    SIGNAL Pin27(0)__PA : bit;
    SIGNAL Pin29(0)__PA : bit;
    SIGNAL Pin30(0)__PA : bit;
    SIGNAL Pin31(0)__PA : bit;
    SIGNAL Pin33(0)__PA : bit;
    SIGNAL Pin34(0)__PA : bit;
    SIGNAL Pin35(0)__PA : bit;
    SIGNAL Pin37(0)__PA : bit;
    SIGNAL Pin38(0)__PA : bit;
    SIGNAL Pin39(0)__PA : bit;
    SIGNAL Pin4(0)__PA : bit;
    SIGNAL Pin5(0)__PA : bit;
    SIGNAL Pin9(0)__PA : bit;
    SIGNAL Telit_ON(0)__PA : bit;
    SIGNAL Telit_PWR(0)__PA : bit;
    SIGNAL Telit_RST(0)__PA : bit;
    SIGNAL Telit_rx(0)__PA : bit;
    SIGNAL Telit_tx(0)__PA : bit;
    SIGNAL Ultrasonic_ON(0)__PA : bit;
    SIGNAL VBAT_READ_EN(0)__PA : bit;
    SIGNAL \Telit_ControlReg:control_1\ : bit;
    SIGNAL \Telit_ControlReg:control_2\ : bit;
    SIGNAL \Telit_ControlReg:control_3\ : bit;
    SIGNAL \Telit_ControlReg:control_4\ : bit;
    SIGNAL \Telit_ControlReg:control_5\ : bit;
    SIGNAL \Telit_ControlReg:control_6\ : bit;
    SIGNAL \Telit_ControlReg:control_7\ : bit;
    SIGNAL \Telit_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:counter_load_not\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \Telit_UART:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_address_detected\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \Telit_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Telit_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \Telit_UART:BUART:rx_count_0\ : bit;
    SIGNAL \Telit_UART:BUART:rx_count_1\ : bit;
    SIGNAL \Telit_UART:BUART:rx_count_2\ : bit;
    SIGNAL \Telit_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_counter_load\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Telit_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \Telit_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Telit_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_last\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \Telit_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \Telit_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_postpoll\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Telit_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_state_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Telit_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_state_2\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \Telit_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_state_3\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Telit_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Telit_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_status_3\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Telit_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_status_4\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \Telit_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:rx_status_5\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Telit_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_bitclk\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Telit_UART:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Telit_UART:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Telit_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \Telit_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Telit_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Telit_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \Telit_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_state_0\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \Telit_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_state_1\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Telit_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_state_2\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \Telit_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_status_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Telit_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:tx_status_2\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Telit_UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Telit_UART:BUART:txn\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \Telit_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Telit_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Telit_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \Telit_UART:Net_9_local\ : bit;
    SIGNAL \uart_ultrasonic:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:pollcount_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \uart_ultrasonic:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:pollcount_1\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \uart_ultrasonic:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_address_detected\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \uart_ultrasonic:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \uart_ultrasonic:BUART:rx_count7_tc\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_0\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_1\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_2\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_3\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_4\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_5\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_count_6\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_counter_load\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \uart_ultrasonic:BUART:rx_fifofull\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_fifonotempty\ : bit;
    SIGNAL \uart_ultrasonic:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_last\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_load_fifo\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \uart_ultrasonic:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_postpoll\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \uart_ultrasonic:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \uart_ultrasonic:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_state_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \uart_ultrasonic:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_state_3\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \uart_ultrasonic:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_status_3\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \uart_ultrasonic:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_status_4\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \uart_ultrasonic:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \uart_ultrasonic:BUART:rx_status_5\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \uart_ultrasonic:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \uart_ultrasonic:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \uart_ultrasonic:Net_9\ : SIGNAL IS true;
    SIGNAL \uart_ultrasonic:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__LED_net_0 : SIGNAL IS true;
    SIGNAL ultrasonic_uart_rx(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_403 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_403 : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF PM : LABEL IS "F(PM,0)";
    ATTRIBUTE lib_model OF Pin1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Pin10(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin10(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Pin11(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Pin11(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Pin12(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Pin12(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Pin14(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin14(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin15(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin15(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin17(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin17(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin18(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin18(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Pin19(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin19(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Pin2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Pin20(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin20(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin24(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin24(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Pin25(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin25(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Pin26(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin26(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Pin27(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin27(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin29(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Pin29(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Pin30(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Pin30(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Pin31(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Pin31(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Pin33(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Pin33(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Pin34(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Pin34(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Pin35(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Pin35(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Pin37(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Pin37(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Pin38(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Pin38(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Pin39(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin39(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Pin4(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin4(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Pin5(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin5(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Pin9(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Pin9(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Telit_ON(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Telit_ON(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Telit_PWR(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Telit_PWR(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Telit_RST(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Telit_RST(0) : LABEL IS "P15[0]";
    ATTRIBUTE Location OF Telit_isr_rx : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF Telit_rx(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF Telit_rx(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Telit_tx(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF Telit_tx(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Ultrasonic_ON(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF Ultrasonic_ON(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF VBAT_READ_EN(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF VBAT_READ_EN(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF \Telit_ControlReg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Telit_ControlReg:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:counter_load_not\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Telit_UART:BUART:counter_load_not\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_address_detected\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_address_detected\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_counter_load\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_counter_load\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_last\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_load_fifo\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_postpoll\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_postpoll\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_state_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_state_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_state_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_state_3\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_state_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_status_3\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_status_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Telit_UART:BUART:rx_status_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \Telit_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Telit_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Telit_UART:BUART:sRX:RxSts\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Telit_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Telit_UART:BUART:sTX:TxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_bitclk\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_bitclk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_state_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_state_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_state_2\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:tx_status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Telit_UART:BUART:tx_status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Telit_UART:BUART:txn\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Telit_UART:BUART:txn\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:pollcount_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:pollcount_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:pollcount_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:pollcount_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_address_detected\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_address_detected\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_bitclk_enable\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_bitclk_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_counter_load\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_counter_load\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_last\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_load_fifo\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_load_fifo\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_postpoll\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_postpoll\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_state_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_state_2\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_state_3\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_status_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_status_4\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_status_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:rx_status_5\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:rx_status_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \uart_ultrasonic:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \uart_ultrasonic:BUART:sRX:RxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF isr_byte_ultrasonic_rx : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF sleep_isr : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF ultrasonic_uart_rx(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF ultrasonic_uart_rx(0) : LABEL IS "P12[3]";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \Telit_UART:Net_9\,
            dclk_0 => \Telit_UART:Net_9_local\,
            dclk_glb_1 => \uart_ultrasonic:Net_9\,
            dclk_1 => \uart_ultrasonic:Net_9_local\);

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13,
            main_1 => \Telit_UART:BUART:rx_count_2\,
            main_2 => \Telit_UART:BUART:rx_count_1\,
            main_3 => MODIN1_0);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13,
            main_1 => \Telit_UART:BUART:rx_count_2\,
            main_2 => \Telit_UART:BUART:rx_count_1\,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    Net_403:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_403,
            main_0 => \Telit_UART:BUART:txn\);

    PM:pmcell
        PORT MAP(
            ctw_int => CTW_OUT);

    Pin1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f543ec28-b78a-49af-affe-8a22e17ba4af",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin1(0)__PA,
            oe => open,
            pad_in => Pin1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7ba34e2d-80bd-4e11-9c39-d1651e67aa1b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin10(0)__PA,
            oe => open,
            pad_in => Pin10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "183fa115-4040-42c7-a43d-1b3827ef0197",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin11(0)__PA,
            oe => open,
            pad_in => Pin11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1673ac03-08fa-4326-b45d-f415ac45714d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin12(0)__PA,
            oe => open,
            pad_in => Pin12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dbb1204b-fe88-4f86-9543-440111d328d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin14(0)__PA,
            oe => open,
            pad_in => Pin14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8c2275df-70e6-4d7d-a652-6ee3ab666d68",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin15(0)__PA,
            oe => open,
            pad_in => Pin15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin17:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "07a3a982-785d-4135-b6ea-63f37708e980",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin17(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin17",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin17(0)__PA,
            oe => open,
            pad_in => Pin17(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin18:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "04b3ca7f-893b-44c8-918d-51f27e0824b8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin18(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin18",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin18(0)__PA,
            oe => open,
            pad_in => Pin18(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin19:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c48c6d09-0a00-40fd-b5b2-8d803baf45f7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin19(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin19",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin19(0)__PA,
            oe => open,
            pad_in => Pin19(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e8cd5de9-d956-45da-95e2-5ca1bed1e2bd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin2(0)__PA,
            oe => open,
            pad_in => Pin2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin20:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d4363a1e-422c-4578-a120-840210e7cb44",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin20(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin20",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin20(0)__PA,
            oe => open,
            pad_in => Pin20(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin24:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d019287e-7644-4e9c-9461-5111216f7d16",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin24(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin24",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin24(0)__PA,
            oe => open,
            pad_in => Pin24(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin25:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a356b867-459f-4973-ba00-5ed48a9e6417",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin25(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin25",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin25(0)__PA,
            oe => open,
            pad_in => Pin25(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin26:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5ef07704-7e8f-4d13-8684-ee129221e829",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin26(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin26",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin26(0)__PA,
            oe => open,
            pad_in => Pin26(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin27:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ce3c56ff-8c34-4dd1-b83c-bb6c0b3eb646",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin27(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin27",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin27(0)__PA,
            oe => open,
            pad_in => Pin27(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin29:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "032a2528-7530-4412-a611-ad78b8dab923",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin29(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin29",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin29(0)__PA,
            oe => open,
            pad_in => Pin29(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin30:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7d9aab8e-9c62-4b52-940a-8a290a6630d8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin30(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin30",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin30(0)__PA,
            oe => open,
            pad_in => Pin30(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin31:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "32529dad-e9ea-4858-b902-dfcfbe03a8fe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin31(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin31",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin31(0)__PA,
            oe => open,
            pad_in => Pin31(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin33:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e0df1149-ea32-4718-bce8-1b5fcec39ce2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin33(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin33",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin33(0)__PA,
            oe => open,
            pad_in => Pin33(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin34:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7445b48a-b2e0-467b-b3e0-3cf4e1d4fce3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin34(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin34",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin34(0)__PA,
            oe => open,
            pad_in => Pin34(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin35:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b405468e-7903-467e-8d85-c86288d3848f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin35(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin35",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin35(0)__PA,
            oe => open,
            pad_in => Pin35(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin37:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "600e5e7b-f973-4db3-94bf-8ebaf40edd89",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin37(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin37",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin37(0)__PA,
            oe => open,
            pad_in => Pin37(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin38:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8bcff14f-287f-435b-a7ae-7c66a3ac1d10",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin38(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin38",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin38(0)__PA,
            oe => open,
            pad_in => Pin38(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin39:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9b9f3737-fc95-4a0e-8de4-2cc2cfeefae2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin39(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin39",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin39(0)__PA,
            oe => open,
            pad_in => Pin39(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b20ee622-3295-4bb0-94a9-7d964e7fad22",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin4(0)__PA,
            oe => open,
            pad_in => Pin4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "10feecd3-ed47-4ac5-8d39-029b903bc7f3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin5(0)__PA,
            oe => open,
            pad_in => Pin5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8d47b6e8-182d-4bb2-95c0-5d903820ee01",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin9(0)__PA,
            oe => open,
            pad_in => Pin9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Telit_ON:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "232f1f8a-9b91-4ce4-bd8a-6419034a1e6e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Telit_ON(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Telit_ON",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Telit_ON(0)__PA,
            oe => open,
            pad_in => Telit_ON(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Telit_PWR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8f327fed-75a1-4316-8403-d71df626d1f2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Telit_PWR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Telit_PWR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Telit_PWR(0)__PA,
            oe => open,
            pad_in => Telit_PWR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Telit_RST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f534d43e-a4eb-48dd-9793-d0c8ce20326a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Telit_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Telit_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Telit_RST(0)__PA,
            oe => open,
            pad_in => Telit_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Telit_isr_rx:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_15,
            clock => ClockBlock_BUS_CLK);

    Telit_rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Telit_rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Telit_rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Telit_rx(0)__PA,
            oe => open,
            fb => Net_13,
            pad_in => Telit_rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Telit_tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "63cc61b4-1f44-41ce-b02b-fc30a1a6603b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Telit_tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Telit_tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Telit_tx(0)__PA,
            oe => Net_752,
            pin_input => Net_403,
            pad_out => Telit_tx(0)_PAD,
            pad_in => Telit_tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Ultrasonic_ON:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b472bff4-bd9c-470e-af29-40c2edc591db",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Ultrasonic_ON(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Ultrasonic_ON",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Ultrasonic_ON(0)__PA,
            oe => open,
            pad_in => Ultrasonic_ON(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VBAT_READ_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8c419210-f1b9-4d89-9fc7-45a59d4e71ff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VBAT_READ_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VBAT_READ_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => VBAT_READ_EN(0)__PA,
            oe => open,
            pad_in => VBAT_READ_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Telit_ControlReg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Telit_ControlReg:control_7\,
            control_6 => \Telit_ControlReg:control_6\,
            control_5 => \Telit_ControlReg:control_5\,
            control_4 => \Telit_ControlReg:control_4\,
            control_3 => \Telit_ControlReg:control_3\,
            control_2 => \Telit_ControlReg:control_2\,
            control_1 => \Telit_ControlReg:control_1\,
            control_0 => Net_752,
            busclk => ClockBlock_BUS_CLK);

    \Telit_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \Telit_UART:BUART:counter_load_not\,
            main_0 => \Telit_UART:BUART:tx_state_1\,
            main_1 => \Telit_UART:BUART:tx_state_0\,
            main_2 => \Telit_UART:BUART:tx_state_2\,
            main_3 => \Telit_UART:BUART:tx_bitclk\);

    \Telit_UART:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Telit_UART:BUART:rx_address_detected\,
            clock_0 => \Telit_UART:Net_9\);

    \Telit_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_bitclk_enable\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:rx_count_2\,
            main_1 => \Telit_UART:BUART:rx_count_1\,
            main_2 => \Telit_UART:BUART:rx_count_0\);

    \Telit_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_counter_load\,
            main_0 => \Telit_UART:BUART:rx_address_detected\,
            main_1 => \Telit_UART:BUART:rx_state_0\,
            main_2 => \Telit_UART:BUART:rx_state_3\,
            main_3 => \Telit_UART:BUART:rx_state_2\);

    \Telit_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_last\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13);

    \Telit_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_load_fifo\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:rx_address_detected\,
            main_1 => \Telit_UART:BUART:rx_state_0\,
            main_2 => \Telit_UART:BUART:rx_bitclk_enable\,
            main_3 => \Telit_UART:BUART:rx_state_3\,
            main_4 => \Telit_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Telit_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_postpoll\,
            main_0 => Net_13,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \Telit_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_1) + (!main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_1) + (main_2 * !main_4 * !main_5 * !main_1 * !main_8 * !main_9) + (main_2 * !main_4 * !main_5 * !main_1 * !main_8 * !main_10)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_state_0\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13,
            main_1 => \Telit_UART:BUART:rx_address_detected\,
            main_2 => \Telit_UART:BUART:rx_state_0\,
            main_3 => \Telit_UART:BUART:rx_bitclk_enable\,
            main_4 => \Telit_UART:BUART:rx_state_3\,
            main_5 => \Telit_UART:BUART:rx_state_2\,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \Telit_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_1 * main_6) + (!main_2 * main_3 * main_4 * !main_1) + (!main_2 * main_3 * main_5 * !main_1) + (main_2 * !main_4 * !main_5 * !main_1 * !main_7 * !main_8) + (main_2 * !main_4 * !main_5 * !main_1 * !main_7 * !main_9)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_state_2\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13,
            main_1 => \Telit_UART:BUART:rx_address_detected\,
            main_2 => \Telit_UART:BUART:rx_state_0\,
            main_3 => \Telit_UART:BUART:rx_bitclk_enable\,
            main_4 => \Telit_UART:BUART:rx_state_3\,
            main_5 => \Telit_UART:BUART:rx_state_2\,
            main_6 => \Telit_UART:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \Telit_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_state_3\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:rx_address_detected\,
            main_1 => \Telit_UART:BUART:rx_state_0\,
            main_2 => \Telit_UART:BUART:rx_bitclk_enable\,
            main_3 => \Telit_UART:BUART:rx_state_3\,
            main_4 => \Telit_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Telit_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:rx_address_detected\,
            main_1 => \Telit_UART:BUART:rx_state_0\,
            main_2 => \Telit_UART:BUART:rx_state_3\,
            main_3 => \Telit_UART:BUART:rx_state_2\);

    \Telit_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_1) + (!main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * !main_1)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_status_3\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => Net_13,
            main_1 => \Telit_UART:BUART:rx_address_detected\,
            main_2 => \Telit_UART:BUART:rx_state_0\,
            main_3 => \Telit_UART:BUART:rx_bitclk_enable\,
            main_4 => \Telit_UART:BUART:rx_state_3\,
            main_5 => \Telit_UART:BUART:rx_state_2\,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \Telit_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_status_4\,
            main_0 => \Telit_UART:BUART:rx_load_fifo\,
            main_1 => \Telit_UART:BUART:rx_fifofull\);

    \Telit_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Telit_UART:BUART:rx_status_5\,
            main_0 => \Telit_UART:BUART:rx_fifonotempty\,
            main_1 => \Telit_UART:BUART:rx_state_stop1_reg\);

    \Telit_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Telit_UART:Net_9\,
            reset => open,
            load => \Telit_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \Telit_UART:BUART:rx_count_2\,
            count_1 => \Telit_UART:BUART:rx_count_1\,
            count_0 => \Telit_UART:BUART:rx_count_0\,
            tc => \Telit_UART:BUART:rx_count7_tc\);

    \Telit_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Telit_UART:Net_9\,
            cs_addr_2 => \Telit_UART:BUART:rx_address_detected\,
            cs_addr_1 => \Telit_UART:BUART:rx_state_0\,
            cs_addr_0 => \Telit_UART:BUART:rx_bitclk_enable\,
            route_si => \Telit_UART:BUART:rx_postpoll\,
            f0_load => \Telit_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Telit_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Telit_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Telit_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Telit_UART:Net_9\,
            status_6 => open,
            status_5 => \Telit_UART:BUART:rx_status_5\,
            status_4 => \Telit_UART:BUART:rx_status_4\,
            status_3 => \Telit_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_15);

    \Telit_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Telit_UART:Net_9\,
            cs_addr_2 => \Telit_UART:BUART:tx_state_1\,
            cs_addr_1 => \Telit_UART:BUART:tx_state_0\,
            cs_addr_0 => \Telit_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \Telit_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Telit_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Telit_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Telit_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            reset => open,
            clock => \Telit_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Telit_UART:BUART:tx_fifo_notfull\,
            status_2 => \Telit_UART:BUART:tx_status_2\,
            status_1 => \Telit_UART:BUART:tx_fifo_empty\,
            status_0 => \Telit_UART:BUART:tx_status_0\);

    \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Telit_UART:Net_9\,
            cs_addr_0 => \Telit_UART:BUART:counter_load_not\,
            cl0_comb => \Telit_UART:BUART:tx_bitclk_dp\,
            cl1_comb => \Telit_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Telit_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_bitclk\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:tx_bitclk_dp\);

    \Telit_UART:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_bitclk_enable_pre\,
            main_0 => \Telit_UART:BUART:tx_bitclk_dp\);

    \Telit_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_state_0\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:tx_state_1\,
            main_1 => \Telit_UART:BUART:tx_state_0\,
            main_2 => \Telit_UART:BUART:tx_fifo_empty\,
            main_3 => \Telit_UART:BUART:tx_state_2\,
            main_4 => \Telit_UART:BUART:tx_bitclk\);

    \Telit_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_state_1\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:tx_state_1\,
            main_1 => \Telit_UART:BUART:tx_state_0\,
            main_2 => \Telit_UART:BUART:tx_state_2\,
            main_3 => \Telit_UART:BUART:tx_bitclk\,
            main_4 => \Telit_UART:BUART:tx_counter_dp\);

    \Telit_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_state_2\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:tx_state_1\,
            main_1 => \Telit_UART:BUART:tx_state_0\,
            main_2 => \Telit_UART:BUART:tx_state_2\,
            main_3 => \Telit_UART:BUART:tx_bitclk\,
            main_4 => \Telit_UART:BUART:tx_counter_dp\);

    \Telit_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_status_0\,
            main_0 => \Telit_UART:BUART:tx_state_1\,
            main_1 => \Telit_UART:BUART:tx_state_0\,
            main_2 => \Telit_UART:BUART:tx_fifo_empty\,
            main_3 => \Telit_UART:BUART:tx_state_2\,
            main_4 => \Telit_UART:BUART:tx_bitclk\);

    \Telit_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Telit_UART:BUART:tx_status_2\,
            main_0 => \Telit_UART:BUART:tx_fifo_notfull\);

    \Telit_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \Telit_UART:BUART:txn\,
            clock_0 => \Telit_UART:Net_9\,
            main_0 => \Telit_UART:BUART:txn\,
            main_1 => \Telit_UART:BUART:tx_state_1\,
            main_2 => \Telit_UART:BUART:tx_state_0\,
            main_3 => \Telit_UART:BUART:tx_shift_out\,
            main_4 => \Telit_UART:BUART:tx_state_2\,
            main_5 => \Telit_UART:BUART:tx_bitclk\,
            main_6 => \Telit_UART:BUART:tx_counter_dp\);

    \uart_ultrasonic:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:pollcount_0\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:rx_count_2\,
            main_2 => \uart_ultrasonic:BUART:rx_count_1\,
            main_3 => \uart_ultrasonic:BUART:pollcount_0\);

    \uart_ultrasonic:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:pollcount_1\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:rx_count_2\,
            main_2 => \uart_ultrasonic:BUART:rx_count_1\,
            main_3 => \uart_ultrasonic:BUART:pollcount_1\,
            main_4 => \uart_ultrasonic:BUART:pollcount_0\);

    \uart_ultrasonic:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_address_detected\,
            clock_0 => \uart_ultrasonic:Net_9\);

    \uart_ultrasonic:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => \uart_ultrasonic:BUART:rx_count_2\,
            main_1 => \uart_ultrasonic:BUART:rx_count_1\,
            main_2 => \uart_ultrasonic:BUART:rx_count_0\);

    \uart_ultrasonic:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_counter_load\,
            main_0 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_1 => \uart_ultrasonic:BUART:rx_state_0\,
            main_2 => \uart_ultrasonic:BUART:rx_state_3\,
            main_3 => \uart_ultrasonic:BUART:rx_state_2\);

    \uart_ultrasonic:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_last\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444);

    \uart_ultrasonic:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_load_fifo\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_1 => \uart_ultrasonic:BUART:rx_state_0\,
            main_2 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            main_3 => \uart_ultrasonic:BUART:rx_state_3\,
            main_4 => \uart_ultrasonic:BUART:rx_state_2\,
            main_5 => \uart_ultrasonic:BUART:rx_count_6\,
            main_6 => \uart_ultrasonic:BUART:rx_count_5\,
            main_7 => \uart_ultrasonic:BUART:rx_count_4\);

    \uart_ultrasonic:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_postpoll\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:pollcount_1\,
            main_2 => \uart_ultrasonic:BUART:pollcount_0\);

    \uart_ultrasonic:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_1) + (!main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10 * !main_1) + (main_2 * !main_4 * !main_5 * !main_6 * !main_7 * !main_1) + (main_2 * !main_4 * !main_5 * !main_6 * !main_8 * !main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_state_0\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_2 => \uart_ultrasonic:BUART:rx_state_0\,
            main_3 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            main_4 => \uart_ultrasonic:BUART:rx_state_3\,
            main_5 => \uart_ultrasonic:BUART:rx_state_2\,
            main_6 => \uart_ultrasonic:BUART:rx_count_6\,
            main_7 => \uart_ultrasonic:BUART:rx_count_5\,
            main_8 => \uart_ultrasonic:BUART:rx_count_4\,
            main_9 => \uart_ultrasonic:BUART:pollcount_1\,
            main_10 => \uart_ultrasonic:BUART:pollcount_0\);

    \uart_ultrasonic:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_1 * main_9) + (!main_2 * main_3 * main_4 * !main_1) + (!main_2 * main_3 * main_5 * !main_1) + (main_2 * !main_4 * !main_5 * !main_6 * !main_7 * !main_1) + (main_2 * !main_4 * !main_5 * !main_6 * !main_8 * !main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_state_2\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_2 => \uart_ultrasonic:BUART:rx_state_0\,
            main_3 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            main_4 => \uart_ultrasonic:BUART:rx_state_3\,
            main_5 => \uart_ultrasonic:BUART:rx_state_2\,
            main_6 => \uart_ultrasonic:BUART:rx_count_6\,
            main_7 => \uart_ultrasonic:BUART:rx_count_5\,
            main_8 => \uart_ultrasonic:BUART:rx_count_4\,
            main_9 => \uart_ultrasonic:BUART:rx_last\);

    \uart_ultrasonic:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_state_3\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_1 => \uart_ultrasonic:BUART:rx_state_0\,
            main_2 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            main_3 => \uart_ultrasonic:BUART:rx_state_3\,
            main_4 => \uart_ultrasonic:BUART:rx_state_2\,
            main_5 => \uart_ultrasonic:BUART:rx_count_6\,
            main_6 => \uart_ultrasonic:BUART:rx_count_5\,
            main_7 => \uart_ultrasonic:BUART:rx_count_4\);

    \uart_ultrasonic:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_state_stop1_reg\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_1 => \uart_ultrasonic:BUART:rx_state_0\,
            main_2 => \uart_ultrasonic:BUART:rx_state_3\,
            main_3 => \uart_ultrasonic:BUART:rx_state_2\);

    \uart_ultrasonic:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_1) + (!main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * !main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_status_3\,
            clock_0 => \uart_ultrasonic:Net_9\,
            main_0 => Net_444,
            main_1 => \uart_ultrasonic:BUART:rx_address_detected\,
            main_2 => \uart_ultrasonic:BUART:rx_state_0\,
            main_3 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            main_4 => \uart_ultrasonic:BUART:rx_state_3\,
            main_5 => \uart_ultrasonic:BUART:rx_state_2\,
            main_6 => \uart_ultrasonic:BUART:pollcount_1\,
            main_7 => \uart_ultrasonic:BUART:pollcount_0\);

    \uart_ultrasonic:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_status_4\,
            main_0 => \uart_ultrasonic:BUART:rx_load_fifo\,
            main_1 => \uart_ultrasonic:BUART:rx_fifofull\);

    \uart_ultrasonic:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \uart_ultrasonic:BUART:rx_status_5\,
            main_0 => \uart_ultrasonic:BUART:rx_fifonotempty\,
            main_1 => \uart_ultrasonic:BUART:rx_state_stop1_reg\);

    \uart_ultrasonic:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \uart_ultrasonic:Net_9\,
            reset => open,
            load => \uart_ultrasonic:BUART:rx_counter_load\,
            enable => open,
            count_6 => \uart_ultrasonic:BUART:rx_count_6\,
            count_5 => \uart_ultrasonic:BUART:rx_count_5\,
            count_4 => \uart_ultrasonic:BUART:rx_count_4\,
            count_3 => \uart_ultrasonic:BUART:rx_count_3\,
            count_2 => \uart_ultrasonic:BUART:rx_count_2\,
            count_1 => \uart_ultrasonic:BUART:rx_count_1\,
            count_0 => \uart_ultrasonic:BUART:rx_count_0\,
            tc => \uart_ultrasonic:BUART:rx_count7_tc\);

    \uart_ultrasonic:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \uart_ultrasonic:Net_9\,
            cs_addr_2 => \uart_ultrasonic:BUART:rx_address_detected\,
            cs_addr_1 => \uart_ultrasonic:BUART:rx_state_0\,
            cs_addr_0 => \uart_ultrasonic:BUART:rx_bitclk_enable\,
            route_si => \uart_ultrasonic:BUART:rx_postpoll\,
            f0_load => \uart_ultrasonic:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \uart_ultrasonic:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \uart_ultrasonic:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \uart_ultrasonic:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \uart_ultrasonic:Net_9\,
            status_6 => open,
            status_5 => \uart_ultrasonic:BUART:rx_status_5\,
            status_4 => \uart_ultrasonic:BUART:rx_status_4\,
            status_3 => \uart_ultrasonic:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_452);

    isr_byte_ultrasonic_rx:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_452,
            clock => ClockBlock_BUS_CLK);

    sleep_isr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CTW_OUT,
            clock => ClockBlock_BUS_CLK);

    ultrasonic_uart_rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "66b27423-8749-45bd-8b67-43430f75b58c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ultrasonic_uart_rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ultrasonic_uart_rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ultrasonic_uart_rx(0)__PA,
            oe => open,
            fb => Net_444,
            pad_in => ultrasonic_uart_rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

END __DEFAULT__;
