--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml cbmia_top.twx cbmia_top.ncd -o cbmia_top.twr cbmia_top.pcf

Design file:              cbmia_top.ncd
Physical constraint file: cbmia_top.pcf
Device,package,speed:     xc3s1500,fg456,-4 (PRODUCTION 1.39 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;

 318593 paths analyzed, 13653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.279ns.
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11 (SLICE_X36Y71.G3), 2099 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_2 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.279ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_2 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<3>
                                                       cmp_plx_to_mem_interface/LAReg_2
    SLICE_X52Y76.F2      net (fanout=24)       3.523   cmp_plx_to_mem_interface/LAReg<2>
    SLICE_X52Y76.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<0>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<0>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>_22
    SLICE_X52Y77.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
    SLICE_X52Y77.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X46Y109.F1     net (fanout=16)       2.764   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X46Y109.X      Tilo                  0.608   N511
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>80_SW0
    SLICE_X45Y109.G2     net (fanout=1)        0.491   N511
    SLICE_X45Y109.X      Tif5x                 0.911   N712
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1
    SLICE_X43Y105.F4     net (fanout=1)        0.674   N712
    SLICE_X43Y105.X      Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.F3      net (fanout=1)        2.266   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164
    SLICE_X36Y71.G3      net (fanout=1)        0.371   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164/O
    SLICE_X36Y71.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    -------------------------------------------------  ---------------------------
    Total                                     21.279ns (6.283ns logic, 14.996ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_8_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.682ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.465 - 0.473)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_8_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_8_5
                                                       cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.F1      net (fanout=28)       3.046   cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<2>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X46Y109.F1     net (fanout=16)       2.764   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X46Y109.X      Tilo                  0.608   N511
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>80_SW0
    SLICE_X45Y109.G2     net (fanout=1)        0.491   N511
    SLICE_X45Y109.X      Tif5x                 0.911   N712
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1
    SLICE_X43Y105.F4     net (fanout=1)        0.674   N712
    SLICE_X43Y105.X      Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.F3      net (fanout=1)        2.266   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164
    SLICE_X36Y71.G3      net (fanout=1)        0.371   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164/O
    SLICE_X36Y71.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    -------------------------------------------------  ---------------------------
    Total                                     20.682ns (6.163ns logic, 14.519ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.602ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X52Y77.G1      net (fanout=83)       2.954   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X52Y77.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<3>16
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X46Y109.F1     net (fanout=16)       2.764   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X46Y109.X      Tilo                  0.608   N511
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>80_SW0
    SLICE_X45Y109.G2     net (fanout=1)        0.491   N511
    SLICE_X45Y109.X      Tif5x                 0.911   N712
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>81_SW1
    SLICE_X43Y105.F4     net (fanout=1)        0.674   N712
    SLICE_X43Y105.X      Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.F3      net (fanout=1)        2.266   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>98
    SLICE_X36Y71.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164
    SLICE_X36Y71.G3      net (fanout=1)        0.371   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>164/O
    SLICE_X36Y71.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<11>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<11>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_11
    -------------------------------------------------  ---------------------------
    Total                                     20.602ns (6.175ns logic, 14.427ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (SLICE_X37Y77.G1), 2099 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_2 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.123ns (0.311 - 0.434)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_2 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<3>
                                                       cmp_plx_to_mem_interface/LAReg_2
    SLICE_X52Y76.F2      net (fanout=24)       3.523   cmp_plx_to_mem_interface/LAReg<2>
    SLICE_X52Y76.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<0>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<0>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>_22
    SLICE_X52Y77.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
    SLICE_X52Y77.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X53Y112.F2     net (fanout=16)       1.697   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X53Y112.X      Tilo                  0.551   N493
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>80_SW0
    SLICE_X54Y113.G2     net (fanout=1)        0.587   N493
    SLICE_X54Y113.X      Tif5x                 0.968   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X46Y104.F1     net (fanout=1)        1.716   N685
    SLICE_X46Y104.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.F3      net (fanout=1)        2.127   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X37Y77.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X37Y77.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     21.123ns (6.226ns logic, 14.897ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_8_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.526ns (Levels of Logic = 8)
  Clock Path Skew:      -0.162ns (0.311 - 0.473)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_8_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_8_5
                                                       cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.F1      net (fanout=28)       3.046   cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<2>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X53Y112.F2     net (fanout=16)       1.697   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X53Y112.X      Tilo                  0.551   N493
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>80_SW0
    SLICE_X54Y113.G2     net (fanout=1)        0.587   N493
    SLICE_X54Y113.X      Tif5x                 0.968   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X46Y104.F1     net (fanout=1)        1.716   N685
    SLICE_X46Y104.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.F3      net (fanout=1)        2.127   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X37Y77.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X37Y77.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     20.526ns (6.106ns logic, 14.420ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.446ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.311 - 0.330)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X52Y77.G1      net (fanout=83)       2.954   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X52Y77.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<3>16
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X53Y112.F2     net (fanout=16)       1.697   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X53Y112.X      Tilo                  0.551   N493
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>80_SW0
    SLICE_X54Y113.G2     net (fanout=1)        0.587   N493
    SLICE_X54Y113.X      Tif5x                 0.968   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X46Y104.F1     net (fanout=1)        1.716   N685
    SLICE_X46Y104.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.F3      net (fanout=1)        2.127   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X37Y77.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X37Y77.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X37Y77.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     20.446ns (6.118ns logic, 14.328ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2 (SLICE_X32Y82.G1), 2099 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_2 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.810ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.289 - 0.434)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_2 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<3>
                                                       cmp_plx_to_mem_interface/LAReg_2
    SLICE_X52Y76.F2      net (fanout=24)       3.523   cmp_plx_to_mem_interface/LAReg<2>
    SLICE_X52Y76.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<0>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<0>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>_22
    SLICE_X52Y77.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<1>23
    SLICE_X52Y77.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X51Y113.G2     net (fanout=16)       1.632   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X51Y113.Y      Tilo                  0.551   N517
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>80_SW0
    SLICE_X44Y112.G2     net (fanout=1)        0.958   N503
    SLICE_X44Y112.X      Tif5x                 0.968   N700
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1
    SLICE_X44Y107.F2     net (fanout=1)        1.192   N700
    SLICE_X44Y107.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.F1      net (fanout=1)        2.014   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164
    SLICE_X32Y82.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164/O
    SLICE_X32Y82.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    -------------------------------------------------  ---------------------------
    Total                                     20.810ns (6.340ns logic, 14.470ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_8_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.213ns (Levels of Logic = 8)
  Clock Path Skew:      -0.184ns (0.289 - 0.473)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_8_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_8_5
                                                       cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.F1      net (fanout=28)       3.046   cmp_plx_to_mem_interface/LAReg_8_5
    SLICE_X52Y77.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<2>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X51Y113.G2     net (fanout=16)       1.632   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X51Y113.Y      Tilo                  0.551   N517
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>80_SW0
    SLICE_X44Y112.G2     net (fanout=1)        0.958   N503
    SLICE_X44Y112.X      Tif5x                 0.968   N700
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1
    SLICE_X44Y107.F2     net (fanout=1)        1.192   N700
    SLICE_X44Y107.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.F1      net (fanout=1)        2.014   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164
    SLICE_X32Y82.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164/O
    SLICE_X32Y82.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    -------------------------------------------------  ---------------------------
    Total                                     20.213ns (6.220ns logic, 13.993ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.133ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.289 - 0.330)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X52Y77.G1      net (fanout=83)       2.954   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X52Y77.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<3>16
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_20
    SLICE_X52Y78.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>19
    SLICE_X52Y78.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_18
    SLICE_X61Y106.G2     net (fanout=19)       4.907   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0024
    SLICE_X61Y106.Y      Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X51Y113.G2     net (fanout=16)       1.632   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X51Y113.Y      Tilo                  0.551   N517
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>80_SW0
    SLICE_X44Y112.G2     net (fanout=1)        0.958   N503
    SLICE_X44Y112.X      Tif5x                 0.968   N700
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>81_SW1
    SLICE_X44Y107.F2     net (fanout=1)        1.192   N700
    SLICE_X44Y107.X      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.F1      net (fanout=1)        2.014   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>98
    SLICE_X32Y82.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164
    SLICE_X32Y82.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>164/O
    SLICE_X32Y82.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<2>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<2>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_2
    -------------------------------------------------  ---------------------------
    Total                                     20.133ns (6.232ns logic, 13.901ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/unique_id_53 (SLICE_X83Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_one_wire_ds1822/Id_53 (FF)
  Destination:          cmp_mil1553_core/unique_id_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.185 - 0.120)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_one_wire_ds1822/Id_53 to cmp_mil1553_core/unique_id_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y52.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_one_wire_ds1822/Id<53>
                                                       cmp_mil1553_core/cmp_one_wire_ds1822/Id_53
    SLICE_X83Y55.BX      net (fanout=1)        0.487   cmp_mil1553_core/cmp_one_wire_ds1822/Id<53>
    SLICE_X83Y55.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/unique_id<53>
                                                       cmp_mil1553_core/unique_id_53
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_27 (SLICE_X75Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_28 (FF)
  Destination:          cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.193 - 0.134)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_28 to cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y52.YQ      Tcko                  0.576   cmp_mil1553_core/cmp_one_wire_ds1822/cmRg<29>
                                                       cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_28
    SLICE_X75Y55.BX      net (fanout=2)        0.505   cmp_mil1553_core/cmp_one_wire_ds1822/cmRg<28>
    SLICE_X75Y55.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/cmp_one_wire_ds1822/cmRg<27>
                                                       cmp_mil1553_core/cmp_one_wire_ds1822/cmRg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.293ns logic, 0.505ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/unique_id_3 (SLICE_X42Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_one_wire_ds1822/Id_3 (FF)
  Destination:          cmp_mil1553_core/unique_id_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.590 - 0.536)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_one_wire_ds1822/Id_3 to cmp_mil1553_core/unique_id_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_one_wire_ds1822/Id<3>
                                                       cmp_mil1553_core/cmp_one_wire_ds1822/Id_3
    SLICE_X42Y63.BX      net (fanout=1)        0.513   cmp_mil1553_core/cmp_one_wire_ds1822/Id<3>
    SLICE_X42Y63.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/unique_id<3>
                                                       cmp_mil1553_core/unique_id_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.064ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.968ns (Twpl)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X62Y23.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.064ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.968ns (Twph)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X62Y23.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.064ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.936ns (516.529MHz) (Tcp)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X62Y23.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   21.279|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318593 paths, 0 nets, and 27805 connections

Design statistics:
   Minimum period:  21.279ns{1}   (Maximum frequency:  46.995MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 25 15:08:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



