##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.52 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.52 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 46.67 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: PID_CLK                      | N/A                   | Target: 0.10 MHz    | 
Clock: PID_CLK(fixed-function)      | N/A                   | Target: 0.10 MHz    | 
Clock: UI_CLK                       | N/A                   | Target: 0.00 MHz    | 
Clock: UI_CLK(fixed-function)       | N/A                   | Target: 0.00 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyBUS_CLK      41666.7          20239       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
QUAD_A(0)_PAD  15772         CyBUS_CLK:R       
QUAD_B(0)_PAD  14431         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
ENC_B(0)_PAD      25394         CyBUS_CLK:R                  
ENC_G(0)_PAD      22695         CyBUS_CLK:R                  
ENC_R(0)_PAD      23902         CyBUS_CLK:R                  
LCD_B(0)_PAD      25617         CyBUS_CLK:R                  
LCD_G(0)_PAD      25227         CyBUS_CLK:R                  
LCD_R(0)_PAD      24869         CyBUS_CLK:R                  
SCL(0)_PAD:out    25114         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out    25529         CyBUS_CLK(fixed-function):R  
X_DIR_OUT(0)_PAD  24510         CyBUS_CLK:R                  
X_PWM_OUT(0)_PAD  25038         CyBUS_CLK:R                  
Y_DIR_OUT(0)_PAD  23982         CyBUS_CLK:R                  
Y_PWM_OUT(0)_PAD  30811         CyBUS_CLK:R                  
Z_DIR_OUT(0)_PAD  24401         CyBUS_CLK:R                  
Z_PWM_OUT(0)_PAD  31560         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  23539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2610  12067  23539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 24553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13604
-------------------------------------   ----- 
End-of-path arrival time (ps)           13604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell33   1250   1250  24553  RISE       1
\QuadDec:Net_1251_split\/main_6  macrocell25   6093   7343  24553  RISE       1
\QuadDec:Net_1251_split\/q       macrocell25   3350  10693  24553  RISE       1
\QuadDec:Net_1251\/main_7        macrocell20   2911  13604  24553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11714  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11714  25722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                                    macrocell27     1250   1250  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2590   3840  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7190  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2627   9817  25790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                                    macrocell27     1250   1250  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2590   3840  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7190  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2625   9815  25792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2942   6442  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11572  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11572  25865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2942   6442  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11572  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11572  25865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13894
-------------------------------------   ----- 
End-of-path arrival time (ps)           13894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      3534   6924  27273  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350  10274  27273  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    3620  13894  27273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      4712   8212  27277  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  11562  27277  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2328  13889  27277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      2596   6226  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350   9576  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2942  12519  28648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \X_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25722  RISE       1
\X_PWM:PWMUDB:status_2\/main_1          macrocell8      3099   6599  28905  RISE       1
\X_PWM:PWMUDB:status_2\/q               macrocell8      3350   9949  28905  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2313  12262  28905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Y_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\Y_PWM:PWMUDB:status_2\/main_1          macrocell10     3064   6564  28949  RISE       1
\Y_PWM:PWMUDB:status_2\/q               macrocell10     3350   9914  28949  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2303  12217  28949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Z_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25865  RISE       1
\Z_PWM:PWMUDB:status_2\/main_1          macrocell12     3064   6564  28949  RISE       1
\Z_PWM:PWMUDB:status_2\/q               macrocell12     3350   9914  28949  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2303  12217  28949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell5        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  29022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3059   6559  29048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3059   6559  29048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 29125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12042
-------------------------------------   ----- 
End-of-path arrival time (ps)           12042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell20    1250   1250  25613  RISE       1
\QuadDec:Net_611\/main_1            macrocell7     5189   6439  29125  RISE       1
\QuadDec:Net_611\/q                 macrocell7     3350   9789  29125  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   2254  12042  29125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 29126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell20    1250   1250  25613  RISE       1
\QuadDec:Net_530\/main_1            macrocell6     5178   6428  29126  RISE       1
\QuadDec:Net_530\/q                 macrocell6     3350   9778  29126  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   2263  12041  29126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 29157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell20     1250   1250  25613  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5200   6450  29157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2942   6442  29165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25865  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2942   6442  29165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25722  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2924   6424  29183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 29540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell31   1250   1250  27549  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell33   7367   8617  29540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell22     4712   8212  29945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0          macrocell22         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell20     1250   1250  25613  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4273   5523  30084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 30107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell33   1250   1250  24553  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell31   6800   8050  30107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 30122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell33   1250   1250  24553  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell32   6785   8035  30122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 30248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q       macrocell20   1250   1250  25613  RISE       1
\QuadDec:Net_1251\/main_0  macrocell20   6658   7908  30248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 30428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell31   1250   1250  27549  RISE       1
\QuadDec:Net_1203\/main_4   macrocell27   6478   7728  30428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 30428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell31   1250   1250  27549  RISE       1
\QuadDec:Net_1260\/main_1   macrocell30   6478   7728  30428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 30449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  26722  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell33   6458   7708  30449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  25330  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell32   6246   7496  30661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 30984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell31   1250   1250  27549  RISE       1
\QuadDec:Net_1251\/main_4   macrocell20   5922   7172  30984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  27814  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3274   4524  31083  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  27796  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3261   4511  31096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  27814  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3243   4493  31114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  27796  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3224   4474  31133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Net_1275\/main_1
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 31232p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20308  RISE       1
\QuadDec:Net_1275\/main_1                             macrocell23     3534   6924  31232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Net_1275\/main_0
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 31288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Net_1275\/main_0                             macrocell23     3369   6869  31288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_409/main_1
Capture Clock  : Net_409/clock_0
Path slack     : 31310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  31310  RISE       1
Net_409/main_1                         macrocell37     3097   6847  31310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_409/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \X_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \X_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  31310  RISE       1
\X_PWM:PWMUDB:status_0\/main_1         macrocell36     3087   6837  31320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 31338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  26722  RISE       1
\QuadDec:Net_1203\/main_2         macrocell27   5569   6819  31338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 31350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  26722  RISE       1
\QuadDec:Net_1251\/main_2         macrocell20   5557   6807  31350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20308  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell21     3389   6779  31377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0           macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \X_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \X_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  31310  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  31310  RISE       1
\X_PWM:PWMUDB:prevCompare1\/main_0     macrocell35     2949   6699  31458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6189   9689  31477  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 31572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  25330  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell31   5335   6585  31572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  28290  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2785   4035  31572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  28290  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2766   4016  31590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_6
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell33   1250   1250  24553  RISE       1
\QuadDec:Net_1203\/main_6     macrocell27   5269   6519  31637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell33   1250   1250  24553  RISE       1
\QuadDec:Net_1260\/main_3     macrocell30   5269   6519  31637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 31646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell33   1250   1250  24553  RISE       1
\QuadDec:Net_1251\/main_6     macrocell20   5261   6511  31646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Y_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Y_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31807  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/main_0     macrocell39     2600   6350  31807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Y_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Y_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31807  RISE       1
\Y_PWM:PWMUDB:status_0\/main_1         macrocell40     2600   6350  31807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_198/main_1
Capture Clock  : Net_198/clock_0
Path slack     : 31807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31807  RISE       1
Net_198/main_1                         macrocell45     2600   6350  31807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_198/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_115/main_1
Capture Clock  : Net_115/clock_0
Path slack     : 31821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31807  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31807  RISE       1
Net_115/main_1                         macrocell41     2586   6336  31821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Z_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Z_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31807  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/main_0     macrocell43     2586   6336  31821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Z_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Z_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31807  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31807  RISE       1
\Z_PWM:PWMUDB:status_0\/main_1         macrocell44     2586   6336  31821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28648  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell24     2605   6235  31922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 31931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q             macrocell30   1250   1250  22283  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell31   4975   6225  31931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 32157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell32   1250   1250  27586  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell33   4750   6000  32157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 32309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell30   1250   1250  22283  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell33   4598   5848  32309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 32388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell30   1250   1250  22283  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell32   4518   5768  32388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 32426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  26722  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell31   4481   5731  32426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 32506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell31    1250   1250  27549  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   7410   8660  32506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 32650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  25330  RISE       1
\QuadDec:Net_1251\/main_3         macrocell20   4256   5506  32650  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 32934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell32   1250   1250  27586  RISE       1
\QuadDec:Net_1251\/main_5     macrocell20   3973   5223  32934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 33046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell32   1250   1250  27586  RISE       1
\QuadDec:Net_1203\/main_5     macrocell27   3860   5110  33046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 33046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell32   1250   1250  27586  RISE       1
\QuadDec:Net_1260\/main_2     macrocell30   3860   5110  33046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q       macrocell28   1250   1250  26722  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell28   3502   4752  33405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 33405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  26722  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell32   3502   4752  33405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 33480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  25330  RISE       1
\QuadDec:Net_1203\/main_3         macrocell27   3426   4676  33480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_198/main_0
Capture Clock  : Net_198/clock_0
Path slack     : 33643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  27814  RISE       1
Net_198/main_0                   macrocell45   3264   4514  33643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_198/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_409/main_0
Capture Clock  : Net_409/clock_0
Path slack     : 33659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  27796  RISE       1
Net_409/main_0                   macrocell37   3248   4498  33659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_409/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 33809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell31   1250   1250  27549  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell31   3098   4348  33809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 33844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell32   1250   1250  27586  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell31   3063   4313  33844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 33939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell31   1250   1250  27549  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell32   2968   4218  33939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 33972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell32   1250   1250  27586  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell32   2935   4185  33972  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 34094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell30   1250   1250  22283  RISE       1
\QuadDec:Net_1251\/main_1  macrocell20   2813   4063  34094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 34107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell30   1250   1250  22283  RISE       1
\QuadDec:Net_1203\/main_0  macrocell27   2799   4049  34107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 34107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell30   1250   1250  22283  RISE       1
\QuadDec:Net_1260\/main_0  macrocell30   2799   4049  34107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell17   1250   1250  34205  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell29   2702   3952  34205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell17   1250   1250  34205  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell18   2676   3926  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                              macrocell27   1250   1250  22490  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell26   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0           macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q       macrocell27   1250   1250  22490  RISE       1
\QuadDec:Net_1203\/main_1  macrocell27   2590   3840  34316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 34380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell33   1250   1250  24553  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell33   2527   3777  34380  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q       macrocell29   1250   1250  25330  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell29   2525   3775  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  25330  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell33   2525   3775  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell16   1250   1250  34597  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell28   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_115/main_0
Capture Clock  : Net_115/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  28290  RISE       1
Net_115/main_0                   macrocell41   2307   3557  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:prevCompare1\/q
Path End       : \X_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \X_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:prevCompare1\/q   macrocell35   1250   1250  34607  RISE       1
\X_PWM:PWMUDB:status_0\/main_0  macrocell36   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell15   1250   1250  34612  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell16   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell15   1250   1250  34612  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell28   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:prevCompare1\/q
Path End       : \Y_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Y_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  34612  RISE       1
\Y_PWM:PWMUDB:status_0\/main_0  macrocell40   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:prevCompare1\/q
Path End       : \Z_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Z_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  34613  RISE       1
\Z_PWM:PWMUDB:status_0\/main_0  macrocell44   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell14   1250   1250  34619  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell15   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell14   1250   1250  34619  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell28   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \X_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \X_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34621  RISE       1
\X_PWM:PWMUDB:runmode_enable\/main_0      macrocell34    2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Y_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Y_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34646  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/main_0      macrocell38    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Z_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Z_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34646  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/main_0      macrocell42    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell19   1250   1250  34664  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell29   2243   3493  34664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell18   1250   1250  34678  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell19   2228   3478  34678  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell18   1250   1250  34678  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell29   2228   3478  34678  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 34771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                macrocell30    1250   1250  22283  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   5146   6396  34771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                             macrocell30    1250   1250  22283  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5546   6796  34871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:status_0\/q
Path End       : \Z_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Z_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:status_0\/q               macrocell44    1250   1250  37592  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2324   3574  37592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell5        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:status_0\/q
Path End       : \X_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \X_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:status_0\/q               macrocell36    1250   1250  37593  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:status_0\/q
Path End       : \Y_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Y_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:status_0\/q               macrocell40    1250   1250  37605  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2312   3562  37605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

