Timing Analyzer report for uk101
Tue Sep 03 14:17:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.1%      ;
;     Processor 3            ;   9.7%      ;
;     Processor 4            ;   5.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; i_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { i_clk }                                           ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384   ; 65.0 MHz  ; 0.000 ; 7.692   ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 28.59 MHz  ; 28.59 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 75.03 MHz  ; 75.03 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.42 MHz ; 133.42 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.056 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.172 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.377 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.447 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.452 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.465 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.427 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.686 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.094 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.416 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.410   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.718   ; 0.000         ;
; i_clk                                           ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.575 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.056  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.394     ; 12.935     ;
; 2.515  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.393     ; 12.477     ;
; 4.667  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.647     ;
; 4.781  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.521     ;
; 4.794  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.520     ;
; 4.894  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.420     ;
; 4.925  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.377     ;
; 5.364  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.938      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.765  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.523      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.768  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.520      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 8.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.358      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.101  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 6.187      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.450  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.838      ;
; 9.508  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 5.790      ;
; 9.516  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 5.782      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.638  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.650      ;
; 9.652  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.636      ;
; 9.652  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.636      ;
; 9.655  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.633      ;
; 9.655  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.633      ;
; 9.720  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 5.578      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.786  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.502      ;
; 9.817  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.471      ;
; 9.817  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.471      ;
; 9.849  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 5.449      ;
; 9.988  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.300      ;
; 9.988  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.300      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.016 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 5.272      ;
; 10.069 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 5.229      ;
; 10.337 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 4.951      ;
; 10.337 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.097     ; 4.951      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.935      ;
; 10.371 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.932      ;
; 10.371 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.932      ;
; 10.371 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.932      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.172 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 14.238     ;
; 5.321 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 14.089     ;
; 5.407 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 14.004     ;
; 5.556 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 13.855     ;
; 5.616 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 13.797     ;
; 5.664 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 13.747     ;
; 5.711 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 13.698     ;
; 5.765 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 13.648     ;
; 5.813 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 13.598     ;
; 5.883 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 13.530     ;
; 5.907 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 13.521     ;
; 5.913 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 13.499     ;
; 5.946 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.464     ;
; 5.979 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.431     ;
; 6.105 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.317     ;
; 6.123 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.287     ;
; 6.131 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.291     ;
; 6.191 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.219     ;
; 6.241 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 13.170     ;
; 6.323 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 13.089     ;
; 6.332 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.576     ; 13.093     ;
; 6.349 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 13.063     ;
; 6.366 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 13.057     ;
; 6.383 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 13.050     ;
; 6.390 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 13.021     ;
; 6.398 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 13.025     ;
; 6.426 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 12.985     ;
; 6.454 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.575     ; 12.972     ;
; 6.531 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.892     ;
; 6.542 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.881     ;
; 6.550 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 12.865     ;
; 6.551 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 12.886     ;
; 6.555 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 12.856     ;
; 6.584 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.829     ;
; 6.584 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.826     ;
; 6.616 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.797     ;
; 6.636 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 12.795     ;
; 6.742 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 12.669     ;
; 6.749 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.664     ;
; 6.760 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.653     ;
; 6.786 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 12.652     ;
; 6.838 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 12.596     ;
; 6.871 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 12.561     ;
; 6.896 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 12.537     ;
; 6.904 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 12.528     ;
; 6.930 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 12.501     ;
; 6.951 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.462     ;
; 6.951 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 12.487     ;
; 6.995 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 12.445     ;
; 7.043 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 12.395     ;
; 7.048 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 12.384     ;
; 7.049 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 12.380     ;
; 7.091 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.574     ; 12.336     ;
; 7.151 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 12.279     ;
; 7.158 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 12.274     ;
; 7.184 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 12.247     ;
; 7.187 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 12.251     ;
; 7.188 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 12.249     ;
; 7.217 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 12.214     ;
; 7.224 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 12.206     ;
; 7.260 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 12.151     ;
; 7.278 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.144     ;
; 7.284 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 12.146     ;
; 7.293 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 12.137     ;
; 7.326 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 12.102     ;
; 7.359 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 12.069     ;
; 7.405 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 12.028     ;
; 7.426 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 12.007     ;
; 7.432 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 11.979     ;
; 7.436 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 11.995     ;
; 7.443 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 11.990     ;
; 7.449 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 11.981     ;
; 7.459 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 11.970     ;
; 7.493 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.939     ;
; 7.496 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 11.916     ;
; 7.503 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 11.925     ;
; 7.509 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 11.922     ;
; 7.509 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.923     ;
; 7.531 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.884     ;
; 7.541 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 11.889     ;
; 7.555 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 11.875     ;
; 7.646 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAH[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.568     ; 11.787     ;
; 7.685 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 11.745     ;
; 7.686 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 11.743     ;
; 7.688 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 11.743     ;
; 7.723 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 11.700     ;
; 7.744 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 11.686     ;
; 7.776 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.541     ; 11.684     ;
; 7.826 ; OutLatch:RingLeds1|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 12.001     ;
; 7.861 ; OutLatch:RingLeds2|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 11.966     ;
; 7.887 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 11.544     ;
; 7.907 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 11.524     ;
; 7.922 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 11.501     ;
; 7.923 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.509     ;
; 7.958 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.577     ; 11.466     ;
; 7.964 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 11.464     ;
; 8.031 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 11.404     ;
; 8.068 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|address_reg_a[0]                     ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 11.747     ;
; 8.088 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.344     ;
; 8.097 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 11.732     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                     ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.377 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.417     ;
; 6.377 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.417     ;
; 6.377 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.417     ;
; 6.401 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.412     ;
; 6.401 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.412     ;
; 6.401 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.412     ;
; 6.426 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.368     ;
; 6.426 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.368     ;
; 6.426 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.368     ;
; 6.443 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.356     ;
; 6.443 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.356     ;
; 6.443 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.356     ;
; 6.443 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.356     ;
; 6.443 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.356     ;
; 6.467 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.351     ;
; 6.467 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.351     ;
; 6.467 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.351     ;
; 6.467 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.351     ;
; 6.467 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.351     ;
; 6.492 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.307     ;
; 6.492 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.307     ;
; 6.492 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.307     ;
; 6.492 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.307     ;
; 6.492 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.307     ;
; 6.537 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.257     ;
; 6.537 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.257     ;
; 6.537 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 13.257     ;
; 6.603 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.196     ;
; 6.603 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.196     ;
; 6.603 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.196     ;
; 6.603 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.196     ;
; 6.603 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 13.196     ;
; 6.662 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.151     ;
; 6.662 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.151     ;
; 6.662 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 13.151     ;
; 6.728 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.090     ;
; 6.728 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.090     ;
; 6.728 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.090     ;
; 6.728 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.090     ;
; 6.728 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 13.090     ;
; 6.787 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 13.013     ;
; 6.787 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 13.013     ;
; 6.787 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 13.013     ;
; 6.811 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 13.008     ;
; 6.811 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 13.008     ;
; 6.811 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 13.008     ;
; 6.828 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.966     ;
; 6.828 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.966     ;
; 6.828 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.966     ;
; 6.828 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.966     ;
; 6.836 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.964     ;
; 6.836 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.964     ;
; 6.836 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.964     ;
; 6.852 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.961     ;
; 6.852 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.961     ;
; 6.852 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.961     ;
; 6.852 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.961     ;
; 6.877 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.917     ;
; 6.877 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.917     ;
; 6.877 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.917     ;
; 6.877 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.917     ;
; 6.947 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.853     ;
; 6.947 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.853     ;
; 6.947 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.853     ;
; 6.988 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.806     ;
; 6.988 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.806     ;
; 6.988 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.806     ;
; 6.988 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 12.806     ;
; 7.029 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.771     ;
; 7.029 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.771     ;
; 7.030 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.783     ;
; 7.030 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.783     ;
; 7.030 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.783     ;
; 7.053 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.766     ;
; 7.053 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.766     ;
; 7.072 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 12.726     ;
; 7.072 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.747     ;
; 7.072 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.747     ;
; 7.072 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.747     ;
; 7.078 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.722     ;
; 7.078 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.722     ;
; 7.096 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.722     ;
; 7.096 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.722     ;
; 7.096 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.722     ;
; 7.096 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.722     ;
; 7.096 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.722     ;
; 7.096 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 12.721     ;
; 7.113 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.700     ;
; 7.113 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.700     ;
; 7.113 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.700     ;
; 7.113 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.700     ;
; 7.121 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 12.677     ;
; 7.136 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.664     ;
; 7.136 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.664     ;
; 7.136 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.664     ;
; 7.136 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 12.664     ;
; 7.145 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.654     ;
; 7.145 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.654     ;
; 7.145 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.654     ;
; 7.145 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.654     ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.447 ; bufferedUART:UART|rxCurrentByteBuffer[2]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.182      ;
; 0.452 ; bufferedUART:UART|rxBitCount[2]                  ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBitCount[1]                  ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[1]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[3]                  ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered                    ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                     ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]                  ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                      ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][6]                      ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][6]                      ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                      ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                      ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                      ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                      ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                      ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                      ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                      ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                      ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                      ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                      ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                      ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                      ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                      ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                      ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                      ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                      ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                      ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][5]                      ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                      ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                      ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                      ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                      ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                      ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                      ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                      ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                      ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                      ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                      ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                      ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                      ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                      ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                      ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                      ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                      ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                      ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                      ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                      ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                      ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                      ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][7]                      ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                      ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity             ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][2]                      ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][2]                      ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][2]                      ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][1]                      ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][1]                      ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][1]                      ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][7]                      ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; bufferedUART:UART|rxBitCount[0]                  ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; w_serialClkCount[1]                              ; w_serialClkCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; bufferedUART:UART|rxCurrentByteBuffer[0]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.200      ;
; 0.466 ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0] ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0]                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.503 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.515 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.808      ;
; 0.515 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.250      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.809      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.521 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.813      ;
; 0.524 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in         ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; bufferedUART:UART|rxCurrentByteBuffer[1]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.260      ;
; 0.525 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[4]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.263      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[5]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.264      ;
; 0.548 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.842      ;
; 0.549 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.843      ;
; 0.582 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.317      ;
; 0.626 ; bufferedUART:UART|txState.stopBit                ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.920      ;
; 0.639 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in         ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.932      ;
; 0.640 ; bufferedUART:UART|rxState.stopBit                ; bufferedUART:UART|rxState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.934      ;
; 0.657 ; bufferedUART:UART|rxState.idle                   ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.951      ;
; 0.658 ; bufferedUART:UART|txState.idle                   ; bufferedUART:UART|txState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.952      ;
; 0.686 ; w_serialClkCount[15]                             ; w_serialClkCount[15]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.980      ;
; 0.693 ; w_serialClkCount[15]                             ; w_serialClkEn                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.987      ;
; 0.713 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.006      ;
; 0.713 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.006      ;
; 0.715 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.008      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.563 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.567      ; 4.342      ;
; 0.610 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.661      ; 4.503      ;
; 0.625 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.583      ; 4.420      ;
; 0.723 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.729 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.567      ; 4.508      ;
; 0.742 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.791 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.583      ; 4.586      ;
; 0.890 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.184      ;
; 0.895 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.189      ;
; 0.895 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.566      ; 4.673      ;
; 0.912 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.671      ; 4.815      ;
; 0.936 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.231      ;
; 0.946 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 4.881      ;
; 0.950 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.555      ; 4.717      ;
; 0.957 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.582      ; 4.751      ;
; 0.971 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.677      ; 4.880      ;
; 0.996 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.990      ; 4.986      ;
; 0.999 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.583      ; 4.794      ;
; 1.029 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.679      ; 4.940      ;
; 1.033 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.822      ;
; 1.033 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.822      ;
; 1.049 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.343      ;
; 1.063 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.357      ;
; 1.077 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.715      ; 5.024      ;
; 1.077 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.715      ; 5.024      ;
; 1.077 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.715      ; 5.024      ;
; 1.089 ; OutLatch:SevSeg4|Q_tmp[1]          ; T65:CPU|BusB[1]                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.519      ;
; 1.101 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.695      ; 5.028      ;
; 1.104 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.398      ;
; 1.119 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.573      ; 4.904      ;
; 1.119 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.133 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.423      ;
; 1.134 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.424      ;
; 1.147 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.441      ;
; 1.192 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 5.127      ;
; 1.199 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.988      ;
; 1.199 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.577      ; 4.988      ;
; 1.214 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.508      ;
; 1.214 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.508      ;
; 1.236 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.528      ;
; 1.247 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 5.182      ;
; 1.259 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.583      ; 5.054      ;
; 1.260 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.553      ;
; 1.265 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.558      ;
; 1.269 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.562      ;
; 1.281 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.573      ;
; 1.286 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 5.221      ;
; 1.290 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.583      ;
; 1.300 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.695      ; 5.227      ;
; 1.301 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.594      ;
; 1.304 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.597      ;
; 1.307 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.600      ;
; 1.307 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.690      ; 5.229      ;
; 1.323 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 5.258      ;
; 1.324 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.617      ;
; 1.338 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.695      ; 5.265      ;
; 1.359 ; T65:CPU|S[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.653      ;
; 1.361 ; T65:CPU|S[2]                       ; T65:CPU|S[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.653      ;
; 1.365 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.576      ; 5.153      ;
; 1.365 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.576      ; 5.153      ;
; 1.368 ; T65:CPU|ABC[0]                     ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.969      ; 5.337      ;
; 1.371 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.663      ;
; 1.422 ; T65:CPU|AD[4]                      ; T65:CPU|AD[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.715      ;
; 1.425 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.718      ;
; 1.427 ; T65:CPU|X[0]                       ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.969      ; 5.396      ;
; 1.431 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.739      ;
; 1.432 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.366      ;
; 1.433 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.367      ;
; 1.441 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.375      ;
; 1.442 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.376      ;
; 1.442 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.376      ;
; 1.451 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.744      ;
; 1.460 ; OutLatch:SevSeg2|Q_tmp[4]          ; T65:CPU|BusB[4]                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.863      ;
; 1.472 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.406      ;
; 1.473 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.407      ;
; 1.481 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.415      ;
; 1.482 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.416      ;
; 1.482 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.702      ; 5.416      ;
; 1.486 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.703      ; 5.421      ;
; 1.496 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.723      ; 5.451      ;
; 1.496 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.723      ; 5.451      ;
; 1.505 ; T65:CPU|MCycle[1]                  ; T65:CPU|RstCycle                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.799      ;
; 1.506 ; T65:CPU|X[0]                       ; T65:CPU|BusA_r[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.803      ;
; 1.510 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.804      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.550 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.207      ;
; 0.560 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.218      ;
; 0.561 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.219      ;
; 0.562 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.220      ;
; 0.585 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.242      ;
; 0.586 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.243      ;
; 0.751 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.751 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.762 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.774 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.069      ;
; 0.779 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.795 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.796 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.813 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.470      ;
; 0.825 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.483      ;
; 0.861 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.507      ;
; 0.885 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.531      ;
; 0.886 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.532      ;
; 0.890 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.536      ;
; 0.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.186      ;
; 0.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.538      ;
; 0.899 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.193      ;
; 0.901 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.546      ;
; 0.902 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.195      ;
; 0.906 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.551      ;
; 0.912 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.557      ;
; 0.921 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.567      ;
; 0.923 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.568      ;
; 0.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.586      ;
; 0.929 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.575      ;
; 0.932 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.577      ;
; 0.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.231      ;
; 0.953 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.246      ;
; 0.966 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.260      ;
; 1.054 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.063 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.356      ;
; 1.099 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.106 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.117 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.430      ;
; 1.140 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.140 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.144 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.149 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.150 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.153 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.446      ;
; 1.154 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.811      ;
; 1.157 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.427 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.507      ;
; 14.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.472      ;
; 14.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.472      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 3.515      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.500      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 16.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 3.213      ;
; 17.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 2.868      ;
; 17.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 2.868      ;
; 17.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 2.868      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.507      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.507      ;
; 17.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.496      ;
; 17.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.496      ;
; 17.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.496      ;
; 17.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.496      ;
; 17.697 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.192      ; 5.496      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.094 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 5.042      ;
; 1.094 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 5.042      ;
; 1.094 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 5.042      ;
; 1.094 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 5.042      ;
; 1.094 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 5.042      ;
; 1.105 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.717      ; 5.054      ;
; 1.105 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.717      ; 5.054      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 2.731      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 2.731      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 2.731      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.748 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.069      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.982 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.304      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 2.983 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 3.306      ;
; 4.709 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.027      ;
; 4.709 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.027      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
; 4.746 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.054      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 30.13 MHz  ; 30.13 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 80.89 MHz  ; 80.89 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 140.27 MHz ; 140.27 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.021 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.054 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 7.169 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.388 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.685 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.674 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.905 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.191 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.408   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.717   ; 0.000         ;
; i_clk                                           ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.432 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.021  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.343     ; 12.022     ;
; 3.389  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.342     ; 11.655     ;
; 5.186  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 10.140     ;
; 5.289  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 10.037     ;
; 5.404  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 9.922      ;
; 5.428  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 9.888      ;
; 5.588  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 9.728      ;
; 5.888  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 9.428      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.081  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.215      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.238  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 6.058      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.393  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.903      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.724  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.572      ;
; 9.824  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 5.485      ;
; 9.832  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 5.477      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.901  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.395      ;
; 9.921  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.375      ;
; 9.921  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.375      ;
; 9.921  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.375      ;
; 9.921  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.375      ;
; 10.004 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 5.305      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.260      ;
; 10.078 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.218      ;
; 10.078 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.218      ;
; 10.122 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 5.187      ;
; 10.233 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.063      ;
; 10.233 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.063      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 5.038      ;
; 10.348 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 4.961      ;
; 10.564 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 4.732      ;
; 10.564 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.090     ; 4.732      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
; 10.601 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.712      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.054 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.427     ;
; 6.216 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.265     ;
; 6.292 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 13.190     ;
; 6.454 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 13.028     ;
; 6.502 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.979     ;
; 6.525 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.957     ;
; 6.591 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.889     ;
; 6.664 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.817     ;
; 6.687 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.795     ;
; 6.829 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.652     ;
; 6.907 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.574     ;
; 6.945 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.551     ;
; 6.955 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.526     ;
; 6.959 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.521     ;
; 6.987 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.503     ;
; 7.030 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.452     ;
; 7.041 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.440     ;
; 7.057 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.433     ;
; 7.079 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.402     ;
; 7.192 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.288     ;
; 7.192 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.290     ;
; 7.225 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.266     ;
; 7.249 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.233     ;
; 7.262 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.218     ;
; 7.287 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 12.210     ;
; 7.366 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.139     ;
; 7.368 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.123     ;
; 7.380 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.111     ;
; 7.384 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.106     ;
; 7.403 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 12.094     ;
; 7.430 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.051     ;
; 7.448 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.033     ;
; 7.466 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 12.035     ;
; 7.504 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.987     ;
; 7.506 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 11.976     ;
; 7.573 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.908     ;
; 7.585 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.896     ;
; 7.589 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.891     ;
; 7.592 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 11.890     ;
; 7.604 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.902     ;
; 7.692 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 11.811     ;
; 7.704 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.798     ;
; 7.709 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.772     ;
; 7.745 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.753     ;
; 7.747 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.759     ;
; 7.802 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.679     ;
; 7.814 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.691     ;
; 7.830 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.672     ;
; 7.834 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.667     ;
; 7.837 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.669     ;
; 7.867 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.633     ;
; 7.899 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.599     ;
; 7.900 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.605     ;
; 7.954 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.548     ;
; 7.955 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.546     ;
; 7.961 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.545     ;
; 8.017 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 11.465     ;
; 8.033 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.465     ;
; 8.061 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 11.429     ;
; 8.078 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.423     ;
; 8.105 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.396     ;
; 8.137 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 11.362     ;
; 8.140 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.361     ;
; 8.144 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.356     ;
; 8.162 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 11.341     ;
; 8.203 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.297     ;
; 8.206 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 11.276     ;
; 8.219 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.279     ;
; 8.243 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.254     ;
; 8.248 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.253     ;
; 8.263 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 11.236     ;
; 8.266 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.214     ;
; 8.267 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.231     ;
; 8.268 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 11.220     ;
; 8.306 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 11.197     ;
; 8.315 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.185     ;
; 8.323 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.179     ;
; 8.338 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.163     ;
; 8.387 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 11.112     ;
; 8.397 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAH[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 11.106     ;
; 8.401 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.099     ;
; 8.404 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.094     ;
; 8.408 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.089     ;
; 8.462 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.039     ;
; 8.467 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.030     ;
; 8.526 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 10.975     ;
; 8.552 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 10.939     ;
; 8.605 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.479     ; 10.918     ;
; 8.618 ; OutLatch:RingLeds1|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 11.231     ;
; 8.647 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 10.851     ;
; 8.668 ; OutLatch:RingLeds2|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 11.181     ;
; 8.674 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 10.827     ;
; 8.693 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.151     ; 11.158     ;
; 8.700 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 10.791     ;
; 8.756 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 10.743     ;
; 8.763 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.151     ; 11.088     ;
; 8.764 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.738     ;
; 8.764 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 10.740     ;
; 8.790 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 10.702     ;
; 8.798 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|AD[7]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 10.684     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                      ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.169 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.652     ;
; 7.169 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.652     ;
; 7.169 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.652     ;
; 7.204 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.634     ;
; 7.204 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.634     ;
; 7.204 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.634     ;
; 7.224 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.597     ;
; 7.224 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.597     ;
; 7.224 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.597     ;
; 7.241 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.584     ;
; 7.241 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.584     ;
; 7.241 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.584     ;
; 7.241 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.584     ;
; 7.241 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.584     ;
; 7.276 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.566     ;
; 7.276 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.566     ;
; 7.276 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.566     ;
; 7.276 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.566     ;
; 7.276 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.566     ;
; 7.296 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.529     ;
; 7.296 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.529     ;
; 7.296 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.529     ;
; 7.296 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.529     ;
; 7.296 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.529     ;
; 7.317 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.504     ;
; 7.317 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.504     ;
; 7.317 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.504     ;
; 7.389 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.436     ;
; 7.389 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.436     ;
; 7.389 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.436     ;
; 7.389 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.436     ;
; 7.389 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 12.436     ;
; 7.439 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.399     ;
; 7.439 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.399     ;
; 7.439 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.399     ;
; 7.511 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.331     ;
; 7.511 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.331     ;
; 7.511 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.331     ;
; 7.511 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.331     ;
; 7.511 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 12.331     ;
; 7.568 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.259     ;
; 7.568 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.259     ;
; 7.568 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.259     ;
; 7.603 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.241     ;
; 7.603 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.241     ;
; 7.603 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.241     ;
; 7.608 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.213     ;
; 7.608 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.213     ;
; 7.608 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.213     ;
; 7.608 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.213     ;
; 7.623 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.204     ;
; 7.623 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.204     ;
; 7.623 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.204     ;
; 7.643 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.195     ;
; 7.643 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.195     ;
; 7.643 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.195     ;
; 7.643 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.195     ;
; 7.663 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.158     ;
; 7.663 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.158     ;
; 7.663 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.158     ;
; 7.663 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.158     ;
; 7.716 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.111     ;
; 7.716 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.111     ;
; 7.716 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.111     ;
; 7.756 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.065     ;
; 7.756 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.065     ;
; 7.756 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.065     ;
; 7.756 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 12.065     ;
; 7.779 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.059     ;
; 7.779 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.059     ;
; 7.779 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 12.059     ;
; 7.815 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.012     ;
; 7.815 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 12.012     ;
; 7.838 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.006     ;
; 7.838 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.006     ;
; 7.838 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 12.006     ;
; 7.850 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.994     ;
; 7.850 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.994     ;
; 7.851 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 11.991     ;
; 7.851 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 11.991     ;
; 7.851 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 11.991     ;
; 7.851 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 11.991     ;
; 7.851 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 11.991     ;
; 7.857 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.965     ;
; 7.870 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 11.957     ;
; 7.870 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 11.957     ;
; 7.878 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.960     ;
; 7.878 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.960     ;
; 7.878 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.960     ;
; 7.878 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.960     ;
; 7.892 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.947     ;
; 7.902 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.924     ;
; 7.902 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.924     ;
; 7.902 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.924     ;
; 7.902 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.924     ;
; 7.907 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.918     ;
; 7.907 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.918     ;
; 7.907 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.918     ;
; 7.907 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.918     ;
; 7.912 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.910     ;
+-------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.388 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.332      ; 3.915      ;
; 0.401 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.446 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.350      ; 3.991      ;
; 0.533 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.332      ; 4.060      ;
; 0.586 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.417      ; 4.218      ;
; 0.591 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.350      ; 4.136      ;
; 0.656 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.924      ;
; 0.667 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.693 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.331      ; 4.219      ;
; 0.708 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.322      ; 4.225      ;
; 0.751 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.349      ; 4.295      ;
; 0.751 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.358      ; 4.324      ;
; 0.758 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.348      ; 4.301      ;
; 0.768 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.386      ; 4.369      ;
; 0.799 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.361      ; 4.375      ;
; 0.819 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.341      ; 4.355      ;
; 0.819 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.341      ; 4.355      ;
; 0.831 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.100      ;
; 0.836 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.104      ;
; 0.841 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.109      ;
; 0.846 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.365      ; 4.426      ;
; 0.859 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.584      ; 4.443      ;
; 0.860 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.340      ; 4.395      ;
; 0.908 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.398      ; 4.521      ;
; 0.908 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.398      ; 4.521      ;
; 0.908 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.398      ; 4.521      ;
; 0.937 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.531      ;
; 0.946 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.214      ;
; 0.962 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.230      ;
; 0.964 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.341      ; 4.500      ;
; 0.964 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.341      ; 4.500      ;
; 0.966 ; OutLatch:SevSeg4|Q_tmp[1]          ; T65:CPU|BusB[1]                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.354      ;
; 0.976 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.348      ; 4.519      ;
; 0.993 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.386      ; 4.594      ;
; 1.008 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.273      ;
; 1.009 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.274      ;
; 1.022 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.290      ;
; 1.029 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.034 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.302      ;
; 1.062 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.330      ;
; 1.093 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.373      ; 4.681      ;
; 1.119 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.713      ;
; 1.123 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.722      ;
; 1.124 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.340      ; 4.659      ;
; 1.124 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.340      ; 4.659      ;
; 1.135 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.403      ;
; 1.142 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.409      ;
; 1.151 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.745      ;
; 1.153 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.420      ;
; 1.161 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.429      ;
; 1.165 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.764      ;
; 1.166 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.765      ;
; 1.167 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.435      ;
; 1.173 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.772      ;
; 1.174 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.773      ;
; 1.175 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.442      ;
; 1.175 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.774      ;
; 1.175 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.774      ;
; 1.184 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.783      ;
; 1.208 ; T65:CPU|ABC[0]                     ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.561      ; 4.769      ;
; 1.212 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.811      ;
; 1.213 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.812      ;
; 1.216 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.483      ;
; 1.218 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.486      ;
; 1.221 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.820      ;
; 1.222 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.821      ;
; 1.222 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.821      ;
; 1.224 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.350      ; 4.769      ;
; 1.233 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.832      ;
; 1.234 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.833      ;
; 1.237 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.836      ;
; 1.239 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.506      ;
; 1.242 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.841      ;
; 1.243 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.842      ;
; 1.243 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.842      ;
; 1.264 ; T65:CPU|S[2]                       ; T65:CPU|S[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.531      ;
; 1.266 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.533      ;
; 1.267 ; T65:CPU|S[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.535      ;
; 1.267 ; T65:CPU|X[0]                       ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.561      ; 4.828      ;
; 1.281 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.562      ;
; 1.283 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.882      ;
; 1.284 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.883      ;
; 1.284 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.384      ; 4.883      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[1]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[3]                  ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txByteSent                     ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[2]                  ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[2]                  ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[1]                  ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered                    ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                      ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][6]                      ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                      ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                      ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][6]                      ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][5]                      ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                      ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                      ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][5]                      ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][5]                      ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][4]                      ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][4]                      ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][4]                      ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][2]                      ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][2]                      ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][7]                      ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][7]                      ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][7]                      ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                      ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][6]                      ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][6]                      ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                      ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                      ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][3]                      ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][3]                      ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][3]                      ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][3]                      ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][3]                      ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                      ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                      ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                      ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                      ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                      ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][4]                      ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                      ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                      ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                      ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                      ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][2]                      ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                      ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                      ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][1]                      ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][1]                      ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][1]                      ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                      ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                      ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][1]                      ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                      ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                      ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                      ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][7]                      ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|parity             ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; bufferedUART:UART|rxBitCount[0]                  ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; w_serialClkCount[1]                              ; w_serialClkCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0] ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0]                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.427 ; bufferedUART:UART|rxCurrentByteBuffer[2]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.081      ;
; 0.444 ; bufferedUART:UART|rxCurrentByteBuffer[0]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.098      ;
; 0.472 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.747      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in         ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.755      ;
; 0.491 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.145      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[1]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.153      ;
; 0.501 ; bufferedUART:UART|rxCurrentByteBuffer[4]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.155      ;
; 0.503 ; bufferedUART:UART|rxCurrentByteBuffer[5]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.157      ;
; 0.512 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.780      ;
; 0.513 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.781      ;
; 0.550 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.204      ;
; 0.581 ; bufferedUART:UART|txState.stopBit                ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.849      ;
; 0.593 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in         ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.861      ;
; 0.596 ; bufferedUART:UART|rxState.stopBit                ; bufferedUART:UART|rxState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.864      ;
; 0.609 ; bufferedUART:UART|txState.idle                   ; bufferedUART:UART|txState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.615 ; bufferedUART:UART|rxState.idle                   ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.618 ; w_serialClkCount[15]                             ; w_serialClkCount[15]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.887      ;
; 0.650 ; bufferedUART:UART|rxBitCount[0]                  ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.918      ;
; 0.652 ; w_serialClkCount[15]                             ; w_serialClkEn                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.921      ;
; 0.659 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.927      ;
; 0.660 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.928      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.416 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
; 0.514 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.099      ;
; 0.523 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.109      ;
; 0.526 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.112      ;
; 0.526 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.112      ;
; 0.544 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.129      ;
; 0.544 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.129      ;
; 0.698 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.716 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.724 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.726 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.733 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.746 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.331      ;
; 0.759 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.345      ;
; 0.790 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.365      ;
; 0.812 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.387      ;
; 0.814 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.389      ;
; 0.816 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.084      ;
; 0.823 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.398      ;
; 0.825 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.399      ;
; 0.832 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.100      ;
; 0.833 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.407      ;
; 0.833 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.407      ;
; 0.834 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.408      ;
; 0.841 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.846 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.420      ;
; 0.850 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.425      ;
; 0.853 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.439      ;
; 0.857 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.432      ;
; 0.862 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.436      ;
; 0.866 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.867 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.172      ;
; 0.975 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 0.994 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.261      ;
; 1.006 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.013 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.021 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.021 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.022 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.027 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.038 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.038 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.631      ;
; 1.046 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.055 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.057 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.058 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.059 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.327      ;
; 1.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.063 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.072 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.074 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 5.261      ;
; 14.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 5.230      ;
; 14.725 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 5.230      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.338      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.622 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.328      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 16.909 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 3.039      ;
; 17.264 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.687      ;
; 17.264 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.687      ;
; 17.264 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.687      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.674 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.261      ;
; 17.674 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.261      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.249      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.249      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.249      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.249      ;
; 17.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.933      ; 5.249      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.520      ;
; 0.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.520      ;
; 0.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.520      ;
; 0.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.520      ;
; 0.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.520      ;
; 0.916 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.531      ;
; 0.916 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.400      ; 4.531      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.480      ;
; 2.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.480      ;
; 2.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.480      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.766      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.970      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 2.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 2.972      ;
; 4.217 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.511      ;
; 4.217 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.511      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
; 4.247 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.531      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.832  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 13.822 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 13.975 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.161 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.365 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.809 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.025 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.429   ; 0.000         ;
; i_clk                                           ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.732   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.685 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 9.832  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.176     ; 5.363      ;
; 9.973  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.175     ; 5.223      ;
; 10.627 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 4.719      ;
; 10.662 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 4.684      ;
; 10.687 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.647      ;
; 10.750 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 4.596      ;
; 10.777 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.557      ;
; 10.963 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.371      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.856      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.852      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.534 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.785      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.621 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.698      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.742 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.577      ;
; 12.834 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.485      ;
; 12.834 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.485      ;
; 12.838 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.481      ;
; 12.838 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.481      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.479      ;
; 12.854 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.476      ;
; 12.854 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.476      ;
; 12.905 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.414      ;
; 12.905 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.414      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.408      ;
; 12.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.387      ;
; 12.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.327      ;
; 12.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.327      ;
; 12.998 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.332      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.308      ;
; 13.093 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.237      ;
; 13.113 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.206      ;
; 13.113 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.206      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.188 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.131      ;
; 13.211 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.108      ;
; 13.211 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.052     ; 2.108      ;
; 13.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.092      ;
; 13.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.092      ;
; 13.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.092      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.822 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.887      ;
; 13.907 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.802      ;
; 13.923 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.785      ;
; 13.928 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.782      ;
; 13.956 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.753      ;
; 13.979 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.731      ;
; 14.006 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.703      ;
; 14.008 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.700      ;
; 14.018 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.690      ;
; 14.027 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 5.688      ;
; 14.029 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.680      ;
; 14.062 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.648      ;
; 14.078 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.632      ;
; 14.080 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.629      ;
; 14.145 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.565      ;
; 14.224 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.486      ;
; 14.238 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.475      ;
; 14.247 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.466      ;
; 14.254 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.462      ;
; 14.260 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.448      ;
; 14.269 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.439      ;
; 14.288 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.425      ;
; 14.310 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.398      ;
; 14.310 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.398      ;
; 14.321 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.388      ;
; 14.325 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.384      ;
; 14.330 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.386      ;
; 14.344 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.370      ;
; 14.360 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.354      ;
; 14.366 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.343      ;
; 14.372 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.337      ;
; 14.382 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.327      ;
; 14.387 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 5.323      ;
; 14.408 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.312      ;
; 14.416 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.298      ;
; 14.427 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.287      ;
; 14.438 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.271      ;
; 14.449 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.260      ;
; 14.458 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.262      ;
; 14.508 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 5.221      ;
; 14.509 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.199      ;
; 14.514 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.207      ;
; 14.524 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 5.198      ;
; 14.530 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.191      ;
; 14.554 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.155      ;
; 14.557 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 5.160      ;
; 14.582 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.141      ;
; 14.597 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.124      ;
; 14.614 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.104      ;
; 14.623 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.093      ;
; 14.632 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.091      ;
; 14.649 ; OutLatch:RingLeds1|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.255      ;
; 14.670 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 5.049      ;
; 14.673 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.043      ;
; 14.684 ; OutLatch:RingLeds2|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.220      ;
; 14.686 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 5.033      ;
; 14.688 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.036      ;
; 14.704 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.020      ;
; 14.712 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.997      ;
; 14.729 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 4.983      ;
; 14.729 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.988      ;
; 14.730 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.984      ;
; 14.738 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.982      ;
; 14.739 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.982      ;
; 14.745 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.972      ;
; 14.746 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|PC[8]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.976      ;
; 14.747 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.971      ;
; 14.751 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 4.956      ;
; 14.759 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.950      ;
; 14.759 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 4.957      ;
; 14.760 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.964      ;
; 14.771 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 4.945      ;
; 14.771 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.953      ;
; 14.773 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.950      ;
; 14.797 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.921      ;
; 14.804 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.913      ;
; 14.811 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.907      ;
; 14.811 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 4.919      ;
; 14.812 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.905      ;
; 14.827 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.890      ;
; 14.839 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.882      ;
; 14.843 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 4.874      ;
; 14.852 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAH[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.870      ;
; 14.853 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.866      ;
; 14.869 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.850      ;
; 14.885 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|address_reg_a[0]                     ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.011      ;
; 14.912 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.994      ;
; 14.921 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.985      ;
; 14.922 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a4~porta_we_reg              ; T65:CPU|AD[7]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.787      ;
; 14.925 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.794      ;
; 14.931 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg           ; T65:CPU|AD[7]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 4.785      ;
; 14.935 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|address_reg_a[0]                     ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.961      ;
; 14.936 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.783      ;
; 14.937 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[4] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 4.791      ;
; 14.938 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.780      ;
; 14.952 ; OutLatch:RingLeds1|Q_tmp[7]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.953      ;
; 14.960 ; UK101keyboard:u9|keys[6][7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.943      ;
; 14.962 ; OutLatch:RingLeds1|Q_tmp[1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.944      ;
; 14.966 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.756      ;
; 14.968 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 4.748      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+--------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.975 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.915      ;
; 13.975 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.915      ;
; 13.975 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.915      ;
; 13.978 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.923      ;
; 13.978 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.923      ;
; 13.978 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.923      ;
; 14.021 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.869      ;
; 14.021 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.869      ;
; 14.021 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.869      ;
; 14.031 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.865      ;
; 14.031 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.865      ;
; 14.031 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.865      ;
; 14.031 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.865      ;
; 14.031 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.865      ;
; 14.034 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.873      ;
; 14.034 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.873      ;
; 14.034 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.873      ;
; 14.034 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.873      ;
; 14.034 ; T65:CPU|IR[4]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.873      ;
; 14.077 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.813      ;
; 14.077 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.813      ;
; 14.077 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.813      ;
; 14.077 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.819      ;
; 14.077 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.819      ;
; 14.077 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.819      ;
; 14.077 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.819      ;
; 14.077 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.819      ;
; 14.098 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.803      ;
; 14.098 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.803      ;
; 14.098 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.803      ;
; 14.133 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.763      ;
; 14.133 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.763      ;
; 14.133 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.763      ;
; 14.133 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.763      ;
; 14.133 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.763      ;
; 14.154 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.753      ;
; 14.154 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.753      ;
; 14.154 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.753      ;
; 14.154 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.753      ;
; 14.154 ; T65:CPU|IR[2]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.753      ;
; 14.200 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.690      ;
; 14.200 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.690      ;
; 14.200 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.690      ;
; 14.200 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.690      ;
; 14.202 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.695      ;
; 14.202 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.695      ;
; 14.202 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.695      ;
; 14.203 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.698      ;
; 14.203 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.698      ;
; 14.203 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.698      ;
; 14.203 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.698      ;
; 14.205 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.703      ;
; 14.205 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.703      ;
; 14.205 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.703      ;
; 14.246 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.644      ;
; 14.246 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.644      ;
; 14.246 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.644      ;
; 14.246 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.644      ;
; 14.248 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.649      ;
; 14.248 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.649      ;
; 14.248 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.649      ;
; 14.274 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.627      ;
; 14.274 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.627      ;
; 14.274 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.627      ;
; 14.286 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.611      ;
; 14.286 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.611      ;
; 14.289 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.619      ;
; 14.289 ; T65:CPU|IR[4]     ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.619      ;
; 14.297 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.596      ;
; 14.300 ; T65:CPU|IR[4]     ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.604      ;
; 14.302 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.588      ;
; 14.302 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.588      ;
; 14.302 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.588      ;
; 14.302 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.588      ;
; 14.304 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.593      ;
; 14.304 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.593      ;
; 14.304 ; T65:CPU|MCycle[0] ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.593      ;
; 14.323 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.578      ;
; 14.323 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.578      ;
; 14.323 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.578      ;
; 14.323 ; T65:CPU|IR[2]     ; OutLatch:SevSeg3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.578      ;
; 14.325 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.583      ;
; 14.325 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.583      ;
; 14.325 ; T65:CPU|IR[2]     ; OutLatch:SevSeg2|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.583      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.577      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.577      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.577      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.577      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:SevSeg4|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.577      ;
; 14.332 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.565      ;
; 14.332 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.565      ;
; 14.343 ; T65:CPU|MCycle[1] ; OutLatch:SevSeg2|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.550      ;
; 14.353 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.543      ;
; 14.353 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.543      ;
; 14.353 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.543      ;
; 14.353 ; T65:CPU|MCycle[2] ; OutLatch:SevSeg3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.543      ;
; 14.356 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.551      ;
; 14.356 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.551      ;
; 14.356 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.551      ;
; 14.356 ; T65:CPU|IR[4]     ; OutLatch:SevSeg3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.551      ;
+--------+-------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.161 ; bufferedUART:UART|rxCurrentByteBuffer[2]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.486      ;
; 0.166 ; bufferedUART:UART|rxCurrentByteBuffer[0]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.491      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]                  ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]                  ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]                  ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent                     ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]                  ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][6]                      ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][3]                      ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][3]                      ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][3]                      ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][3]                      ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][3]                      ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][5]                      ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][5]                      ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][5]                      ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][4]                      ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][4]                      ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][0]                      ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][2]                      ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][2]                      ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][2]                      ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                      ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][1]                      ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][1]                      ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                      ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][7]                      ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                    ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                      ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                      ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                      ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                      ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                      ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                      ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                      ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                      ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                      ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][5]                      ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                      ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                      ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                      ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                      ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                      ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                      ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                      ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                      ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                      ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                      ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                      ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                      ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                      ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][1]                      ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                      ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                      ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                      ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                      ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                      ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                      ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                      ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|parity             ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]       ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; bufferedUART:UART|rxCurrentByteBuffer[4]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.516      ;
; 0.193 ; bufferedUART:UART|rxBitCount[0]                  ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; w_serialClkCount[1]                              ; w_serialClkCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0] ; Loadable_7S8D_LED:SEVEN_SEG|w_refresh_counter[0]                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; bufferedUART:UART|rxCurrentByteBuffer[1]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.522      ;
; 0.197 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.522      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; bufferedUART:UART|rxCurrentByteBuffer[5]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.523      ;
; 0.198 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]        ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]        ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; bufferedUART:UART|txBitCount[0]                  ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.539      ;
; 0.215 ; bufferedUART:UART|rxCurrentByteBuffer[7]         ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; UK101keyboard:u9|release                         ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; bufferedUART:UART|rxCurrentByteBuffer[6]         ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in         ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.339      ;
; 0.254 ; bufferedUART:UART|txState.stopBit                ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.375      ;
; 0.260 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in         ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.381      ;
; 0.262 ; bufferedUART:UART|rxState.stopBit                ; bufferedUART:UART|rxState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; w_serialClkCount[15]                             ; w_serialClkCount[15]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.384      ;
; 0.269 ; bufferedUART:UART|txState.idle                   ; bufferedUART:UART|txState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; bufferedUART:UART|rxState.idle                   ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; w_serialClkCount[15]                             ; w_serialClkEn                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]      ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; bufferedUART:UART|rxBitCount[0]                  ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
+-------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.185 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.245 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 1.834      ;
; 0.259 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.546      ; 1.909      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.288 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.850      ; 2.138      ;
; 0.310 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.512      ; 1.906      ;
; 0.313 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 1.902      ;
; 0.369 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.656      ; 2.129      ;
; 0.372 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.494      ;
; 0.377 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.512      ; 1.974      ;
; 0.382 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.502      ;
; 0.391 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.503      ; 1.978      ;
; 0.403 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.636      ; 2.143      ;
; 0.410 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.531      ;
; 0.411 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.640      ; 2.155      ;
; 0.412 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.533      ;
; 0.422 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.510      ; 2.016      ;
; 0.430 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.643      ; 2.177      ;
; 0.431 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.662      ; 2.197      ;
; 0.431 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.662      ; 2.197      ;
; 0.431 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.662      ; 2.197      ;
; 0.439 ; OutLatch:SevSeg4|Q_tmp[1]          ; T65:CPU|BusB[1]                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.639      ;
; 0.443 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.491      ; 2.018      ;
; 0.444 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.656      ; 2.206      ;
; 0.449 ; T65:CPU|X[0]                       ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.838      ; 2.287      ;
; 0.451 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.647      ; 2.202      ;
; 0.453 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.456 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.510      ; 2.050      ;
; 0.459 ; T65:CPU|ABC[0]                     ; w_kbRowSel[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.838      ; 2.297      ;
; 0.460 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.578      ;
; 0.462 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.580      ;
; 0.465 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.654      ; 2.223      ;
; 0.474 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.504      ; 2.062      ;
; 0.474 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.504      ; 2.062      ;
; 0.476 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.598      ;
; 0.478 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.654      ; 2.236      ;
; 0.481 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.603      ;
; 0.482 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.603      ;
; 0.489 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.246      ;
; 0.490 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.247      ;
; 0.491 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.496 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.253      ;
; 0.496 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.253      ;
; 0.497 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.502      ; 2.083      ;
; 0.497 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.254      ;
; 0.500 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.620      ;
; 0.501 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.621      ;
; 0.506 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.652      ; 2.262      ;
; 0.514 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.654      ; 2.272      ;
; 0.517 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.276      ;
; 0.520 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.277      ;
; 0.521 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.283      ;
; 0.526 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.283      ;
; 0.527 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.284      ;
; 0.527 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.284      ;
; 0.528 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.285      ;
; 0.529 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.651      ;
; 0.532 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.654      ; 2.290      ;
; 0.533 ; T65:CPU|S[2]                       ; T65:CPU|S[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.656      ;
; 0.534 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.291      ;
; 0.534 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.291      ;
; 0.535 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.292      ;
; 0.539 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.296      ;
; 0.540 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.297      ;
; 0.542 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.504      ; 2.130      ;
; 0.542 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.504      ; 2.130      ;
; 0.544 ; T65:CPU|S[4]                       ; T65:CPU|BusA_r[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.665      ;
; 0.546 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.303      ;
; 0.546 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.303      ;
; 0.547 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.304      ;
; 0.550 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.845      ; 2.395      ;
; 0.554 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.674      ;
; 0.560 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.647      ; 2.311      ;
; 0.562 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.654      ; 2.320      ;
; 0.564 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.510      ; 2.158      ;
; 0.565 ; OutLatch:SevSeg2|Q_tmp[4]          ; T65:CPU|BusB[4]                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.748      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.487      ;
; 0.201 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.496      ;
; 0.205 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.496      ;
; 0.206 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.497      ;
; 0.209 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.499      ;
; 0.210 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.500      ;
; 0.300 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.598      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.607      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.345 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.354 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.634      ;
; 0.366 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.370 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.650      ;
; 0.370 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.650      ;
; 0.371 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.651      ;
; 0.372 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.663      ;
; 0.373 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.376 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.656      ;
; 0.377 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.656      ;
; 0.378 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.658      ;
; 0.379 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.658      ;
; 0.383 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.663      ;
; 0.383 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.662      ;
; 0.386 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.666      ;
; 0.390 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.669      ;
; 0.423 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.423 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.449 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.458 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.754      ;
; 0.464 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.365 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.595      ;
; 17.384 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 2.581      ;
; 17.384 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 2.581      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 1.658      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 1.648      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 1.537      ;
; 18.604 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.359      ;
; 18.604 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.359      ;
; 18.604 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.359      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.417      ; 2.595      ;
; 18.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.417      ; 2.595      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 2.585      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 2.585      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 2.585      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 2.585      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 2.585      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.663      ; 2.220      ;
; 0.453 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.663      ; 2.220      ;
; 0.453 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.663      ; 2.220      ;
; 0.453 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.663      ; 2.220      ;
; 0.453 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.663      ; 2.220      ;
; 0.461 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.664      ; 2.229      ;
; 0.461 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.664      ; 2.229      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.159      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.159      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.159      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.176 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.312      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.409      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 2.079 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.215      ;
; 2.079 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.215      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
; 2.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.229      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 2.056 ; 0.161 ; 14.427   ; 0.453   ; 7.408               ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 2.056 ; 0.194 ; N/A      ; N/A     ; 7.408               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 5.172 ; 0.185 ; 17.674   ; 0.453   ; 499.432             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 6.377 ; 0.161 ; 14.427   ; 1.025   ; 9.717               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[8]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[9]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[10]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[11]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_n_reset               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_clk                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_pbutton[0]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_pbutton[2]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_pbutton[1]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_rxd                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[8]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[9]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[10]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[11]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[8]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[9]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[10]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[11]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Vid_Red           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[8]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[9]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED[10]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED[11]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3071     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 2152711  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 2210     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 19323    ; 77       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2647     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3071     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 2152711  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 2210     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 19323    ; 77       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2647     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 403   ; 403  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 287   ; 287  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; i_clk                                           ; i_clk                                           ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; i_DipSw[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; i_DipSw[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_pbutton[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 03 14:17:38 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.056               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.172               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.377               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.447               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.465               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.427               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.686               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.094               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.416               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.410               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 i_clk 
    Info (332119):   499.575               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.021               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.054               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.169               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.416               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.685               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.674               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.191               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.408               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 i_clk 
    Info (332119):   499.432               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.832               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.822               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.975               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.194               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.365               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.809               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.025               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.429               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 i_clk 
    Info (332119):     9.732               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.685               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4844 megabytes
    Info: Processing ended: Tue Sep 03 14:17:42 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


