// Seed: 4145564361
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_4[-1] = (-1);
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input  wire _id_0,
    output wire id_1,
    input  tri  id_2
);
  wire id_4;
  wire [-1 : ~  -1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  generate
    wire id_6;
    ;
    logic [-1 : id_0] id_7;
    ;
  endgenerate
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1
    , id_8,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri1 id_6
);
  always disable id_9;
  localparam id_10 = 1;
endmodule
module module_3 #(
    parameter id_0 = 32'd50,
    parameter id_5 = 32'd25
) (
    input supply0 _id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 _id_5,
    input supply0 id_6
);
  logic [7:0] id_8[-1 : id_0];
  assign id_4 = id_0;
  module_2 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_8[id_5] = -1;
endmodule
