<stg><name>conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %out_feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten67"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i14 0, i14 %indvar_flatten67

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i6 0, i6 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc41:0 %indvar_flatten53_load = load i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="indvar_flatten53_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc41:1 %indvar_flatten67_load = load i14 %indvar_flatten67

]]></Node>
<StgValue><ssdm name="indvar_flatten67_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc41:2 %icmp_ln329 = icmp_eq  i14 %indvar_flatten67_load, i14 9248

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc41:3 %add_ln329_1 = add i14 %indvar_flatten67_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln329_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:4 %br_ln329 = br i1 %icmp_ln329, void %for.inc47, void %in_feature_loop_conv2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc47:2 %out_feat_load = load i6 %out_feat

]]></Node>
<StgValue><ssdm name="out_feat_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc47:3 %add_ln329 = add i6 %out_feat_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc47:6 %icmp_ln330 = icmp_eq  i10 %indvar_flatten53_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc47:8 %select_ln329_1 = select i1 %icmp_ln330, i6 %add_ln329, i6 %out_feat_load

]]></Node>
<StgValue><ssdm name="select_ln329_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
for.inc47:9 %zext_ln329 = zext i6 %select_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:13 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc47:14 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx4015.exit:1 %add_ln330_1 = add i10 %indvar_flatten53_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln330_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayidx4015.exit:2 %select_ln330_2 = select i1 %icmp_ln330, i10 1, i10 %add_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4015.exit:3 %store_ln331 = store i14 %add_ln329_1, i14 %indvar_flatten67

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4015.exit:4 %store_ln331 = store i6 %select_ln329_1, i6 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4015.exit:5 %store_ln331 = store i10 %select_ln330_2, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
in_feature_loop_conv2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc47:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc47:1 %i_2_load = load i5 %i_2

]]></Node>
<StgValue><ssdm name="i_2_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc47:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc47:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc47:7 %select_ln329 = select i1 %icmp_ln330, i5 0, i5 %i_2_load

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="6">
<![CDATA[
for.inc47:10 %zext_ln333 = zext i6 %select_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc47:11 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln329_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc47:12 %add_ln333 = add i10 %tmp_s, i10 %zext_ln333

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc47:14 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc47:15 %xor_ln329 = xor i1 %icmp_ln330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln329"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc47:16 %icmp_ln331 = icmp_eq  i5 %j_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc47:17 %and_ln329 = and i1 %icmp_ln331, i1 %xor_ln329

]]></Node>
<StgValue><ssdm name="and_ln329"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc47:18 %add_ln330 = add i5 %select_ln329, i5 1

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc47:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_330_3_VITIS_LOOP_331_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc47:20 %or_ln330 = or i1 %and_ln329, i1 %icmp_ln330

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc47:21 %select_ln330 = select i1 %or_ln330, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc47:22 %select_ln330_1 = select i1 %and_ln329, i5 %add_ln330, i5 %select_ln329

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="5">
<![CDATA[
for.inc47:23 %zext_ln333_1 = zext i5 %select_ln330_1

]]></Node>
<StgValue><ssdm name="zext_ln333_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc47:24 %add_ln333_1 = add i10 %add_ln333, i10 %zext_ln333_1

]]></Node>
<StgValue><ssdm name="add_ln333_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
for.inc47:25 %zext_ln333_2 = zext i10 %add_ln333_1

]]></Node>
<StgValue><ssdm name="zext_ln333_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:26 %layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:27 %layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:28 %layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:29 %layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:30 %layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:31 %layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_5_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:32 %layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:33 %layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_7_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:34 %layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_8_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:35 %layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_9_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:36 %layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_10_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:37 %layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_11_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:38 %layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_12_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:39 %layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_13_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:40 %layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_14_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:41 %layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_15_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47:42 %layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_16_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc47:43 %specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_132

]]></Node>
<StgValue><ssdm name="specpipeline_ln332"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc47:44 %specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_171

]]></Node>
<StgValue><ssdm name="specloopname_ln331"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0">
<![CDATA[
for.inc47:45 %switch_ln333 = switch i5 %select_ln330, void %arrayidx4015.case.16, i5 0, void %arrayidx4015.case.0, i5 1, void %arrayidx4015.case.1, i5 2, void %arrayidx4015.case.2, i5 3, void %arrayidx4015.case.3, i5 4, void %arrayidx4015.case.4, i5 5, void %arrayidx4015.case.5, i5 6, void %arrayidx4015.case.6, i5 7, void %arrayidx4015.case.7, i5 8, void %arrayidx4015.case.8, i5 9, void %arrayidx4015.case.9, i5 10, void %arrayidx4015.case.10, i5 11, void %arrayidx4015.case.11, i5 12, void %arrayidx4015.case.12, i5 13, void %arrayidx4015.case.13, i5 14, void %arrayidx4015.case.14, i5 15, void %arrayidx4015.case.15

]]></Node>
<StgValue><ssdm name="switch_ln333"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.15:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_15_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.15:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.14:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_14_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.14:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.13:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_13_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.13:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.12:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_12_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.12:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.11:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_11_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.11:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.10:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_10_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.10:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.9:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_9_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.9:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.8:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_8_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.8:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.7:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_7_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.7:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.6:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_6_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.6:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.5:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_5_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.5:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.4:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_4_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.4:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.3:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_3_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.3:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.2:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_2_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.2:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.1:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_1_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.1:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.0:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.0:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="!0"/>
<literal name="select_ln330" val="!1"/>
<literal name="select_ln330" val="!2"/>
<literal name="select_ln330" val="!3"/>
<literal name="select_ln330" val="!4"/>
<literal name="select_ln330" val="!5"/>
<literal name="select_ln330" val="!6"/>
<literal name="select_ln330" val="!7"/>
<literal name="select_ln330" val="!8"/>
<literal name="select_ln330" val="!9"/>
<literal name="select_ln330" val="!10"/>
<literal name="select_ln330" val="!11"/>
<literal name="select_ln330" val="!12"/>
<literal name="select_ln330" val="!13"/>
<literal name="select_ln330" val="!14"/>
<literal name="select_ln330" val="!15"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx4015.case.16:0 %store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_16_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330" val="!0"/>
<literal name="select_ln330" val="!1"/>
<literal name="select_ln330" val="!2"/>
<literal name="select_ln330" val="!3"/>
<literal name="select_ln330" val="!4"/>
<literal name="select_ln330" val="!5"/>
<literal name="select_ln330" val="!6"/>
<literal name="select_ln330" val="!7"/>
<literal name="select_ln330" val="!8"/>
<literal name="select_ln330" val="!9"/>
<literal name="select_ln330" val="!10"/>
<literal name="select_ln330" val="!11"/>
<literal name="select_ln330" val="!12"/>
<literal name="select_ln330" val="!13"/>
<literal name="select_ln330" val="!14"/>
<literal name="select_ln330" val="!15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.case.16:1 %br_ln333 = br void %arrayidx4015.exit

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx4015.exit:0 %add_ln331 = add i5 %select_ln330, i5 1

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4015.exit:6 %store_ln331 = store i5 %select_ln330_1, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4015.exit:7 %store_ln331 = store i5 %add_ln331, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4015.exit:8 %br_ln331 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="conv2_biases" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="layer2_output_tile" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="layer2_output_tile_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="layer2_output_tile_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="layer2_output_tile_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="layer2_output_tile_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="layer2_output_tile_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="layer2_output_tile_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="layer2_output_tile_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="layer2_output_tile_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="layer2_output_tile_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="layer2_output_tile_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="layer2_output_tile_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="layer2_output_tile_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="layer2_output_tile_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="layer2_output_tile_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="layer2_output_tile_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="layer2_output_tile_16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="142" from="StgValue_141" to="j" fromId="141" toId="5">
</dataflow>
<dataflow id="143" from="StgValue_141" to="i_2" fromId="141" toId="6">
</dataflow>
<dataflow id="144" from="StgValue_141" to="indvar_flatten53" fromId="141" toId="7">
</dataflow>
<dataflow id="145" from="StgValue_141" to="out_feat" fromId="141" toId="8">
</dataflow>
<dataflow id="146" from="StgValue_141" to="indvar_flatten67" fromId="141" toId="9">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="147" toId="10">
</dataflow>
<dataflow id="149" from="conv2_biases" to="specmemcore_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="10">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="158" from="indvar_flatten67" to="store_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="161" from="out_feat" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="13">
</dataflow>
<dataflow id="164" from="indvar_flatten53" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln0" fromId="165" toId="14">
</dataflow>
<dataflow id="167" from="i_2" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_165" to="store_ln0" fromId="165" toId="15">
</dataflow>
<dataflow id="169" from="j" to="store_ln0" fromId="5" toId="15">
</dataflow>
<dataflow id="170" from="indvar_flatten53" to="indvar_flatten53_load" fromId="7" toId="17">
</dataflow>
<dataflow id="171" from="indvar_flatten67" to="indvar_flatten67_load" fromId="9" toId="18">
</dataflow>
<dataflow id="172" from="indvar_flatten67_load" to="icmp_ln329" fromId="18" toId="19">
</dataflow>
<dataflow id="174" from="StgValue_173" to="icmp_ln329" fromId="173" toId="19">
</dataflow>
<dataflow id="175" from="indvar_flatten67_load" to="add_ln329_1" fromId="18" toId="20">
</dataflow>
<dataflow id="177" from="StgValue_176" to="add_ln329_1" fromId="176" toId="20">
</dataflow>
<dataflow id="178" from="icmp_ln329" to="br_ln329" fromId="19" toId="21">
</dataflow>
<dataflow id="179" from="out_feat" to="out_feat_load" fromId="8" toId="22">
</dataflow>
<dataflow id="180" from="out_feat_load" to="add_ln329" fromId="22" toId="23">
</dataflow>
<dataflow id="182" from="StgValue_181" to="add_ln329" fromId="181" toId="23">
</dataflow>
<dataflow id="183" from="indvar_flatten53_load" to="icmp_ln330" fromId="17" toId="24">
</dataflow>
<dataflow id="185" from="StgValue_184" to="icmp_ln330" fromId="184" toId="24">
</dataflow>
<dataflow id="186" from="icmp_ln330" to="select_ln329_1" fromId="24" toId="25">
</dataflow>
<dataflow id="187" from="add_ln329" to="select_ln329_1" fromId="23" toId="25">
</dataflow>
<dataflow id="188" from="out_feat_load" to="select_ln329_1" fromId="22" toId="25">
</dataflow>
<dataflow id="189" from="select_ln329_1" to="zext_ln329" fromId="25" toId="26">
</dataflow>
<dataflow id="190" from="conv2_biases" to="conv2_biases_addr" fromId="123" toId="27">
</dataflow>
<dataflow id="192" from="StgValue_191" to="conv2_biases_addr" fromId="191" toId="27">
</dataflow>
<dataflow id="193" from="zext_ln329" to="conv2_biases_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="194" from="conv2_biases_addr" to="conv2_biases_load" fromId="27" toId="28">
</dataflow>
<dataflow id="195" from="indvar_flatten53_load" to="add_ln330_1" fromId="17" toId="29">
</dataflow>
<dataflow id="197" from="StgValue_196" to="add_ln330_1" fromId="196" toId="29">
</dataflow>
<dataflow id="198" from="icmp_ln330" to="select_ln330_2" fromId="24" toId="30">
</dataflow>
<dataflow id="199" from="StgValue_196" to="select_ln330_2" fromId="196" toId="30">
</dataflow>
<dataflow id="200" from="add_ln330_1" to="select_ln330_2" fromId="29" toId="30">
</dataflow>
<dataflow id="201" from="add_ln329_1" to="store_ln331" fromId="20" toId="31">
</dataflow>
<dataflow id="202" from="indvar_flatten67" to="store_ln331" fromId="9" toId="31">
</dataflow>
<dataflow id="203" from="select_ln329_1" to="store_ln331" fromId="25" toId="32">
</dataflow>
<dataflow id="204" from="out_feat" to="store_ln331" fromId="8" toId="32">
</dataflow>
<dataflow id="205" from="select_ln330_2" to="store_ln331" fromId="30" toId="33">
</dataflow>
<dataflow id="206" from="indvar_flatten53" to="store_ln331" fromId="7" toId="33">
</dataflow>
<dataflow id="207" from="j" to="j_load" fromId="5" toId="34">
</dataflow>
<dataflow id="208" from="i_2" to="i_2_load" fromId="6" toId="35">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="209" toId="36">
</dataflow>
<dataflow id="212" from="OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_str" to="specloopname_ln0" fromId="211" toId="36">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="213" toId="37">
</dataflow>
<dataflow id="216" from="StgValue_215" to="speclooptripcount_ln0" fromId="215" toId="37">
</dataflow>
<dataflow id="217" from="StgValue_215" to="speclooptripcount_ln0" fromId="215" toId="37">
</dataflow>
<dataflow id="218" from="StgValue_215" to="speclooptripcount_ln0" fromId="215" toId="37">
</dataflow>
<dataflow id="219" from="icmp_ln330" to="select_ln329" fromId="24" toId="38">
</dataflow>
<dataflow id="220" from="StgValue_165" to="select_ln329" fromId="165" toId="38">
</dataflow>
<dataflow id="221" from="i_2_load" to="select_ln329" fromId="35" toId="38">
</dataflow>
<dataflow id="222" from="select_ln329_1" to="zext_ln333" fromId="25" toId="39">
</dataflow>
<dataflow id="224" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_s" fromId="223" toId="40">
</dataflow>
<dataflow id="225" from="select_ln329_1" to="tmp_s" fromId="25" toId="40">
</dataflow>
<dataflow id="227" from="StgValue_226" to="tmp_s" fromId="226" toId="40">
</dataflow>
<dataflow id="228" from="tmp_s" to="add_ln333" fromId="40" toId="41">
</dataflow>
<dataflow id="229" from="zext_ln333" to="add_ln333" fromId="39" toId="41">
</dataflow>
<dataflow id="230" from="conv2_biases_addr" to="conv2_biases_load" fromId="27" toId="42">
</dataflow>
<dataflow id="231" from="icmp_ln330" to="xor_ln329" fromId="24" toId="43">
</dataflow>
<dataflow id="233" from="StgValue_232" to="xor_ln329" fromId="232" toId="43">
</dataflow>
<dataflow id="234" from="j_load" to="icmp_ln331" fromId="34" toId="44">
</dataflow>
<dataflow id="236" from="StgValue_235" to="icmp_ln331" fromId="235" toId="44">
</dataflow>
<dataflow id="237" from="icmp_ln331" to="and_ln329" fromId="44" toId="45">
</dataflow>
<dataflow id="238" from="xor_ln329" to="and_ln329" fromId="43" toId="45">
</dataflow>
<dataflow id="239" from="select_ln329" to="add_ln330" fromId="38" toId="46">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln330" fromId="240" toId="46">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="209" toId="47">
</dataflow>
<dataflow id="244" from="VITIS_LOOP_330_3_VITIS_LOOP_331_4_str" to="specloopname_ln0" fromId="243" toId="47">
</dataflow>
<dataflow id="245" from="and_ln329" to="or_ln330" fromId="45" toId="48">
</dataflow>
<dataflow id="246" from="icmp_ln330" to="or_ln330" fromId="24" toId="48">
</dataflow>
<dataflow id="247" from="or_ln330" to="select_ln330" fromId="48" toId="49">
</dataflow>
<dataflow id="248" from="StgValue_165" to="select_ln330" fromId="165" toId="49">
</dataflow>
<dataflow id="249" from="j_load" to="select_ln330" fromId="34" toId="49">
</dataflow>
<dataflow id="250" from="and_ln329" to="select_ln330_1" fromId="45" toId="50">
</dataflow>
<dataflow id="251" from="add_ln330" to="select_ln330_1" fromId="46" toId="50">
</dataflow>
<dataflow id="252" from="select_ln329" to="select_ln330_1" fromId="38" toId="50">
</dataflow>
<dataflow id="253" from="select_ln330_1" to="zext_ln333_1" fromId="50" toId="51">
</dataflow>
<dataflow id="254" from="add_ln333" to="add_ln333_1" fromId="41" toId="52">
</dataflow>
<dataflow id="255" from="zext_ln333_1" to="add_ln333_1" fromId="51" toId="52">
</dataflow>
<dataflow id="256" from="add_ln333_1" to="zext_ln333_2" fromId="52" toId="53">
</dataflow>
<dataflow id="257" from="layer2_output_tile" to="layer2_output_tile_addr" fromId="124" toId="54">
</dataflow>
<dataflow id="258" from="StgValue_191" to="layer2_output_tile_addr" fromId="191" toId="54">
</dataflow>
<dataflow id="259" from="zext_ln333_2" to="layer2_output_tile_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="260" from="layer2_output_tile_1" to="layer2_output_tile_1_addr" fromId="125" toId="55">
</dataflow>
<dataflow id="261" from="StgValue_191" to="layer2_output_tile_1_addr" fromId="191" toId="55">
</dataflow>
<dataflow id="262" from="zext_ln333_2" to="layer2_output_tile_1_addr" fromId="53" toId="55">
</dataflow>
<dataflow id="263" from="layer2_output_tile_2" to="layer2_output_tile_2_addr" fromId="126" toId="56">
</dataflow>
<dataflow id="264" from="StgValue_191" to="layer2_output_tile_2_addr" fromId="191" toId="56">
</dataflow>
<dataflow id="265" from="zext_ln333_2" to="layer2_output_tile_2_addr" fromId="53" toId="56">
</dataflow>
<dataflow id="266" from="layer2_output_tile_3" to="layer2_output_tile_3_addr" fromId="127" toId="57">
</dataflow>
<dataflow id="267" from="StgValue_191" to="layer2_output_tile_3_addr" fromId="191" toId="57">
</dataflow>
<dataflow id="268" from="zext_ln333_2" to="layer2_output_tile_3_addr" fromId="53" toId="57">
</dataflow>
<dataflow id="269" from="layer2_output_tile_4" to="layer2_output_tile_4_addr" fromId="128" toId="58">
</dataflow>
<dataflow id="270" from="StgValue_191" to="layer2_output_tile_4_addr" fromId="191" toId="58">
</dataflow>
<dataflow id="271" from="zext_ln333_2" to="layer2_output_tile_4_addr" fromId="53" toId="58">
</dataflow>
<dataflow id="272" from="layer2_output_tile_5" to="layer2_output_tile_5_addr" fromId="129" toId="59">
</dataflow>
<dataflow id="273" from="StgValue_191" to="layer2_output_tile_5_addr" fromId="191" toId="59">
</dataflow>
<dataflow id="274" from="zext_ln333_2" to="layer2_output_tile_5_addr" fromId="53" toId="59">
</dataflow>
<dataflow id="275" from="layer2_output_tile_6" to="layer2_output_tile_6_addr" fromId="130" toId="60">
</dataflow>
<dataflow id="276" from="StgValue_191" to="layer2_output_tile_6_addr" fromId="191" toId="60">
</dataflow>
<dataflow id="277" from="zext_ln333_2" to="layer2_output_tile_6_addr" fromId="53" toId="60">
</dataflow>
<dataflow id="278" from="layer2_output_tile_7" to="layer2_output_tile_7_addr" fromId="131" toId="61">
</dataflow>
<dataflow id="279" from="StgValue_191" to="layer2_output_tile_7_addr" fromId="191" toId="61">
</dataflow>
<dataflow id="280" from="zext_ln333_2" to="layer2_output_tile_7_addr" fromId="53" toId="61">
</dataflow>
<dataflow id="281" from="layer2_output_tile_8" to="layer2_output_tile_8_addr" fromId="132" toId="62">
</dataflow>
<dataflow id="282" from="StgValue_191" to="layer2_output_tile_8_addr" fromId="191" toId="62">
</dataflow>
<dataflow id="283" from="zext_ln333_2" to="layer2_output_tile_8_addr" fromId="53" toId="62">
</dataflow>
<dataflow id="284" from="layer2_output_tile_9" to="layer2_output_tile_9_addr" fromId="133" toId="63">
</dataflow>
<dataflow id="285" from="StgValue_191" to="layer2_output_tile_9_addr" fromId="191" toId="63">
</dataflow>
<dataflow id="286" from="zext_ln333_2" to="layer2_output_tile_9_addr" fromId="53" toId="63">
</dataflow>
<dataflow id="287" from="layer2_output_tile_10" to="layer2_output_tile_10_addr" fromId="134" toId="64">
</dataflow>
<dataflow id="288" from="StgValue_191" to="layer2_output_tile_10_addr" fromId="191" toId="64">
</dataflow>
<dataflow id="289" from="zext_ln333_2" to="layer2_output_tile_10_addr" fromId="53" toId="64">
</dataflow>
<dataflow id="290" from="layer2_output_tile_11" to="layer2_output_tile_11_addr" fromId="135" toId="65">
</dataflow>
<dataflow id="291" from="StgValue_191" to="layer2_output_tile_11_addr" fromId="191" toId="65">
</dataflow>
<dataflow id="292" from="zext_ln333_2" to="layer2_output_tile_11_addr" fromId="53" toId="65">
</dataflow>
<dataflow id="293" from="layer2_output_tile_12" to="layer2_output_tile_12_addr" fromId="136" toId="66">
</dataflow>
<dataflow id="294" from="StgValue_191" to="layer2_output_tile_12_addr" fromId="191" toId="66">
</dataflow>
<dataflow id="295" from="zext_ln333_2" to="layer2_output_tile_12_addr" fromId="53" toId="66">
</dataflow>
<dataflow id="296" from="layer2_output_tile_13" to="layer2_output_tile_13_addr" fromId="137" toId="67">
</dataflow>
<dataflow id="297" from="StgValue_191" to="layer2_output_tile_13_addr" fromId="191" toId="67">
</dataflow>
<dataflow id="298" from="zext_ln333_2" to="layer2_output_tile_13_addr" fromId="53" toId="67">
</dataflow>
<dataflow id="299" from="layer2_output_tile_14" to="layer2_output_tile_14_addr" fromId="138" toId="68">
</dataflow>
<dataflow id="300" from="StgValue_191" to="layer2_output_tile_14_addr" fromId="191" toId="68">
</dataflow>
<dataflow id="301" from="zext_ln333_2" to="layer2_output_tile_14_addr" fromId="53" toId="68">
</dataflow>
<dataflow id="302" from="layer2_output_tile_15" to="layer2_output_tile_15_addr" fromId="139" toId="69">
</dataflow>
<dataflow id="303" from="StgValue_191" to="layer2_output_tile_15_addr" fromId="191" toId="69">
</dataflow>
<dataflow id="304" from="zext_ln333_2" to="layer2_output_tile_15_addr" fromId="53" toId="69">
</dataflow>
<dataflow id="305" from="layer2_output_tile_16" to="layer2_output_tile_16_addr" fromId="140" toId="70">
</dataflow>
<dataflow id="306" from="StgValue_191" to="layer2_output_tile_16_addr" fromId="191" toId="70">
</dataflow>
<dataflow id="307" from="zext_ln333_2" to="layer2_output_tile_16_addr" fromId="53" toId="70">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecPipeline" to="specpipeline_ln332" fromId="308" toId="71">
</dataflow>
<dataflow id="310" from="StgValue_141" to="specpipeline_ln332" fromId="141" toId="71">
</dataflow>
<dataflow id="312" from="StgValue_311" to="specpipeline_ln332" fromId="311" toId="71">
</dataflow>
<dataflow id="313" from="StgValue_311" to="specpipeline_ln332" fromId="311" toId="71">
</dataflow>
<dataflow id="314" from="StgValue_311" to="specpipeline_ln332" fromId="311" toId="71">
</dataflow>
<dataflow id="316" from="empty_132" to="specpipeline_ln332" fromId="315" toId="71">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecLoopName" to="specloopname_ln331" fromId="209" toId="72">
</dataflow>
<dataflow id="319" from="empty_171" to="specloopname_ln331" fromId="318" toId="72">
</dataflow>
<dataflow id="320" from="select_ln330" to="switch_ln333" fromId="49" toId="73">
</dataflow>
<dataflow id="321" from="StgValue_165" to="switch_ln333" fromId="165" toId="73">
</dataflow>
<dataflow id="322" from="StgValue_240" to="switch_ln333" fromId="240" toId="73">
</dataflow>
<dataflow id="324" from="StgValue_323" to="switch_ln333" fromId="323" toId="73">
</dataflow>
<dataflow id="326" from="StgValue_325" to="switch_ln333" fromId="325" toId="73">
</dataflow>
<dataflow id="328" from="StgValue_327" to="switch_ln333" fromId="327" toId="73">
</dataflow>
<dataflow id="330" from="StgValue_329" to="switch_ln333" fromId="329" toId="73">
</dataflow>
<dataflow id="332" from="StgValue_331" to="switch_ln333" fromId="331" toId="73">
</dataflow>
<dataflow id="334" from="StgValue_333" to="switch_ln333" fromId="333" toId="73">
</dataflow>
<dataflow id="336" from="StgValue_335" to="switch_ln333" fromId="335" toId="73">
</dataflow>
<dataflow id="338" from="StgValue_337" to="switch_ln333" fromId="337" toId="73">
</dataflow>
<dataflow id="340" from="StgValue_339" to="switch_ln333" fromId="339" toId="73">
</dataflow>
<dataflow id="342" from="StgValue_341" to="switch_ln333" fromId="341" toId="73">
</dataflow>
<dataflow id="344" from="StgValue_343" to="switch_ln333" fromId="343" toId="73">
</dataflow>
<dataflow id="346" from="StgValue_345" to="switch_ln333" fromId="345" toId="73">
</dataflow>
<dataflow id="348" from="StgValue_347" to="switch_ln333" fromId="347" toId="73">
</dataflow>
<dataflow id="350" from="StgValue_349" to="switch_ln333" fromId="349" toId="73">
</dataflow>
<dataflow id="351" from="conv2_biases_load" to="store_ln333" fromId="42" toId="74">
</dataflow>
<dataflow id="352" from="layer2_output_tile_15_addr" to="store_ln333" fromId="69" toId="74">
</dataflow>
<dataflow id="353" from="conv2_biases_load" to="store_ln333" fromId="42" toId="76">
</dataflow>
<dataflow id="354" from="layer2_output_tile_14_addr" to="store_ln333" fromId="68" toId="76">
</dataflow>
<dataflow id="355" from="conv2_biases_load" to="store_ln333" fromId="42" toId="78">
</dataflow>
<dataflow id="356" from="layer2_output_tile_13_addr" to="store_ln333" fromId="67" toId="78">
</dataflow>
<dataflow id="357" from="conv2_biases_load" to="store_ln333" fromId="42" toId="80">
</dataflow>
<dataflow id="358" from="layer2_output_tile_12_addr" to="store_ln333" fromId="66" toId="80">
</dataflow>
<dataflow id="359" from="conv2_biases_load" to="store_ln333" fromId="42" toId="82">
</dataflow>
<dataflow id="360" from="layer2_output_tile_11_addr" to="store_ln333" fromId="65" toId="82">
</dataflow>
<dataflow id="361" from="conv2_biases_load" to="store_ln333" fromId="42" toId="84">
</dataflow>
<dataflow id="362" from="layer2_output_tile_10_addr" to="store_ln333" fromId="64" toId="84">
</dataflow>
<dataflow id="363" from="conv2_biases_load" to="store_ln333" fromId="42" toId="86">
</dataflow>
<dataflow id="364" from="layer2_output_tile_9_addr" to="store_ln333" fromId="63" toId="86">
</dataflow>
<dataflow id="365" from="conv2_biases_load" to="store_ln333" fromId="42" toId="88">
</dataflow>
<dataflow id="366" from="layer2_output_tile_8_addr" to="store_ln333" fromId="62" toId="88">
</dataflow>
<dataflow id="367" from="conv2_biases_load" to="store_ln333" fromId="42" toId="90">
</dataflow>
<dataflow id="368" from="layer2_output_tile_7_addr" to="store_ln333" fromId="61" toId="90">
</dataflow>
<dataflow id="369" from="conv2_biases_load" to="store_ln333" fromId="42" toId="92">
</dataflow>
<dataflow id="370" from="layer2_output_tile_6_addr" to="store_ln333" fromId="60" toId="92">
</dataflow>
<dataflow id="371" from="conv2_biases_load" to="store_ln333" fromId="42" toId="94">
</dataflow>
<dataflow id="372" from="layer2_output_tile_5_addr" to="store_ln333" fromId="59" toId="94">
</dataflow>
<dataflow id="373" from="conv2_biases_load" to="store_ln333" fromId="42" toId="96">
</dataflow>
<dataflow id="374" from="layer2_output_tile_4_addr" to="store_ln333" fromId="58" toId="96">
</dataflow>
<dataflow id="375" from="conv2_biases_load" to="store_ln333" fromId="42" toId="98">
</dataflow>
<dataflow id="376" from="layer2_output_tile_3_addr" to="store_ln333" fromId="57" toId="98">
</dataflow>
<dataflow id="377" from="conv2_biases_load" to="store_ln333" fromId="42" toId="100">
</dataflow>
<dataflow id="378" from="layer2_output_tile_2_addr" to="store_ln333" fromId="56" toId="100">
</dataflow>
<dataflow id="379" from="conv2_biases_load" to="store_ln333" fromId="42" toId="102">
</dataflow>
<dataflow id="380" from="layer2_output_tile_1_addr" to="store_ln333" fromId="55" toId="102">
</dataflow>
<dataflow id="381" from="conv2_biases_load" to="store_ln333" fromId="42" toId="104">
</dataflow>
<dataflow id="382" from="layer2_output_tile_addr" to="store_ln333" fromId="54" toId="104">
</dataflow>
<dataflow id="383" from="conv2_biases_load" to="store_ln333" fromId="42" toId="106">
</dataflow>
<dataflow id="384" from="layer2_output_tile_16_addr" to="store_ln333" fromId="70" toId="106">
</dataflow>
<dataflow id="385" from="select_ln330" to="add_ln331" fromId="49" toId="108">
</dataflow>
<dataflow id="386" from="StgValue_240" to="add_ln331" fromId="240" toId="108">
</dataflow>
<dataflow id="387" from="select_ln330_1" to="store_ln331" fromId="50" toId="109">
</dataflow>
<dataflow id="388" from="i_2" to="store_ln331" fromId="6" toId="109">
</dataflow>
<dataflow id="389" from="add_ln331" to="store_ln331" fromId="108" toId="110">
</dataflow>
<dataflow id="390" from="j" to="store_ln331" fromId="5" toId="110">
</dataflow>
<dataflow id="391" from="icmp_ln329" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="392" from="icmp_ln330" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="393" from="select_ln330" to="StgValue_3" fromId="49" toId="3">
</dataflow>
</dataflows>


</stg>
