-- VHDL for IBM SMS ALD page 15.30.10.1
-- Title: B CH CHARACTER ERROR FEATURE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/8/2020 4:22:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_30_10_1_B_CH_CHARACTER_ERROR_FEATURE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_1:	 in STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_2:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_B_CHAR_SEL_ERROR:	 out STD_LOGIC;
		LAMP_15A1K20:	 out STD_LOGIC);
end ALD_15_30_10_1_B_CH_CHARACTER_ERROR_FEATURE;

architecture behavioral of ALD_15_30_10_1_B_CH_CHARACTER_ERROR_FEATURE is 

	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_2I_D: STD_LOGIC;

begin

	OUT_5F_C <= NOT(PS_CHAR_SEL_ERROR_CHK_1 );
	OUT_4G_NoPin <= NOT(PS_CHAR_SEL_ERROR_CHK_1 AND PS_CHAR_SEL_ERROR_CHK_2 );
	OUT_5H_D <= NOT(PS_CHAR_SEL_ERROR_CHK_2 );
	OUT_3H_F <= NOT(OUT_4G_NoPin AND OUT_4I_NoPin );
	OUT_2H_D <= NOT(OUT_3H_F AND PS_ERROR_SAMPLE );
	OUT_4I_NoPin <= NOT(OUT_5F_C AND OUT_5H_D );
	OUT_2I_D <= NOT OUT_2H_D;
	LAMP_15A1K20 <= OUT_2I_D;

	MS_B_CHAR_SEL_ERROR <= OUT_2H_D;


end;
