// Seed: 1162970852
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd92
);
  wire [-1 : 1] _id_1, _id_2, id_3;
  wire [1 : id_1  ==  id_2] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .id_4(id_5[1 : 1]),
        .id_6(1 ^ -1),
        .id_7("")
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_12;
  input wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_12 = id_15;
  assign id_16 = -1 ==? -1'b0;
endmodule
