
Thermometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a07c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dc4  0800a204  0800a204  0001a204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afc8  0800afc8  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800afc8  0800afc8  0001afc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afd0  0800afd0  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afd0  0800afd0  0001afd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afd4  0800afd4  0001afd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800afd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          000020bc  200001f0  200001f0  000201f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200022ac  200022ac  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f847  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dd2  00000000  00000000  0003fa67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001010  00000000  00000000  00043840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000eb0  00000000  00000000  00044850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000062dc  00000000  00000000  00045700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000160e2  00000000  00000000  0004b9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8e56  00000000  00000000  00061abe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012a914  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045a8  00000000  00000000  0012a968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001f0 	.word	0x200001f0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a1ec 	.word	0x0800a1ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001f4 	.word	0x200001f4
 80001c4:	0800a1ec 	.word	0x0800a1ec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba4:	f000 b96e 	b.w	8000e84 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468c      	mov	ip, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 8083 	bne.w	8000cd6 <__udivmoddi4+0x116>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d947      	bls.n	8000c66 <__udivmoddi4+0xa6>
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	b142      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	f1c2 0020 	rsb	r0, r2, #32
 8000be0:	fa24 f000 	lsr.w	r0, r4, r0
 8000be4:	4091      	lsls	r1, r2
 8000be6:	4097      	lsls	r7, r2
 8000be8:	ea40 0c01 	orr.w	ip, r0, r1
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf8:	fa1f fe87 	uxth.w	lr, r7
 8000bfc:	fb08 c116 	mls	r1, r8, r6, ip
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c04:	fb06 f10e 	mul.w	r1, r6, lr
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 8119 	bcs.w	8000e48 <__udivmoddi4+0x288>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8116 	bls.w	8000e48 <__udivmoddi4+0x288>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	443b      	add	r3, r7
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c34:	45a6      	cmp	lr, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c3e:	f080 8105 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8102 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c50:	eba4 040e 	sub.w	r4, r4, lr
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	b902      	cbnz	r2, 8000c6a <__udivmoddi4+0xaa>
 8000c68:	deff      	udf	#255	; 0xff
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d150      	bne.n	8000d14 <__udivmoddi4+0x154>
 8000c72:	1bcb      	subs	r3, r1, r7
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f f887 	uxth.w	r8, r7
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c82:	0c21      	lsrs	r1, r4, #16
 8000c84:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0xe2>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	f200 80e9 	bhi.w	8000e74 <__udivmoddi4+0x2b4>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1ac9      	subs	r1, r1, r3
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x10c>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x10a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80d9 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e7bf      	b.n	8000c56 <__udivmoddi4+0x96>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x12e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	f000 80b1 	beq.w	8000e42 <__udivmoddi4+0x282>
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	fab3 f683 	clz	r6, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d14a      	bne.n	8000d8c <__udivmoddi4+0x1cc>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0x140>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80b8 	bhi.w	8000e70 <__udivmoddi4+0x2b0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb61 0103 	sbc.w	r1, r1, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	468c      	mov	ip, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0a8      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000d0e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f603 	lsr.w	r6, r0, r3
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d22:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d26:	40d9      	lsrs	r1, r3
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f108 	mul.w	r1, r6, r8
 8000d40:	4299      	cmp	r1, r3
 8000d42:	fa04 f402 	lsl.w	r4, r4, r2
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x19c>
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 808d 	bcs.w	8000e6c <__udivmoddi4+0x2ac>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 808a 	bls.w	8000e6c <__udivmoddi4+0x2ac>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	443b      	add	r3, r7
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b281      	uxth	r1, r0
 8000d60:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d64:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb00 f308 	mul.w	r3, r0, r8
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x1c4>
 8000d74:	1879      	adds	r1, r7, r1
 8000d76:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d7a:	d273      	bcs.n	8000e64 <__udivmoddi4+0x2a4>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d971      	bls.n	8000e64 <__udivmoddi4+0x2a4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4439      	add	r1, r7
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8a:	e778      	b.n	8000c7e <__udivmoddi4+0xbe>
 8000d8c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d90:	fa03 f406 	lsl.w	r4, r3, r6
 8000d94:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000da2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000daa:	431f      	orrs	r7, r3
 8000dac:	0c3b      	lsrs	r3, r7, #16
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fa1f f884 	uxth.w	r8, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dbe:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc8:	fa00 f306 	lsl.w	r3, r0, r6
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x220>
 8000dce:	1861      	adds	r1, r4, r1
 8000dd0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dd4:	d248      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000dd6:	458a      	cmp	sl, r1
 8000dd8:	d946      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000dda:	f1a9 0902 	sub.w	r9, r9, #2
 8000dde:	4421      	add	r1, r4
 8000de0:	eba1 010a 	sub.w	r1, r1, sl
 8000de4:	b2bf      	uxth	r7, r7
 8000de6:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dea:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df2:	fb00 f808 	mul.w	r8, r0, r8
 8000df6:	45b8      	cmp	r8, r7
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x24a>
 8000dfa:	19e7      	adds	r7, r4, r7
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e00:	d22e      	bcs.n	8000e60 <__udivmoddi4+0x2a0>
 8000e02:	45b8      	cmp	r8, r7
 8000e04:	d92c      	bls.n	8000e60 <__udivmoddi4+0x2a0>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4427      	add	r7, r4
 8000e0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0e:	eba7 0708 	sub.w	r7, r7, r8
 8000e12:	fba0 8902 	umull	r8, r9, r0, r2
 8000e16:	454f      	cmp	r7, r9
 8000e18:	46c6      	mov	lr, r8
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	d31a      	bcc.n	8000e54 <__udivmoddi4+0x294>
 8000e1e:	d017      	beq.n	8000e50 <__udivmoddi4+0x290>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x27a>
 8000e22:	ebb3 020e 	subs.w	r2, r3, lr
 8000e26:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2e:	40f2      	lsrs	r2, r6
 8000e30:	ea4c 0202 	orr.w	r2, ip, r2
 8000e34:	40f7      	lsrs	r7, r6
 8000e36:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e70b      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fd      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e50:	4543      	cmp	r3, r8
 8000e52:	d2e5      	bcs.n	8000e20 <__udivmoddi4+0x260>
 8000e54:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e58:	eb69 0104 	sbc.w	r1, r9, r4
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7df      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e7d2      	b.n	8000e0a <__udivmoddi4+0x24a>
 8000e64:	4660      	mov	r0, ip
 8000e66:	e78d      	b.n	8000d84 <__udivmoddi4+0x1c4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7b9      	b.n	8000de0 <__udivmoddi4+0x220>
 8000e6c:	4666      	mov	r6, ip
 8000e6e:	e775      	b.n	8000d5c <__udivmoddi4+0x19c>
 8000e70:	4630      	mov	r0, r6
 8000e72:	e74a      	b.n	8000d0a <__udivmoddi4+0x14a>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	4439      	add	r1, r7
 8000e7a:	e713      	b.n	8000ca4 <__udivmoddi4+0xe4>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	443c      	add	r4, r7
 8000e80:	e724      	b.n	8000ccc <__udivmoddi4+0x10c>
 8000e82:	bf00      	nop

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <float_temp_to_char_temp>:
 * @param arr Pointer to output array
 * @return void
 */
#if defined(MLX90614) || defined(MLX90632)
	void float_temp_to_char_temp(double digit, char* arr)
	{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000e92:	6078      	str	r0, [r7, #4]
//			arr[3] = 's';
//			arr[4] = '\0';
//			arr[5] = '\0';
//			return;
//		}
		int l_digit = digit * 100.0;
 8000e94:	f04f 0200 	mov.w	r2, #0
 8000e98:	4b3f      	ldr	r3, [pc, #252]	; (8000f98 <float_temp_to_char_temp+0x110>)
 8000e9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e9e:	f7ff fb4f 	bl	8000540 <__aeabi_dmul>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4610      	mov	r0, r2
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f7ff fdf9 	bl	8000aa0 <__aeabi_d2iz>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	617b      	str	r3, [r7, #20]
		arr[7] = '\0';
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	3307      	adds	r3, #7
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
		arr[6] = '\0';
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3306      	adds	r3, #6
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	701a      	strb	r2, [r3, #0]
		arr[5] = '\0';
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3305      	adds	r3, #5
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]
		arr[4] = l_digit % 10 + '0';
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000ece:	fb83 1302 	smull	r1, r3, r3, r2
 8000ed2:	1099      	asrs	r1, r3, #2
 8000ed4:	17d3      	asrs	r3, r2, #31
 8000ed6:	1ac9      	subs	r1, r1, r3
 8000ed8:	460b      	mov	r3, r1
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	440b      	add	r3, r1
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	1ad1      	subs	r1, r2, r3
 8000ee2:	b2ca      	uxtb	r2, r1
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3304      	adds	r3, #4
 8000ee8:	3230      	adds	r2, #48	; 0x30
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	4a2a      	ldr	r2, [pc, #168]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000ef2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef6:	1092      	asrs	r2, r2, #2
 8000ef8:	17db      	asrs	r3, r3, #31
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	617b      	str	r3, [r7, #20]
		arr[3] = l_digit % 10 + '0';
 8000efe:	697a      	ldr	r2, [r7, #20]
 8000f00:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000f02:	fb83 1302 	smull	r1, r3, r3, r2
 8000f06:	1099      	asrs	r1, r3, #2
 8000f08:	17d3      	asrs	r3, r2, #31
 8000f0a:	1ac9      	subs	r1, r1, r3
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	440b      	add	r3, r1
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	1ad1      	subs	r1, r2, r3
 8000f16:	b2ca      	uxtb	r2, r1
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3303      	adds	r3, #3
 8000f1c:	3230      	adds	r2, #48	; 0x30
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	4a1d      	ldr	r2, [pc, #116]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000f26:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2a:	1092      	asrs	r2, r2, #2
 8000f2c:	17db      	asrs	r3, r3, #31
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	617b      	str	r3, [r7, #20]
		arr[2] = ',';
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	3302      	adds	r3, #2
 8000f36:	222c      	movs	r2, #44	; 0x2c
 8000f38:	701a      	strb	r2, [r3, #0]
		arr[1] = l_digit % 10 + '0';
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000f3e:	fb83 1302 	smull	r1, r3, r3, r2
 8000f42:	1099      	asrs	r1, r3, #2
 8000f44:	17d3      	asrs	r3, r2, #31
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	460b      	mov	r3, r1
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	1ad1      	subs	r1, r2, r3
 8000f52:	b2ca      	uxtb	r2, r1
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3301      	adds	r3, #1
 8000f58:	3230      	adds	r2, #48	; 0x30
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	4a0e      	ldr	r2, [pc, #56]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000f62:	fb82 1203 	smull	r1, r2, r2, r3
 8000f66:	1092      	asrs	r2, r2, #2
 8000f68:	17db      	asrs	r3, r3, #31
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	617b      	str	r3, [r7, #20]
		arr[0] = l_digit % 10 + '0';
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <float_temp_to_char_temp+0x114>)
 8000f72:	fb83 1302 	smull	r1, r3, r3, r2
 8000f76:	1099      	asrs	r1, r3, #2
 8000f78:	17d3      	asrs	r3, r2, #31
 8000f7a:	1ac9      	subs	r1, r1, r3
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	440b      	add	r3, r1
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	1ad1      	subs	r1, r2, r3
 8000f86:	b2cb      	uxtb	r3, r1
 8000f88:	3330      	adds	r3, #48	; 0x30
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	701a      	strb	r2, [r3, #0]
	}
 8000f90:	bf00      	nop
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40590000 	.word	0x40590000
 8000f9c:	66666667 	.word	0x66666667

08000fa0 <mlx90632_read_eeprom>:
#endif

	static int mlx90632_read_eeprom(int32_t *PR, int32_t *PG, int32_t *PO, int32_t *PT, int32_t *Ea, int32_t *Eb, int32_t *Fa, int32_t *Fb, int32_t *Ga, int16_t *Gb, int16_t *Ha, int16_t *Hb, int16_t *Ka, I2C_HandleTypeDef hi2c)
	{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b09a      	sub	sp, #104	; 0x68
 8000fa4:	af14      	add	r7, sp, #80	; 0x50
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
 8000fac:	603b      	str	r3, [r7, #0]
		int32_t ret;
		ret = mlx90632_i2c_read32(MLX90632_EE_P_R, (uint32_t *) PR, hi2c);
 8000fae:	4668      	mov	r0, sp
 8000fb0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fb4:	224c      	movs	r2, #76	; 0x4c
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f009 f81a 	bl	8009ff0 <memcpy>
 8000fbc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000fc0:	cb0c      	ldmia	r3, {r2, r3}
 8000fc2:	68f9      	ldr	r1, [r7, #12]
 8000fc4:	f242 400c 	movw	r0, #9228	; 0x240c
 8000fc8:	f001 f953 	bl	8002272 <mlx90632_i2c_read32>
 8000fcc:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	da01      	bge.n	8000fd8 <mlx90632_read_eeprom+0x38>
			return ret;
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	e0fc      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_P_G, (uint32_t *) PG, hi2c);
 8000fd8:	4668      	mov	r0, sp
 8000fda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fde:	224c      	movs	r2, #76	; 0x4c
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f009 f805 	bl	8009ff0 <memcpy>
 8000fe6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000fea:	cb0c      	ldmia	r3, {r2, r3}
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	f242 400e 	movw	r0, #9230	; 0x240e
 8000ff2:	f001 f93e 	bl	8002272 <mlx90632_i2c_read32>
 8000ff6:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	da01      	bge.n	8001002 <mlx90632_read_eeprom+0x62>
			return ret;
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	e0e7      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_P_O, (uint32_t *) PO, hi2c);
 8001002:	4668      	mov	r0, sp
 8001004:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001008:	224c      	movs	r2, #76	; 0x4c
 800100a:	4619      	mov	r1, r3
 800100c:	f008 fff0 	bl	8009ff0 <memcpy>
 8001010:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001014:	cb0c      	ldmia	r3, {r2, r3}
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	f242 4012 	movw	r0, #9234	; 0x2412
 800101c:	f001 f929 	bl	8002272 <mlx90632_i2c_read32>
 8001020:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	2b00      	cmp	r3, #0
 8001026:	da01      	bge.n	800102c <mlx90632_read_eeprom+0x8c>
			return ret;
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	e0d2      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_P_T, (uint32_t *) PT, hi2c);
 800102c:	4668      	mov	r0, sp
 800102e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001032:	224c      	movs	r2, #76	; 0x4c
 8001034:	4619      	mov	r1, r3
 8001036:	f008 ffdb 	bl	8009ff0 <memcpy>
 800103a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800103e:	cb0c      	ldmia	r3, {r2, r3}
 8001040:	6839      	ldr	r1, [r7, #0]
 8001042:	f242 4010 	movw	r0, #9232	; 0x2410
 8001046:	f001 f914 	bl	8002272 <mlx90632_i2c_read32>
 800104a:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	2b00      	cmp	r3, #0
 8001050:	da01      	bge.n	8001056 <mlx90632_read_eeprom+0xb6>
			return ret;
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	e0bd      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_Ea, (uint32_t *) Ea, hi2c);
 8001056:	4668      	mov	r0, sp
 8001058:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800105c:	224c      	movs	r2, #76	; 0x4c
 800105e:	4619      	mov	r1, r3
 8001060:	f008 ffc6 	bl	8009ff0 <memcpy>
 8001064:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001068:	cb0c      	ldmia	r3, {r2, r3}
 800106a:	6a39      	ldr	r1, [r7, #32]
 800106c:	f242 4024 	movw	r0, #9252	; 0x2424
 8001070:	f001 f8ff 	bl	8002272 <mlx90632_i2c_read32>
 8001074:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	2b00      	cmp	r3, #0
 800107a:	da01      	bge.n	8001080 <mlx90632_read_eeprom+0xe0>
			return ret;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	e0a8      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_Eb, (uint32_t *) Eb, hi2c);
 8001080:	4668      	mov	r0, sp
 8001082:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001086:	224c      	movs	r2, #76	; 0x4c
 8001088:	4619      	mov	r1, r3
 800108a:	f008 ffb1 	bl	8009ff0 <memcpy>
 800108e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001092:	cb0c      	ldmia	r3, {r2, r3}
 8001094:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001096:	f242 4026 	movw	r0, #9254	; 0x2426
 800109a:	f001 f8ea 	bl	8002272 <mlx90632_i2c_read32>
 800109e:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	da01      	bge.n	80010aa <mlx90632_read_eeprom+0x10a>
			return ret;
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	e093      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_Fa, (uint32_t *) Fa, hi2c);
 80010aa:	4668      	mov	r0, sp
 80010ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010b0:	224c      	movs	r2, #76	; 0x4c
 80010b2:	4619      	mov	r1, r3
 80010b4:	f008 ff9c 	bl	8009ff0 <memcpy>
 80010b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80010bc:	cb0c      	ldmia	r3, {r2, r3}
 80010be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010c0:	f242 4028 	movw	r0, #9256	; 0x2428
 80010c4:	f001 f8d5 	bl	8002272 <mlx90632_i2c_read32>
 80010c8:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	da01      	bge.n	80010d4 <mlx90632_read_eeprom+0x134>
			return ret;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	e07e      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_Fb, (uint32_t *) Fb, hi2c);
 80010d4:	4668      	mov	r0, sp
 80010d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010da:	224c      	movs	r2, #76	; 0x4c
 80010dc:	4619      	mov	r1, r3
 80010de:	f008 ff87 	bl	8009ff0 <memcpy>
 80010e2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80010e6:	cb0c      	ldmia	r3, {r2, r3}
 80010e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80010ea:	f242 402a 	movw	r0, #9258	; 0x242a
 80010ee:	f001 f8c0 	bl	8002272 <mlx90632_i2c_read32>
 80010f2:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	da01      	bge.n	80010fe <mlx90632_read_eeprom+0x15e>
			return ret;
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	e069      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read32(MLX90632_EE_Ga, (uint32_t *) Ga, hi2c);
 80010fe:	4668      	mov	r0, sp
 8001100:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001104:	224c      	movs	r2, #76	; 0x4c
 8001106:	4619      	mov	r1, r3
 8001108:	f008 ff72 	bl	8009ff0 <memcpy>
 800110c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001110:	cb0c      	ldmia	r3, {r2, r3}
 8001112:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001114:	f242 402c 	movw	r0, #9260	; 0x242c
 8001118:	f001 f8ab 	bl	8002272 <mlx90632_i2c_read32>
 800111c:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	2b00      	cmp	r3, #0
 8001122:	da01      	bge.n	8001128 <mlx90632_read_eeprom+0x188>
			return ret;
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	e054      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read(MLX90632_EE_Gb, (uint16_t *) Gb, hi2c);
 8001128:	4668      	mov	r0, sp
 800112a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800112e:	224c      	movs	r2, #76	; 0x4c
 8001130:	4619      	mov	r1, r3
 8001132:	f008 ff5d 	bl	8009ff0 <memcpy>
 8001136:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800113a:	cb0c      	ldmia	r3, {r2, r3}
 800113c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800113e:	f242 402e 	movw	r0, #9262	; 0x242e
 8001142:	f001 f869 	bl	8002218 <mlx90632_i2c_read>
 8001146:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	2b00      	cmp	r3, #0
 800114c:	da01      	bge.n	8001152 <mlx90632_read_eeprom+0x1b2>
			return ret;
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	e03f      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read(MLX90632_EE_Ha, (uint16_t *) Ha, hi2c);
 8001152:	4668      	mov	r0, sp
 8001154:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001158:	224c      	movs	r2, #76	; 0x4c
 800115a:	4619      	mov	r1, r3
 800115c:	f008 ff48 	bl	8009ff0 <memcpy>
 8001160:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001164:	cb0c      	ldmia	r3, {r2, r3}
 8001166:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001168:	f242 4081 	movw	r0, #9345	; 0x2481
 800116c:	f001 f854 	bl	8002218 <mlx90632_i2c_read>
 8001170:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	2b00      	cmp	r3, #0
 8001176:	da01      	bge.n	800117c <mlx90632_read_eeprom+0x1dc>
			return ret;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	e02a      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read(MLX90632_EE_Hb, (uint16_t *) Hb, hi2c);
 800117c:	4668      	mov	r0, sp
 800117e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001182:	224c      	movs	r2, #76	; 0x4c
 8001184:	4619      	mov	r1, r3
 8001186:	f008 ff33 	bl	8009ff0 <memcpy>
 800118a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800118e:	cb0c      	ldmia	r3, {r2, r3}
 8001190:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001192:	f242 4082 	movw	r0, #9346	; 0x2482
 8001196:	f001 f83f 	bl	8002218 <mlx90632_i2c_read>
 800119a:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	da01      	bge.n	80011a6 <mlx90632_read_eeprom+0x206>
			return ret;
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	e015      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		ret = mlx90632_i2c_read(MLX90632_EE_Ka, (uint16_t *) Ka, hi2c);
 80011a6:	4668      	mov	r0, sp
 80011a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011ac:	224c      	movs	r2, #76	; 0x4c
 80011ae:	4619      	mov	r1, r3
 80011b0:	f008 ff1e 	bl	8009ff0 <memcpy>
 80011b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80011b8:	cb0c      	ldmia	r3, {r2, r3}
 80011ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80011bc:	f242 402f 	movw	r0, #9263	; 0x242f
 80011c0:	f001 f82a 	bl	8002218 <mlx90632_i2c_read>
 80011c4:	6178      	str	r0, [r7, #20]
		if(ret < 0)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	da01      	bge.n	80011d0 <mlx90632_read_eeprom+0x230>
			return ret;
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	e000      	b.n	80011d2 <mlx90632_read_eeprom+0x232>
		return 0;
 80011d0:	2300      	movs	r3, #0
	}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	0000      	movs	r0, r0
 80011dc:	0000      	movs	r0, r0
	...

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011e4:	b0b6      	sub	sp, #216	; 0xd8
 80011e6:	af1e      	add	r7, sp, #120	; 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f001 fe40 	bl	8002e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f978 	bl	80014e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f000 fa68 	bl	80016c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011f4:	f000 f9dc 	bl	80015b0 <MX_I2C1_Init>
  MX_I2C2_Init();
 80011f8:	f000 fa08 	bl	800160c <MX_I2C2_Init>
  MX_USB_DEVICE_Init();
 80011fc:	f008 f9c4 	bl	8009588 <MX_USB_DEVICE_Init>
  MX_I2C3_Init();
 8001200:	f000 fa32 	bl	8001668 <MX_I2C3_Init>
#endif

  // Initialize Display
#ifdef SSD1306_DISPLAY
  {
	  if (SSD1306_Init(hi2c3) != 1)
 8001204:	4ca8      	ldr	r4, [pc, #672]	; (80014a8 <main+0x2c8>)
 8001206:	4668      	mov	r0, sp
 8001208:	f104 0310 	add.w	r3, r4, #16
 800120c:	2244      	movs	r2, #68	; 0x44
 800120e:	4619      	mov	r1, r3
 8001210:	f008 feee 	bl	8009ff0 <memcpy>
 8001214:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001218:	f001 f898 	bl	800234c <SSD1306_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b01      	cmp	r3, #1
 8001220:	d00d      	beq.n	800123e <main+0x5e>
	  {
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8001222:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001226:	48a1      	ldr	r0, [pc, #644]	; (80014ac <main+0x2cc>)
 8001228:	f002 f995 	bl	8003556 <HAL_GPIO_TogglePin>
		  HAL_Delay(1000);
 800122c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001230:	f001 fe8e 	bl	8002f50 <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8001234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001238:	489c      	ldr	r0, [pc, #624]	; (80014ac <main+0x2cc>)
 800123a:	f002 f98c 	bl	8003556 <HAL_GPIO_TogglePin>
	  }

	  SSD1306_GotoXY (0,0);
 800123e:	2100      	movs	r1, #0
 8001240:	2000      	movs	r0, #0
 8001242:	f001 fb61 	bl	8002908 <SSD1306_GotoXY>
	  SSD1306_Puts ("initialize", &Font_11x18, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	4999      	ldr	r1, [pc, #612]	; (80014b0 <main+0x2d0>)
 800124a:	489a      	ldr	r0, [pc, #616]	; (80014b4 <main+0x2d4>)
 800124c:	f001 fbf2 	bl	8002a34 <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 8001250:	f001 fa92 	bl	8002778 <SSD1306_UpdateScreen>
//  return 0;




  uint16_t mlx_addr_1 = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  uint16_t mlx_addr_2 = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

  float float_temp_1 = 0.0;
 8001260:	f04f 0300 	mov.w	r3, #0
 8001264:	65bb      	str	r3, [r7, #88]	; 0x58
  float float_temp_2 = 0.0;
 8001266:	f04f 0300 	mov.w	r3, #0
 800126a:	657b      	str	r3, [r7, #84]	; 0x54

#if defined(MLX90614)
  mlx_addr_1 = device_scanner(hi2c1);
  mlx_addr_2 = device_scanner(hi2c2);
#elif defined(MLX90632)
  mlx_addr_1 = 0x3a << 1;
 800126c:	2374      	movs	r3, #116	; 0x74
 800126e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  mlx_addr_2 = 0x3a << 1;
 8001272:	2374      	movs	r3, #116	; 0x74
 8001274:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

  float pre_ambient, pre_object, ambient, object;

  int32_t
  	  	  PR = 0x00587f5b, PG = 0x04a10289, PT = 0xfff966f8, PO = 0x00001e0f,
 8001278:	4b8f      	ldr	r3, [pc, #572]	; (80014b8 <main+0x2d8>)
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
 800127c:	4b8f      	ldr	r3, [pc, #572]	; (80014bc <main+0x2dc>)
 800127e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001280:	4b8f      	ldr	r3, [pc, #572]	; (80014c0 <main+0x2e0>)
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
 8001284:	f641 630f 	movw	r3, #7695	; 0x1e0f
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
		  Ea = 4859535, Eb = 5686508, Fa = 53855361, Fb = 42874149,
 800128a:	4b8e      	ldr	r3, [pc, #568]	; (80014c4 <main+0x2e4>)
 800128c:	623b      	str	r3, [r7, #32]
 800128e:	4b8e      	ldr	r3, [pc, #568]	; (80014c8 <main+0x2e8>)
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	4b8e      	ldr	r3, [pc, #568]	; (80014cc <main+0x2ec>)
 8001294:	61bb      	str	r3, [r7, #24]
 8001296:	4b8e      	ldr	r3, [pc, #568]	; (80014d0 <main+0x2f0>)
 8001298:	617b      	str	r3, [r7, #20]
		  Ga = -14556410;
 800129a:	4b8e      	ldr	r3, [pc, #568]	; (80014d4 <main+0x2f4>)
 800129c:	613b      	str	r3, [r7, #16]
  int16_t
  	  	  Gb = 9728, Ha = 16384, Hb = 0, Ka = 10752,
 800129e:	f44f 5318 	mov.w	r3, #9728	; 0x2600
 80012a2:	81fb      	strh	r3, [r7, #14]
 80012a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012a8:	81bb      	strh	r3, [r7, #12]
 80012aa:	2300      	movs	r3, #0
 80012ac:	817b      	strh	r3, [r7, #10]
 80012ae:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 80012b2:	813b      	strh	r3, [r7, #8]
		  ambient_new_raw, ambient_old_raw, object_new_raw, object_old_raw;

  mlx90632_read_eeprom(&PR, &PG, &PO, &PT, &Ea, &Eb, &Fa, &Fb, &Ga, &Gb, &Ha, &Hb, &Ka, hi2c1);
 80012b4:	f107 0828 	add.w	r8, r7, #40	; 0x28
 80012b8:	f107 0624 	add.w	r6, r7, #36	; 0x24
 80012bc:	f107 052c 	add.w	r5, r7, #44	; 0x2c
 80012c0:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80012c4:	4a84      	ldr	r2, [pc, #528]	; (80014d8 <main+0x2f8>)
 80012c6:	ab09      	add	r3, sp, #36	; 0x24
 80012c8:	4611      	mov	r1, r2
 80012ca:	2254      	movs	r2, #84	; 0x54
 80012cc:	4618      	mov	r0, r3
 80012ce:	f008 fe8f 	bl	8009ff0 <memcpy>
 80012d2:	f107 0308 	add.w	r3, r7, #8
 80012d6:	9308      	str	r3, [sp, #32]
 80012d8:	f107 030a 	add.w	r3, r7, #10
 80012dc:	9307      	str	r3, [sp, #28]
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	9306      	str	r3, [sp, #24]
 80012e4:	f107 030e 	add.w	r3, r7, #14
 80012e8:	9305      	str	r3, [sp, #20]
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	9304      	str	r3, [sp, #16]
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	9303      	str	r3, [sp, #12]
 80012f6:	f107 0318 	add.w	r3, r7, #24
 80012fa:	9302      	str	r3, [sp, #8]
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	4643      	mov	r3, r8
 800130a:	4632      	mov	r2, r6
 800130c:	4629      	mov	r1, r5
 800130e:	4620      	mov	r0, r4
 8001310:	f7ff fe46 	bl	8000fa0 <mlx90632_read_eeprom>
#endif

#ifdef SSD1306_DISPLAY
  SSD1306_Clear();
 8001314:	f001 fbb3 	bl	8002a7e <SSD1306_Clear>
	float_temp_2 = MLX90614_ReadTemp(mlx_addr_2, MLX90614_TOBJ1, hi2c2);

	float_temp_to_char_temp(float_temp_1, char_temp_1);
	float_temp_to_char_temp(float_temp_2, char_temp_2);
#elif defined(MLX90632)
	mlx90632_read_temp_raw(&ambient_new_raw, &ambient_old_raw, &object_new_raw, &object_old_raw, hi2c1);
 8001318:	46b8      	mov	r8, r7
 800131a:	1cbe      	adds	r6, r7, #2
 800131c:	1d3d      	adds	r5, r7, #4
 800131e:	1dbc      	adds	r4, r7, #6
 8001320:	4a6d      	ldr	r2, [pc, #436]	; (80014d8 <main+0x2f8>)
 8001322:	466b      	mov	r3, sp
 8001324:	4611      	mov	r1, r2
 8001326:	2254      	movs	r2, #84	; 0x54
 8001328:	4618      	mov	r0, r3
 800132a:	f008 fe61 	bl	8009ff0 <memcpy>
 800132e:	4643      	mov	r3, r8
 8001330:	4632      	mov	r2, r6
 8001332:	4629      	mov	r1, r5
 8001334:	4620      	mov	r0, r4
 8001336:	f000 fbdd 	bl	8001af4 <mlx90632_read_temp_raw>

	pre_ambient = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 800133a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001342:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fc14 	bl	8001b74 <mlx90632_preprocess_temp_ambient>
 800134c:	ec53 2b10 	vmov	r2, r3, d0
 8001350:	4610      	mov	r0, r2
 8001352:	4619      	mov	r1, r3
 8001354:	f7ff fbcc 	bl	8000af0 <__aeabi_d2f>
 8001358:	4603      	mov	r3, r0
 800135a:	653b      	str	r3, [r7, #80]	; 0x50
	pre_object = mlx90632_preprocess_temp_object(object_new_raw, object_old_raw, ambient_new_raw, ambient_old_raw, Ka);
 800135c:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001360:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001364:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001368:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800136c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	4623      	mov	r3, r4
 8001374:	f000 fc64 	bl	8001c40 <mlx90632_preprocess_temp_object>
 8001378:	ec53 2b10 	vmov	r2, r3, d0
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f7ff fbb6 	bl	8000af0 <__aeabi_d2f>
 8001384:	4603      	mov	r3, r0
 8001386:	64fb      	str	r3, [r7, #76]	; 0x4c

	mlx90632_set_emissivity(0.95);
 8001388:	ed9f 0b45 	vldr	d0, [pc, #276]	; 80014a0 <main+0x2c0>
 800138c:	f000 fe9a 	bl	80020c4 <mlx90632_set_emissivity>

	ambient = mlx90632_calc_temp_ambient(ambient_new_raw, ambient_old_raw, PT, PR, PG, PO, Gb);
 8001390:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001394:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001398:	6abd      	ldr	r5, [r7, #40]	; 0x28
 800139a:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 800139c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800139e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013a0:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80013a4:	9102      	str	r1, [sp, #8]
 80013a6:	9201      	str	r2, [sp, #4]
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	4633      	mov	r3, r6
 80013ac:	462a      	mov	r2, r5
 80013ae:	4621      	mov	r1, r4
 80013b0:	f000 fcb8 	bl	8001d24 <mlx90632_calc_temp_ambient>
 80013b4:	ec53 2b10 	vmov	r2, r3, d0
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fb98 	bl	8000af0 <__aeabi_d2f>
 80013c0:	4603      	mov	r3, r0
 80013c2:	64bb      	str	r3, [r7, #72]	; 0x48
	object = mlx90632_calc_temp_object(pre_object, pre_ambient, Ea, Eb, Ga, Fa, Fb, Ha, Hb);
 80013c4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80013c8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80013cc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d4:	6a3d      	ldr	r5, [r7, #32]
 80013d6:	69fe      	ldr	r6, [r7, #28]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	6979      	ldr	r1, [r7, #20]
 80013de:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 80013e2:	f9b7 400a 	ldrsh.w	r4, [r7, #10]
 80013e6:	9404      	str	r4, [sp, #16]
 80013e8:	9003      	str	r0, [sp, #12]
 80013ea:	9102      	str	r1, [sp, #8]
 80013ec:	9201      	str	r2, [sp, #4]
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	4633      	mov	r3, r6
 80013f2:	462a      	mov	r2, r5
 80013f4:	ee17 1a90 	vmov	r1, s15
 80013f8:	ee17 0a10 	vmov	r0, s14
 80013fc:	f000 fe94 	bl	8002128 <mlx90632_calc_temp_object>
 8001400:	ec53 2b10 	vmov	r2, r3, d0
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fb72 	bl	8000af0 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	647b      	str	r3, [r7, #68]	; 0x44

	float_temp_1 = object;
 8001410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001412:	65bb      	str	r3, [r7, #88]	; 0x58
	float_temp_to_char_temp(float_temp_1, char_temp_1);
 8001414:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001416:	f7ff f83b 	bl	8000490 <__aeabi_f2d>
 800141a:	4604      	mov	r4, r0
 800141c:	460d      	mov	r5, r1
 800141e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001422:	4618      	mov	r0, r3
 8001424:	ec45 4b10 	vmov	d0, r4, r5
 8001428:	f7ff fd2e 	bl	8000e88 <float_temp_to_char_temp>
#endif


	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)==GPIO_PIN_SET)
 800142c:	2101      	movs	r1, #1
 800142e:	482b      	ldr	r0, [pc, #172]	; (80014dc <main+0x2fc>)
 8001430:	f002 f860 	bl	80034f4 <HAL_GPIO_ReadPin>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d115      	bne.n	8001466 <main+0x286>
	{
#	ifdef SSD1306_DISPLAY
		SSD1306_GotoXY(0, 0);
 800143a:	2100      	movs	r1, #0
 800143c:	2000      	movs	r0, #0
 800143e:	f001 fa63 	bl	8002908 <SSD1306_GotoXY>
		SSD1306_Puts(char_temp_1, &Font_11x18, 1);
 8001442:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001446:	2201      	movs	r2, #1
 8001448:	4919      	ldr	r1, [pc, #100]	; (80014b0 <main+0x2d0>)
 800144a:	4618      	mov	r0, r3
 800144c:	f001 faf2 	bl	8002a34 <SSD1306_Puts>

		SSD1306_GotoXY(70, 0);
 8001450:	2100      	movs	r1, #0
 8001452:	2046      	movs	r0, #70	; 0x46
 8001454:	f001 fa58 	bl	8002908 <SSD1306_GotoXY>
		SSD1306_Puts(char_temp_2, &Font_11x18, 1);
 8001458:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800145c:	2201      	movs	r2, #1
 800145e:	4914      	ldr	r1, [pc, #80]	; (80014b0 <main+0x2d0>)
 8001460:	4618      	mov	r0, r3
 8001462:	f001 fae7 	bl	8002a34 <SSD1306_Puts>
		}
#		endif
	}

#ifdef SSD1306_DISPLAY
	SSD1306_GotoXY(0, 29);
 8001466:	211d      	movs	r1, #29
 8001468:	2000      	movs	r0, #0
 800146a:	f001 fa4d 	bl	8002908 <SSD1306_GotoXY>
	SSD1306_Puts(char_temp_1, &Font_11x18, 1);
 800146e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001472:	2201      	movs	r2, #1
 8001474:	490e      	ldr	r1, [pc, #56]	; (80014b0 <main+0x2d0>)
 8001476:	4618      	mov	r0, r3
 8001478:	f001 fadc 	bl	8002a34 <SSD1306_Puts>

	SSD1306_GotoXY(70, 29);
 800147c:	211d      	movs	r1, #29
 800147e:	2046      	movs	r0, #70	; 0x46
 8001480:	f001 fa42 	bl	8002908 <SSD1306_GotoXY>
	SSD1306_Puts(char_temp_2, &Font_11x18, 1);
 8001484:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001488:	2201      	movs	r2, #1
 800148a:	4909      	ldr	r1, [pc, #36]	; (80014b0 <main+0x2d0>)
 800148c:	4618      	mov	r0, r3
 800148e:	f001 fad1 	bl	8002a34 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 8001492:	f001 f971 	bl	8002778 <SSD1306_UpdateScreen>
		CDC_Transmit_FS((uint8_t*)char_temp_2, strlen((uint8_t*)char_temp_2));
		CDC_Transmit_FS(end, strlen(end));
	}
#	endif

	HAL_Delay(10);
 8001496:	200a      	movs	r0, #10
 8001498:	f001 fd5a 	bl	8002f50 <HAL_Delay>
	mlx90632_read_temp_raw(&ambient_new_raw, &ambient_old_raw, &object_new_raw, &object_old_raw, hi2c1);
 800149c:	e73c      	b.n	8001318 <main+0x138>
 800149e:	bf00      	nop
 80014a0:	66666666 	.word	0x66666666
 80014a4:	3fee6666 	.word	0x3fee6666
 80014a8:	20000840 	.word	0x20000840
 80014ac:	40020c00 	.word	0x40020c00
 80014b0:	20000000 	.word	0x20000000
 80014b4:	0800a204 	.word	0x0800a204
 80014b8:	00587f5b 	.word	0x00587f5b
 80014bc:	04a10289 	.word	0x04a10289
 80014c0:	fff966f8 	.word	0xfff966f8
 80014c4:	004a268f 	.word	0x004a268f
 80014c8:	0056c4ec 	.word	0x0056c4ec
 80014cc:	0335c481 	.word	0x0335c481
 80014d0:	028e3525 	.word	0x028e3525
 80014d4:	ff21e306 	.word	0xff21e306
 80014d8:	20000894 	.word	0x20000894
 80014dc:	40020000 	.word	0x40020000

080014e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b094      	sub	sp, #80	; 0x50
 80014e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014e6:	f107 0320 	add.w	r3, r7, #32
 80014ea:	2230      	movs	r2, #48	; 0x30
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f008 fd8c 	bl	800a00c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001504:	2300      	movs	r3, #0
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <SystemClock_Config+0xc8>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	4a26      	ldr	r2, [pc, #152]	; (80015a8 <SystemClock_Config+0xc8>)
 800150e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001512:	6413      	str	r3, [r2, #64]	; 0x40
 8001514:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <SystemClock_Config+0xc8>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001520:	2300      	movs	r3, #0
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	4b21      	ldr	r3, [pc, #132]	; (80015ac <SystemClock_Config+0xcc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a20      	ldr	r2, [pc, #128]	; (80015ac <SystemClock_Config+0xcc>)
 800152a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <SystemClock_Config+0xcc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800153c:	2302      	movs	r3, #2
 800153e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001540:	2301      	movs	r3, #1
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	2310      	movs	r3, #16
 8001546:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001548:	2302      	movs	r3, #2
 800154a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800154c:	2300      	movs	r3, #0
 800154e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001550:	2310      	movs	r3, #16
 8001552:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001554:	23c0      	movs	r3, #192	; 0xc0
 8001556:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001558:	2302      	movs	r3, #2
 800155a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800155c:	2304      	movs	r3, #4
 800155e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001560:	f107 0320 	add.w	r3, r7, #32
 8001564:	4618      	mov	r0, r3
 8001566:	f004 fc01 	bl	8005d6c <HAL_RCC_OscConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001570:	f000 f924 	bl	80017bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001574:	230f      	movs	r3, #15
 8001576:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001580:	2300      	movs	r3, #0
 8001582:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f004 fe64 	bl	800625c <HAL_RCC_ClockConfig>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800159a:	f000 f90f 	bl	80017bc <Error_Handler>
  }
}
 800159e:	bf00      	nop
 80015a0:	3750      	adds	r7, #80	; 0x50
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40007000 	.word	0x40007000

080015b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015b4:	4b12      	ldr	r3, [pc, #72]	; (8001600 <MX_I2C1_Init+0x50>)
 80015b6:	4a13      	ldr	r2, [pc, #76]	; (8001604 <MX_I2C1_Init+0x54>)
 80015b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ba:	4b11      	ldr	r3, [pc, #68]	; (8001600 <MX_I2C1_Init+0x50>)
 80015bc:	4a12      	ldr	r2, [pc, #72]	; (8001608 <MX_I2C1_Init+0x58>)
 80015be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <MX_I2C1_Init+0x50>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <MX_I2C1_Init+0x50>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <MX_I2C1_Init+0x50>)
 80015ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015d4:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e0:	4b07      	ldr	r3, [pc, #28]	; (8001600 <MX_I2C1_Init+0x50>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MX_I2C1_Init+0x50>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ec:	4804      	ldr	r0, [pc, #16]	; (8001600 <MX_I2C1_Init+0x50>)
 80015ee:	f001 ffcd 	bl	800358c <HAL_I2C_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015f8:	f000 f8e0 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000894 	.word	0x20000894
 8001604:	40005400 	.word	0x40005400
 8001608:	000186a0 	.word	0x000186a0

0800160c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_I2C2_Init+0x50>)
 8001612:	4a13      	ldr	r2, [pc, #76]	; (8001660 <MX_I2C2_Init+0x54>)
 8001614:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_I2C2_Init+0x50>)
 8001618:	4a12      	ldr	r2, [pc, #72]	; (8001664 <MX_I2C2_Init+0x58>)
 800161a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_I2C2_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_I2C2_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_I2C2_Init+0x50>)
 800162a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_I2C2_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_I2C2_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_I2C2_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_I2C2_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_I2C2_Init+0x50>)
 800164a:	f001 ff9f 	bl	800358c <HAL_I2C_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001654:	f000 f8b2 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200008e8 	.word	0x200008e8
 8001660:	40005800 	.word	0x40005800
 8001664:	000186a0 	.word	0x000186a0

08001668 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800166c:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <MX_I2C3_Init+0x50>)
 800166e:	4a13      	ldr	r2, [pc, #76]	; (80016bc <MX_I2C3_Init+0x54>)
 8001670:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <MX_I2C3_Init+0x50>)
 8001674:	4a12      	ldr	r2, [pc, #72]	; (80016c0 <MX_I2C3_Init+0x58>)
 8001676:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <MX_I2C3_Init+0x50>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <MX_I2C3_Init+0x50>)
 8001680:	2200      	movs	r2, #0
 8001682:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <MX_I2C3_Init+0x50>)
 8001686:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800168a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800168c:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <MX_I2C3_Init+0x50>)
 800168e:	2200      	movs	r2, #0
 8001690:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <MX_I2C3_Init+0x50>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <MX_I2C3_Init+0x50>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <MX_I2C3_Init+0x50>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016a4:	4804      	ldr	r0, [pc, #16]	; (80016b8 <MX_I2C3_Init+0x50>)
 80016a6:	f001 ff71 	bl	800358c <HAL_I2C_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80016b0:	f000 f884 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000840 	.word	0x20000840
 80016bc:	40005c00 	.word	0x40005c00
 80016c0:	00061a80 	.word	0x00061a80

080016c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	; 0x28
 80016c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	4b34      	ldr	r3, [pc, #208]	; (80017b0 <MX_GPIO_Init+0xec>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	4a33      	ldr	r2, [pc, #204]	; (80017b0 <MX_GPIO_Init+0xec>)
 80016e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ea:	4b31      	ldr	r3, [pc, #196]	; (80017b0 <MX_GPIO_Init+0xec>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	4b2d      	ldr	r3, [pc, #180]	; (80017b0 <MX_GPIO_Init+0xec>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a2c      	ldr	r2, [pc, #176]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b2a      	ldr	r3, [pc, #168]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	4b26      	ldr	r3, [pc, #152]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <MX_GPIO_Init+0xec>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a1e      	ldr	r2, [pc, #120]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001738:	f043 0308 	orr.w	r3, r3, #8
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a17      	ldr	r2, [pc, #92]	; (80017b0 <MX_GPIO_Init+0xec>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <MX_GPIO_Init+0xec>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800176c:	4811      	ldr	r0, [pc, #68]	; (80017b4 <MX_GPIO_Init+0xf0>)
 800176e:	f001 fed9 	bl	8003524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001772:	2301      	movs	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001776:	2300      	movs	r3, #0
 8001778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	4619      	mov	r1, r3
 8001784:	480c      	ldr	r0, [pc, #48]	; (80017b8 <MX_GPIO_Init+0xf4>)
 8001786:	f001 fd19 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800178a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800178e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4619      	mov	r1, r3
 80017a2:	4804      	ldr	r0, [pc, #16]	; (80017b4 <MX_GPIO_Init+0xf0>)
 80017a4:	f001 fd0a 	bl	80031bc <HAL_GPIO_Init>

}
 80017a8:	bf00      	nop
 80017aa:	3728      	adds	r7, #40	; 0x28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020c00 	.word	0x40020c00
 80017b8:	40020000 	.word	0x40020000

080017bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>

080017c6 <mlx90632_start_measurement>:
#ifndef STATIC
#define STATIC static
#endif

int mlx90632_start_measurement(I2C_HandleTypeDef hi2c)
{
 80017c6:	b084      	sub	sp, #16
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b099      	sub	sp, #100	; 0x64
 80017cc:	af14      	add	r7, sp, #80	; 0x50
 80017ce:	f107 0420 	add.w	r4, r7, #32
 80017d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int ret, tries = MLX90632_MAX_NUMBER_MESUREMENT_READ_TRIES;
 80017d6:	2364      	movs	r3, #100	; 0x64
 80017d8:	60fb      	str	r3, [r7, #12]
    uint16_t reg_status;

    ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status, hi2c);
 80017da:	1dbc      	adds	r4, r7, #6
 80017dc:	4668      	mov	r0, sp
 80017de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e2:	224c      	movs	r2, #76	; 0x4c
 80017e4:	4619      	mov	r1, r3
 80017e6:	f008 fc03 	bl	8009ff0 <memcpy>
 80017ea:	f107 0320 	add.w	r3, r7, #32
 80017ee:	cb0c      	ldmia	r3, {r2, r3}
 80017f0:	4621      	mov	r1, r4
 80017f2:	f643 70ff 	movw	r0, #16383	; 0x3fff
 80017f6:	f000 fd0f 	bl	8002218 <mlx90632_i2c_read>
 80017fa:	60b8      	str	r0, [r7, #8]
    if (ret < 0) {
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	da01      	bge.n	8001806 <mlx90632_start_measurement+0x40>
    	  return ret;
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	e047      	b.n	8001896 <mlx90632_start_measurement+0xd0>
    }


    ret = mlx90632_i2c_write(MLX90632_REG_STATUS, reg_status & (~MLX90632_STAT_DATA_RDY), hi2c);
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	f023 0301 	bic.w	r3, r3, #1
 800180c:	b29c      	uxth	r4, r3
 800180e:	4668      	mov	r0, sp
 8001810:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001814:	224c      	movs	r2, #76	; 0x4c
 8001816:	4619      	mov	r1, r3
 8001818:	f008 fbea 	bl	8009ff0 <memcpy>
 800181c:	f107 0320 	add.w	r3, r7, #32
 8001820:	cb0c      	ldmia	r3, {r2, r3}
 8001822:	4621      	mov	r1, r4
 8001824:	f643 70ff 	movw	r0, #16383	; 0x3fff
 8001828:	f000 fd53 	bl	80022d2 <mlx90632_i2c_write>
 800182c:	60b8      	str	r0, [r7, #8]
    if (ret < 0){
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	da22      	bge.n	800187a <mlx90632_start_measurement+0xb4>
  	  return ret;
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	e02e      	b.n	8001896 <mlx90632_start_measurement+0xd0>
  }

    while (tries-- > 0)
    {
        ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status, hi2c);
 8001838:	1dbc      	adds	r4, r7, #6
 800183a:	4668      	mov	r0, sp
 800183c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001840:	224c      	movs	r2, #76	; 0x4c
 8001842:	4619      	mov	r1, r3
 8001844:	f008 fbd4 	bl	8009ff0 <memcpy>
 8001848:	f107 0320 	add.w	r3, r7, #32
 800184c:	cb0c      	ldmia	r3, {r2, r3}
 800184e:	4621      	mov	r1, r4
 8001850:	f643 70ff 	movw	r0, #16383	; 0x3fff
 8001854:	f000 fce0 	bl	8002218 <mlx90632_i2c_read>
 8001858:	60b8      	str	r0, [r7, #8]
        if (ret < 0)
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	2b00      	cmp	r3, #0
 800185e:	da01      	bge.n	8001864 <mlx90632_start_measurement+0x9e>
            return ret;
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	e018      	b.n	8001896 <mlx90632_start_measurement+0xd0>
        if (reg_status & MLX90632_STAT_DATA_RDY)
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b00      	cmp	r3, #0
 800186c:	d10b      	bne.n	8001886 <mlx90632_start_measurement+0xc0>
            break;
        /* minimum wait time to complete measurement
         * should be calculated according to refresh rate
         * atm 10ms - 11ms
         */
        usleep(10000, 11000);
 800186e:	f642 21f8 	movw	r1, #11000	; 0x2af8
 8001872:	f242 7010 	movw	r0, #10000	; 0x2710
 8001876:	f000 fd56 	bl	8002326 <usleep>
    while (tries-- > 0)
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	1e5a      	subs	r2, r3, #1
 800187e:	60fa      	str	r2, [r7, #12]
 8001880:	2b00      	cmp	r3, #0
 8001882:	dcd9      	bgt.n	8001838 <mlx90632_start_measurement+0x72>
 8001884:	e000      	b.n	8001888 <mlx90632_start_measurement+0xc2>
            break;
 8001886:	bf00      	nop
    }

    if (tries < 0)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	da02      	bge.n	8001894 <mlx90632_start_measurement+0xce>
    {
        // data not ready
        return -ETIMEDOUT;
 800188e:	f06f 0373 	mvn.w	r3, #115	; 0x73
 8001892:	e000      	b.n	8001896 <mlx90632_start_measurement+0xd0>
    }

    return (reg_status & MLX90632_STAT_CYCLE_POS) >> 2;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80018a0:	b004      	add	sp, #16
 80018a2:	4770      	bx	lr

080018a4 <mlx90632_channel_new_select>:
 *
 * @retval 0 When both memory locations are updated as per ret
 * @retval -EINVAL channel_new and channel_old were not updated
 */
STATIC int32_t mlx90632_channel_new_select(int32_t ret, uint8_t *channel_new, uint8_t *channel_old)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
    switch (ret)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d003      	beq.n	80018be <mlx90632_channel_new_select+0x1a>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d007      	beq.n	80018cc <mlx90632_channel_new_select+0x28>
 80018bc:	e00d      	b.n	80018da <mlx90632_channel_new_select+0x36>
    {
        case 1:
            *channel_new = 1;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
            *channel_old = 2;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2202      	movs	r2, #2
 80018c8:	701a      	strb	r2, [r3, #0]
            break;
 80018ca:	e009      	b.n	80018e0 <mlx90632_channel_new_select+0x3c>

        case 2:
            *channel_new = 2;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2202      	movs	r2, #2
 80018d0:	701a      	strb	r2, [r3, #0]
            *channel_old = 1;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	701a      	strb	r2, [r3, #0]
            break;
 80018d8:	e002      	b.n	80018e0 <mlx90632_channel_new_select+0x3c>

        default:
            return -EINVAL;
 80018da:	f06f 0315 	mvn.w	r3, #21
 80018de:	e000      	b.n	80018e2 <mlx90632_channel_new_select+0x3e>
    }
    return 0;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <mlx90632_read_temp_ambient_raw>:
 *
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_ambient_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw, I2C_HandleTypeDef hi2c)
{
 80018ee:	b082      	sub	sp, #8
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b099      	sub	sp, #100	; 0x64
 80018f4:	af14      	add	r7, sp, #80	; 0x50
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	f107 0120 	add.w	r1, r7, #32
 80018fe:	e881 000c 	stmia.w	r1, {r2, r3}
    int32_t ret;
    uint16_t read_tmp;

    ret = mlx90632_i2c_read(MLX90632_RAM_3(1), &read_tmp, hi2c);
 8001902:	f107 040a 	add.w	r4, r7, #10
 8001906:	4668      	mov	r0, sp
 8001908:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800190c:	224c      	movs	r2, #76	; 0x4c
 800190e:	4619      	mov	r1, r3
 8001910:	f008 fb6e 	bl	8009ff0 <memcpy>
 8001914:	f107 0320 	add.w	r3, r7, #32
 8001918:	cb0c      	ldmia	r3, {r2, r3}
 800191a:	4621      	mov	r1, r4
 800191c:	f244 0005 	movw	r0, #16389	; 0x4005
 8001920:	f000 fc7a 	bl	8002218 <mlx90632_i2c_read>
 8001924:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2b00      	cmp	r3, #0
 800192a:	da01      	bge.n	8001930 <mlx90632_read_temp_ambient_raw+0x42>
        return ret;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	e01f      	b.n	8001970 <mlx90632_read_temp_ambient_raw+0x82>
    *ambient_new_raw = (int16_t)read_tmp;
 8001930:	897b      	ldrh	r3, [r7, #10]
 8001932:	b21a      	sxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_3(2), &read_tmp, hi2c);
 8001938:	f107 040a 	add.w	r4, r7, #10
 800193c:	4668      	mov	r0, sp
 800193e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001942:	224c      	movs	r2, #76	; 0x4c
 8001944:	4619      	mov	r1, r3
 8001946:	f008 fb53 	bl	8009ff0 <memcpy>
 800194a:	f107 0320 	add.w	r3, r7, #32
 800194e:	cb0c      	ldmia	r3, {r2, r3}
 8001950:	4621      	mov	r1, r4
 8001952:	f244 0008 	movw	r0, #16392	; 0x4008
 8001956:	f000 fc5f 	bl	8002218 <mlx90632_i2c_read>
 800195a:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	da01      	bge.n	8001966 <mlx90632_read_temp_ambient_raw+0x78>
        return ret;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	e004      	b.n	8001970 <mlx90632_read_temp_ambient_raw+0x82>
    *ambient_old_raw = (int16_t)read_tmp;
 8001966:	897b      	ldrh	r3, [r7, #10]
 8001968:	b21a      	sxth	r2, r3
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	801a      	strh	r2, [r3, #0]

    return ret;
 800196e:	68fb      	ldr	r3, [r7, #12]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800197a:	b002      	add	sp, #8
 800197c:	4770      	bx	lr

0800197e <mlx90632_read_temp_object_raw>:
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_object_raw(int32_t start_measurement_ret,
                                             int16_t *object_new_raw, int16_t *object_old_raw, I2C_HandleTypeDef hi2c)
{
 800197e:	b082      	sub	sp, #8
 8001980:	b5b0      	push	{r4, r5, r7, lr}
 8001982:	b09c      	sub	sp, #112	; 0x70
 8001984:	af14      	add	r7, sp, #80	; 0x50
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	637b      	str	r3, [r7, #52]	; 0x34
    int32_t ret;
    uint16_t read_tmp;
    int16_t read;
    uint8_t channel, channel_old;

    ret = mlx90632_channel_new_select(start_measurement_ret, &channel, &channel_old);
 800198e:	f107 0216 	add.w	r2, r7, #22
 8001992:	f107 0317 	add.w	r3, r7, #23
 8001996:	4619      	mov	r1, r3
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f7ff ff83 	bl	80018a4 <mlx90632_channel_new_select>
 800199e:	61f8      	str	r0, [r7, #28]
    if (ret != 0)
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <mlx90632_read_temp_object_raw+0x2e>
        return -EINVAL;
 80019a6:	f06f 0315 	mvn.w	r3, #21
 80019aa:	e09c      	b.n	8001ae6 <mlx90632_read_temp_object_raw+0x168>

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel), &read_tmp, hi2c);
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	0052      	lsls	r2, r2, #1
 80019b4:	4413      	add	r3, r2
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80019bc:	3301      	adds	r3, #1
 80019be:	b29b      	uxth	r3, r3
 80019c0:	b21c      	sxth	r4, r3
 80019c2:	f107 0518 	add.w	r5, r7, #24
 80019c6:	4668      	mov	r0, sp
 80019c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019cc:	224c      	movs	r2, #76	; 0x4c
 80019ce:	4619      	mov	r1, r3
 80019d0:	f008 fb0e 	bl	8009ff0 <memcpy>
 80019d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019d8:	cb0c      	ldmia	r3, {r2, r3}
 80019da:	4629      	mov	r1, r5
 80019dc:	4620      	mov	r0, r4
 80019de:	f000 fc1b 	bl	8002218 <mlx90632_i2c_read>
 80019e2:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	da01      	bge.n	80019ee <mlx90632_read_temp_object_raw+0x70>
        return ret;
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	e07b      	b.n	8001ae6 <mlx90632_read_temp_object_raw+0x168>

    read = (int16_t)read_tmp;
 80019ee:	8b3b      	ldrh	r3, [r7, #24]
 80019f0:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel), &read_tmp, hi2c);
 80019f2:	7dfb      	ldrb	r3, [r7, #23]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	461a      	mov	r2, r3
 80019f8:	0052      	lsls	r2, r2, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	b21c      	sxth	r4, r3
 8001a06:	f107 0518 	add.w	r5, r7, #24
 8001a0a:	4668      	mov	r0, sp
 8001a0c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a10:	224c      	movs	r2, #76	; 0x4c
 8001a12:	4619      	mov	r1, r3
 8001a14:	f008 faec 	bl	8009ff0 <memcpy>
 8001a18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a1c:	cb0c      	ldmia	r3, {r2, r3}
 8001a1e:	4629      	mov	r1, r5
 8001a20:	4620      	mov	r0, r4
 8001a22:	f000 fbf9 	bl	8002218 <mlx90632_i2c_read>
 8001a26:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da01      	bge.n	8001a32 <mlx90632_read_temp_object_raw+0xb4>
        return ret;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	e059      	b.n	8001ae6 <mlx90632_read_temp_object_raw+0x168>
    *object_new_raw = (read + (int16_t)read_tmp) / 2;
 8001a32:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001a36:	8b3a      	ldrh	r2, [r7, #24]
 8001a38:	b212      	sxth	r2, r2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	0fda      	lsrs	r2, r3, #31
 8001a3e:	4413      	add	r3, r2
 8001a40:	105b      	asrs	r3, r3, #1
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel_old), &read_tmp, hi2c);
 8001a48:	7dbb      	ldrb	r3, [r7, #22]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	0052      	lsls	r2, r2, #1
 8001a50:	4413      	add	r3, r2
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a58:	3301      	adds	r3, #1
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	b21c      	sxth	r4, r3
 8001a5e:	f107 0518 	add.w	r5, r7, #24
 8001a62:	4668      	mov	r0, sp
 8001a64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a68:	224c      	movs	r2, #76	; 0x4c
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f008 fac0 	bl	8009ff0 <memcpy>
 8001a70:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a74:	cb0c      	ldmia	r3, {r2, r3}
 8001a76:	4629      	mov	r1, r5
 8001a78:	4620      	mov	r0, r4
 8001a7a:	f000 fbcd 	bl	8002218 <mlx90632_i2c_read>
 8001a7e:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	da01      	bge.n	8001a8a <mlx90632_read_temp_object_raw+0x10c>
        return ret;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	e02d      	b.n	8001ae6 <mlx90632_read_temp_object_raw+0x168>
    read = (int16_t)read_tmp;
 8001a8a:	8b3b      	ldrh	r3, [r7, #24]
 8001a8c:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel_old), &read_tmp, hi2c);
 8001a8e:	7dbb      	ldrb	r3, [r7, #22]
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	461a      	mov	r2, r3
 8001a94:	0052      	lsls	r2, r2, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	b21c      	sxth	r4, r3
 8001aa2:	f107 0518 	add.w	r5, r7, #24
 8001aa6:	4668      	mov	r0, sp
 8001aa8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001aac:	224c      	movs	r2, #76	; 0x4c
 8001aae:	4619      	mov	r1, r3
 8001ab0:	f008 fa9e 	bl	8009ff0 <memcpy>
 8001ab4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ab8:	cb0c      	ldmia	r3, {r2, r3}
 8001aba:	4629      	mov	r1, r5
 8001abc:	4620      	mov	r0, r4
 8001abe:	f000 fbab 	bl	8002218 <mlx90632_i2c_read>
 8001ac2:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	da01      	bge.n	8001ace <mlx90632_read_temp_object_raw+0x150>
        return ret;
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	e00b      	b.n	8001ae6 <mlx90632_read_temp_object_raw+0x168>
    *object_old_raw = (read + (int16_t)read_tmp) / 2;
 8001ace:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001ad2:	8b3a      	ldrh	r2, [r7, #24]
 8001ad4:	b212      	sxth	r2, r2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	0fda      	lsrs	r2, r3, #31
 8001ada:	4413      	add	r3, r2
 8001adc:	105b      	asrs	r3, r3, #1
 8001ade:	b21a      	sxth	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	801a      	strh	r2, [r3, #0]

    return ret;
 8001ae4:	69fb      	ldr	r3, [r7, #28]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3720      	adds	r7, #32
 8001aea:	46bd      	mov	sp, r7
 8001aec:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001af0:	b002      	add	sp, #8
 8001af2:	4770      	bx	lr

08001af4 <mlx90632_read_temp_raw>:

int32_t mlx90632_read_temp_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw,
                               int16_t *object_new_raw, int16_t *object_old_raw, I2C_HandleTypeDef hi2c)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b09a      	sub	sp, #104	; 0x68
 8001af8:	af14      	add	r7, sp, #80	; 0x50
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	603b      	str	r3, [r7, #0]
    int32_t ret, start_measurement_ret;

    // trigger and wait for measurement to complete
    start_measurement_ret = mlx90632_start_measurement(hi2c);
 8001b02:	4668      	mov	r0, sp
 8001b04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b08:	2244      	movs	r2, #68	; 0x44
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f008 fa70 	bl	8009ff0 <memcpy>
 8001b10:	f107 0320 	add.w	r3, r7, #32
 8001b14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b16:	f7ff fe56 	bl	80017c6 <mlx90632_start_measurement>
 8001b1a:	6178      	str	r0, [r7, #20]
    if (start_measurement_ret < 0)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	da01      	bge.n	8001b26 <mlx90632_read_temp_raw+0x32>
        return start_measurement_ret;
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	e022      	b.n	8001b6c <mlx90632_read_temp_raw+0x78>

    /** Read new and old **ambient** values from sensor */
    ret = mlx90632_read_temp_ambient_raw(ambient_new_raw, ambient_old_raw, hi2c);
 8001b26:	4668      	mov	r0, sp
 8001b28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b2c:	224c      	movs	r2, #76	; 0x4c
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f008 fa5e 	bl	8009ff0 <memcpy>
 8001b34:	f107 0320 	add.w	r3, r7, #32
 8001b38:	cb0c      	ldmia	r3, {r2, r3}
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	f7ff fed6 	bl	80018ee <mlx90632_read_temp_ambient_raw>
 8001b42:	6138      	str	r0, [r7, #16]
    if (ret < 0)
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	da01      	bge.n	8001b4e <mlx90632_read_temp_raw+0x5a>
        return ret;
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	e00e      	b.n	8001b6c <mlx90632_read_temp_raw+0x78>

    /** Read new and old **object** values from sensor */
    ret = mlx90632_read_temp_object_raw(start_measurement_ret, object_new_raw, object_old_raw, hi2c);
 8001b4e:	4668      	mov	r0, sp
 8001b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b54:	2250      	movs	r2, #80	; 0x50
 8001b56:	4619      	mov	r1, r3
 8001b58:	f008 fa4a 	bl	8009ff0 <memcpy>
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	6978      	ldr	r0, [r7, #20]
 8001b64:	f7ff ff0b 	bl	800197e <mlx90632_read_temp_object_raw>
 8001b68:	6138      	str	r0, [r7, #16]

    return ret;
 8001b6a:	693b      	ldr	r3, [r7, #16]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <mlx90632_preprocess_temp_ambient>:
}


/* DSPv5 */
double mlx90632_preprocess_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int16_t Gb)
{
 8001b74:	b5b0      	push	{r4, r5, r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	80fb      	strh	r3, [r7, #6]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	80bb      	strh	r3, [r7, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	807b      	strh	r3, [r7, #2]
    double VR_Ta, kGb;

    kGb = ((double)Gb) / 1024.0;
 8001b86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fc6e 	bl	800046c <__aeabi_i2d>
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	4b27      	ldr	r3, [pc, #156]	; (8001c34 <mlx90632_preprocess_temp_ambient+0xc0>)
 8001b96:	f7fe fdfd 	bl	8000794 <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_Ta = ambient_old_raw + kGb * (ambient_new_raw / (MLX90632_REF_3));
 8001ba2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fc60 	bl	800046c <__aeabi_i2d>
 8001bac:	4604      	mov	r4, r0
 8001bae:	460d      	mov	r5, r1
 8001bb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fc59 	bl	800046c <__aeabi_i2d>
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	4b1e      	ldr	r3, [pc, #120]	; (8001c38 <mlx90632_preprocess_temp_ambient+0xc4>)
 8001bc0:	f7fe fde8 	bl	8000794 <__aeabi_ddiv>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001bd0:	f7fe fcb6 	bl	8000540 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4620      	mov	r0, r4
 8001bda:	4629      	mov	r1, r5
 8001bdc:	f7fe fafa 	bl	80001d4 <__adddf3>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((ambient_new_raw / (MLX90632_REF_3)) / VR_Ta) * 524288.0;
 8001be8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe fc3d 	bl	800046c <__aeabi_i2d>
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <mlx90632_preprocess_temp_ambient+0xc4>)
 8001bf8:	f7fe fdcc 	bl	8000794 <__aeabi_ddiv>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4610      	mov	r0, r2
 8001c02:	4619      	mov	r1, r3
 8001c04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c08:	f7fe fdc4 	bl	8000794 <__aeabi_ddiv>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4610      	mov	r0, r2
 8001c12:	4619      	mov	r1, r3
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <mlx90632_preprocess_temp_ambient+0xc8>)
 8001c1a:	f7fe fc91 	bl	8000540 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c26:	eeb0 0a47 	vmov.f32	s0, s14
 8001c2a:	eef0 0a67 	vmov.f32	s1, s15
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bdb0      	pop	{r4, r5, r7, pc}
 8001c34:	40900000 	.word	0x40900000
 8001c38:	40280000 	.word	0x40280000
 8001c3c:	41200000 	.word	0x41200000

08001c40 <mlx90632_preprocess_temp_object>:

double mlx90632_preprocess_temp_object(int16_t object_new_raw, int16_t object_old_raw,
                                       int16_t ambient_new_raw, int16_t ambient_old_raw,
                                       int16_t Ka)
{
 8001c40:	b5b0      	push	{r4, r5, r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4604      	mov	r4, r0
 8001c48:	4608      	mov	r0, r1
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4623      	mov	r3, r4
 8001c50:	80fb      	strh	r3, [r7, #6]
 8001c52:	4603      	mov	r3, r0
 8001c54:	80bb      	strh	r3, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	807b      	strh	r3, [r7, #2]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	803b      	strh	r3, [r7, #0]
    double VR_IR, kKa;

    kKa = ((double)Ka) / 1024.0;
 8001c5e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc02 	bl	800046c <__aeabi_i2d>
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <mlx90632_preprocess_temp_object+0xd8>)
 8001c6e:	f7fe fd91 	bl	8000794 <__aeabi_ddiv>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_IR = ambient_old_raw + kKa * (ambient_new_raw / (MLX90632_REF_3));
 8001c7a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7fe fbf4 	bl	800046c <__aeabi_i2d>
 8001c84:	4604      	mov	r4, r0
 8001c86:	460d      	mov	r5, r1
 8001c88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fbed 	bl	800046c <__aeabi_i2d>
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <mlx90632_preprocess_temp_object+0xdc>)
 8001c98:	f7fe fd7c 	bl	8000794 <__aeabi_ddiv>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ca8:	f7fe fc4a 	bl	8000540 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	4629      	mov	r1, r5
 8001cb4:	f7fe fa8e 	bl	80001d4 <__adddf3>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((((object_new_raw + object_old_raw) / 2) / (MLX90632_REF_12)) / VR_IR) * 524288.0;
 8001cc0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cc4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	0fda      	lsrs	r2, r3, #31
 8001ccc:	4413      	add	r3, r2
 8001cce:	105b      	asrs	r3, r3, #1
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fbcb 	bl	800046c <__aeabi_i2d>
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <mlx90632_preprocess_temp_object+0xdc>)
 8001cdc:	f7fe fd5a 	bl	8000794 <__aeabi_ddiv>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cec:	f7fe fd52 	bl	8000794 <__aeabi_ddiv>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <mlx90632_preprocess_temp_object+0xe0>)
 8001cfe:	f7fe fc1f 	bl	8000540 <__aeabi_dmul>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d0e:	eef0 0a67 	vmov.f32	s1, s15
 8001d12:	3718      	adds	r7, #24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bdb0      	pop	{r4, r5, r7, pc}
 8001d18:	40900000 	.word	0x40900000
 8001d1c:	40280000 	.word	0x40280000
 8001d20:	41200000 	.word	0x41200000

08001d24 <mlx90632_calc_temp_ambient>:

double mlx90632_calc_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int32_t P_T,
                                  int32_t P_R, int32_t P_G, int32_t P_O, int16_t Gb)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b090      	sub	sp, #64	; 0x40
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60ba      	str	r2, [r7, #8]
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	4603      	mov	r3, r0
 8001d30:	81fb      	strh	r3, [r7, #14]
 8001d32:	460b      	mov	r3, r1
 8001d34:	81bb      	strh	r3, [r7, #12]
    double Asub, Bsub, Ablock, Bblock, Cblock, AMB;

    AMB = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 8001d36:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	; 0x50
 8001d3a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001d3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff ff16 	bl	8001b74 <mlx90632_preprocess_temp_ambient>
 8001d48:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38

    Asub = ((double)P_T) / (double)17592186044416.0;
 8001d4c:	68b8      	ldr	r0, [r7, #8]
 8001d4e:	f7fe fb8d 	bl	800046c <__aeabi_i2d>
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	4b32      	ldr	r3, [pc, #200]	; (8001e20 <mlx90632_calc_temp_ambient+0xfc>)
 8001d58:	f7fe fd1c 	bl	8000794 <__aeabi_ddiv>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    Bsub = (double)AMB - ((double)P_R / (double)256.0);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7fe fb81 	bl	800046c <__aeabi_i2d>
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	4b2d      	ldr	r3, [pc, #180]	; (8001e24 <mlx90632_calc_temp_ambient+0x100>)
 8001d70:	f7fe fd10 	bl	8000794 <__aeabi_ddiv>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001d7c:	f7fe fa28 	bl	80001d0 <__aeabi_dsub>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    Ablock = Asub * (Bsub * Bsub);
 8001d88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001d90:	f7fe fbd6 	bl	8000540 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d9c:	f7fe fbd0 	bl	8000540 <__aeabi_dmul>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    Bblock = (Bsub / (double)P_G) * (double)1048576.0;
 8001da8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001daa:	f7fe fb5f 	bl	800046c <__aeabi_i2d>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001db6:	f7fe fced 	bl	8000794 <__aeabi_ddiv>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	4b18      	ldr	r3, [pc, #96]	; (8001e28 <mlx90632_calc_temp_ambient+0x104>)
 8001dc8:	f7fe fbba 	bl	8000540 <__aeabi_dmul>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    Cblock = (double)P_O / (double)256.0;
 8001dd4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001dd6:	f7fe fb49 	bl	800046c <__aeabi_i2d>
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <mlx90632_calc_temp_ambient+0x100>)
 8001de0:	f7fe fcd8 	bl	8000794 <__aeabi_ddiv>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	e9c7 2304 	strd	r2, r3, [r7, #16]

    return Bblock + Ablock + Cblock;
 8001dec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001df0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001df4:	f7fe f9ee 	bl	80001d4 <__adddf3>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e04:	f7fe f9e6 	bl	80001d4 <__adddf3>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e10:	eeb0 0a47 	vmov.f32	s0, s14
 8001e14:	eef0 0a67 	vmov.f32	s1, s15
 8001e18:	3740      	adds	r7, #64	; 0x40
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	42b00000 	.word	0x42b00000
 8001e24:	40700000 	.word	0x40700000
 8001e28:	41300000 	.word	0x41300000
 8001e2c:	00000000 	.word	0x00000000

08001e30 <mlx90632_calc_temp_object_iteration>:
 * @return Calculated object temperature for current iteration in milliCelsius
 */
STATIC double mlx90632_calc_temp_object_iteration(double prev_object_temp, int32_t object, double TAdut,
                                                  int32_t Ga, int32_t Fa, int32_t Fb, int16_t Ha, int16_t Hb,
                                                  double emissivity)
{
 8001e30:	b5b0      	push	{r4, r5, r7, lr}
 8001e32:	b09c      	sub	sp, #112	; 0x70
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	ed87 0b08 	vstr	d0, [r7, #32]
 8001e3a:	61f8      	str	r0, [r7, #28]
 8001e3c:	ed87 1b04 	vstr	d1, [r7, #16]
 8001e40:	61b9      	str	r1, [r7, #24]
 8001e42:	60fa      	str	r2, [r7, #12]
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	ed87 2b00 	vstr	d2, [r7]
    // temp variables
    double KsTAtmp, Alpha_corr;
    double Ha_customer, Hb_customer;


    Ha_customer = Ha / ((double)16384.0);
 8001e4a:	f9b7 3080 	ldrsh.w	r3, [r7, #128]	; 0x80
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb0c 	bl	800046c <__aeabi_i2d>
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4b93      	ldr	r3, [pc, #588]	; (80020a8 <mlx90632_calc_temp_object_iteration+0x278>)
 8001e5a:	f7fe fc9b 	bl	8000794 <__aeabi_ddiv>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    Hb_customer = Hb / ((double)1024.0);
 8001e66:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	; 0x84
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fafe 	bl	800046c <__aeabi_i2d>
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	4b8d      	ldr	r3, [pc, #564]	; (80020ac <mlx90632_calc_temp_object_iteration+0x27c>)
 8001e76:	f7fe fc8d 	bl	8000794 <__aeabi_ddiv>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    calcedGa = ((double)Ga * (prev_object_temp - 25)) / ((double)68719476736.0);
 8001e82:	69b8      	ldr	r0, [r7, #24]
 8001e84:	f7fe faf2 	bl	800046c <__aeabi_i2d>
 8001e88:	4604      	mov	r4, r0
 8001e8a:	460d      	mov	r5, r1
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	4b87      	ldr	r3, [pc, #540]	; (80020b0 <mlx90632_calc_temp_object_iteration+0x280>)
 8001e92:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e96:	f7fe f99b 	bl	80001d0 <__aeabi_dsub>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4620      	mov	r0, r4
 8001ea0:	4629      	mov	r1, r5
 8001ea2:	f7fe fb4d 	bl	8000540 <__aeabi_dmul>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	4b80      	ldr	r3, [pc, #512]	; (80020b4 <mlx90632_calc_temp_object_iteration+0x284>)
 8001eb4:	f7fe fc6e 	bl	8000794 <__aeabi_ddiv>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    KsTAtmp = (double)Fb * (TAdut - 25);
 8001ec0:	68b8      	ldr	r0, [r7, #8]
 8001ec2:	f7fe fad3 	bl	800046c <__aeabi_i2d>
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	460d      	mov	r5, r1
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	4b78      	ldr	r3, [pc, #480]	; (80020b0 <mlx90632_calc_temp_object_iteration+0x280>)
 8001ed0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ed4:	f7fe f97c 	bl	80001d0 <__aeabi_dsub>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4620      	mov	r0, r4
 8001ede:	4629      	mov	r1, r5
 8001ee0:	f7fe fb2e 	bl	8000540 <__aeabi_dmul>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    calcedGb = KsTAtmp / ((double)68719476736.0);
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	4b70      	ldr	r3, [pc, #448]	; (80020b4 <mlx90632_calc_temp_object_iteration+0x284>)
 8001ef2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001ef6:	f7fe fc4d 	bl	8000794 <__aeabi_ddiv>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    Alpha_corr = (((double)(Fa * POW10)) * Ha_customer * (double)(1 + calcedGa + calcedGb)) /
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	461a      	mov	r2, r3
 8001f06:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001f0a:	496b      	ldr	r1, [pc, #428]	; (80020b8 <mlx90632_calc_temp_object_iteration+0x288>)
 8001f0c:	fb01 f003 	mul.w	r0, r1, r3
 8001f10:	2102      	movs	r1, #2
 8001f12:	fb01 f102 	mul.w	r1, r1, r2
 8001f16:	4401      	add	r1, r0
 8001f18:	4867      	ldr	r0, [pc, #412]	; (80020b8 <mlx90632_calc_temp_object_iteration+0x288>)
 8001f1a:	fba2 2300 	umull	r2, r3, r2, r0
 8001f1e:	4419      	add	r1, r3
 8001f20:	460b      	mov	r3, r1
 8001f22:	4610      	mov	r0, r2
 8001f24:	4619      	mov	r1, r3
 8001f26:	f7fe fadd 	bl	80004e4 <__aeabi_l2d>
 8001f2a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001f2e:	f7fe fb07 	bl	8000540 <__aeabi_dmul>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4614      	mov	r4, r2
 8001f38:	461d      	mov	r5, r3
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	4b5f      	ldr	r3, [pc, #380]	; (80020bc <mlx90632_calc_temp_object_iteration+0x28c>)
 8001f40:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001f44:	f7fe f946 	bl	80001d4 <__adddf3>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f54:	f7fe f93e 	bl	80001d4 <__adddf3>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	4629      	mov	r1, r5
 8001f60:	f7fe faee 	bl	8000540 <__aeabi_dmul>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	4b53      	ldr	r3, [pc, #332]	; (80020c0 <mlx90632_calc_temp_object_iteration+0x290>)
 8001f72:	f7fe fc0f 	bl	8000794 <__aeabi_ddiv>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
                 ((double)70368744177664.0);
    calcedFa = object / (emissivity * (Alpha_corr / POW10));
 8001f7e:	69f8      	ldr	r0, [r7, #28]
 8001f80:	f7fe fa74 	bl	800046c <__aeabi_i2d>
 8001f84:	4604      	mov	r4, r0
 8001f86:	460d      	mov	r5, r1
 8001f88:	a343      	add	r3, pc, #268	; (adr r3, 8002098 <mlx90632_calc_temp_object_iteration+0x268>)
 8001f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001f92:	f7fe fbff 	bl	8000794 <__aeabi_ddiv>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4610      	mov	r0, r2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fa2:	f7fe facd 	bl	8000540 <__aeabi_dmul>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	460b      	mov	r3, r1
 8001faa:	4620      	mov	r0, r4
 8001fac:	4629      	mov	r1, r5
 8001fae:	f7fe fbf1 	bl	8000794 <__aeabi_ddiv>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    TAdut4 = (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15);
 8001fba:	a339      	add	r3, pc, #228	; (adr r3, 80020a0 <mlx90632_calc_temp_object_iteration+0x270>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001fc4:	f7fe f906 	bl	80001d4 <__adddf3>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4614      	mov	r4, r2
 8001fce:	461d      	mov	r5, r3
 8001fd0:	a333      	add	r3, pc, #204	; (adr r3, 80020a0 <mlx90632_calc_temp_object_iteration+0x270>)
 8001fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001fda:	f7fe f8fb 	bl	80001d4 <__adddf3>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4620      	mov	r0, r4
 8001fe4:	4629      	mov	r1, r5
 8001fe6:	f7fe faab 	bl	8000540 <__aeabi_dmul>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	4614      	mov	r4, r2
 8001ff0:	461d      	mov	r5, r3
 8001ff2:	a32b      	add	r3, pc, #172	; (adr r3, 80020a0 <mlx90632_calc_temp_object_iteration+0x270>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ffc:	f7fe f8ea 	bl	80001d4 <__adddf3>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4620      	mov	r0, r4
 8002006:	4629      	mov	r1, r5
 8002008:	f7fe fa9a 	bl	8000540 <__aeabi_dmul>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4614      	mov	r4, r2
 8002012:	461d      	mov	r5, r3
 8002014:	a322      	add	r3, pc, #136	; (adr r3, 80020a0 <mlx90632_calc_temp_object_iteration+0x270>)
 8002016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800201e:	f7fe f8d9 	bl	80001d4 <__adddf3>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4620      	mov	r0, r4
 8002028:	4629      	mov	r1, r5
 800202a:	f7fe fa89 	bl	8000540 <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    first_sqrt = sqrt(calcedFa + TAdut4);
 8002036:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800203a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800203e:	f7fe f8c9 	bl	80001d4 <__adddf3>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	ec43 2b17 	vmov	d7, r2, r3
 800204a:	eeb0 0a47 	vmov.f32	s0, s14
 800204e:	eef0 0a67 	vmov.f32	s1, s15
 8002052:	f007 ffe3 	bl	800a01c <sqrt>
 8002056:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28

    return sqrt(first_sqrt) - 273.15 - Hb_customer;
 800205a:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800205e:	f007 ffdd 	bl	800a01c <sqrt>
 8002062:	ec51 0b10 	vmov	r0, r1, d0
 8002066:	a30e      	add	r3, pc, #56	; (adr r3, 80020a0 <mlx90632_calc_temp_object_iteration+0x270>)
 8002068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206c:	f7fe f8b0 	bl	80001d0 <__aeabi_dsub>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4610      	mov	r0, r2
 8002076:	4619      	mov	r1, r3
 8002078:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800207c:	f7fe f8a8 	bl	80001d0 <__aeabi_dsub>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	ec43 2b17 	vmov	d7, r2, r3
}
 8002088:	eeb0 0a47 	vmov.f32	s0, s14
 800208c:	eef0 0a67 	vmov.f32	s1, s15
 8002090:	3770      	adds	r7, #112	; 0x70
 8002092:	46bd      	mov	sp, r7
 8002094:	bdb0      	pop	{r4, r5, r7, pc}
 8002096:	bf00      	nop
 8002098:	20000000 	.word	0x20000000
 800209c:	4202a05f 	.word	0x4202a05f
 80020a0:	66666666 	.word	0x66666666
 80020a4:	40711266 	.word	0x40711266
 80020a8:	40d00000 	.word	0x40d00000
 80020ac:	40900000 	.word	0x40900000
 80020b0:	40390000 	.word	0x40390000
 80020b4:	42300000 	.word	0x42300000
 80020b8:	540be400 	.word	0x540be400
 80020bc:	3ff00000 	.word	0x3ff00000
 80020c0:	42d00000 	.word	0x42d00000

080020c4 <mlx90632_set_emissivity>:
    return sqrt(first_sqrt) - 273.15 - Hb_customer;
}

static double emissivity = 0.0;
void mlx90632_set_emissivity(double value)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	ed87 0b00 	vstr	d0, [r7]
    emissivity = value;
 80020ce:	4905      	ldr	r1, [pc, #20]	; (80020e4 <mlx90632_set_emissivity+0x20>)
 80020d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020d4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	20000210 	.word	0x20000210

080020e8 <mlx90632_get_emissivity>:

double mlx90632_get_emissivity(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
    if (emissivity == 0.0)
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <mlx90632_get_emissivity+0x38>)
 80020ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	f7fe fc89 	bl	8000a10 <__aeabi_dcmpeq>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <mlx90632_get_emissivity+0x24>
    {
        return 1.0;
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <mlx90632_get_emissivity+0x3c>)
 800210a:	e002      	b.n	8002112 <mlx90632_get_emissivity+0x2a>
    }
    else
    {
        return emissivity;
 800210c:	4b04      	ldr	r3, [pc, #16]	; (8002120 <mlx90632_get_emissivity+0x38>)
 800210e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002112:	ec43 2b17 	vmov	d7, r2, r3
    }
}
 8002116:	eeb0 0a47 	vmov.f32	s0, s14
 800211a:	eef0 0a67 	vmov.f32	s1, s15
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000210 	.word	0x20000210
 8002124:	3ff00000 	.word	0x3ff00000

08002128 <mlx90632_calc_temp_object>:

double mlx90632_calc_temp_object(int32_t object, int32_t ambient,
                                 int32_t Ea, int32_t Eb, int32_t Ga, int32_t Fa, int32_t Fb,
                                 int16_t Ha, int16_t Hb)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b092      	sub	sp, #72	; 0x48
 800212c:	af02      	add	r7, sp, #8
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
 8002134:	603b      	str	r3, [r7, #0]
    double kEa, kEb, TAdut;
    double temp = 25.0;
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	4b34      	ldr	r3, [pc, #208]	; (800220c <mlx90632_calc_temp_object+0xe4>)
 800213c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double tmp_emi = mlx90632_get_emissivity();
 8002140:	f7ff ffd2 	bl	80020e8 <mlx90632_get_emissivity>
 8002144:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
    int8_t i;

    kEa = ((double)Ea) / ((double)65536.0);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7fe f98f 	bl	800046c <__aeabi_i2d>
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	4b2f      	ldr	r3, [pc, #188]	; (8002210 <mlx90632_calc_temp_object+0xe8>)
 8002154:	f7fe fb1e 	bl	8000794 <__aeabi_ddiv>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    kEb = ((double)Eb) / ((double)256.0);
 8002160:	6838      	ldr	r0, [r7, #0]
 8002162:	f7fe f983 	bl	800046c <__aeabi_i2d>
 8002166:	f04f 0200 	mov.w	r2, #0
 800216a:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <mlx90632_calc_temp_object+0xec>)
 800216c:	f7fe fb12 	bl	8000794 <__aeabi_ddiv>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	e9c7 2306 	strd	r2, r3, [r7, #24]
    TAdut = (((double)ambient) - kEb) / kEa + 25;
 8002178:	68b8      	ldr	r0, [r7, #8]
 800217a:	f7fe f977 	bl	800046c <__aeabi_i2d>
 800217e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002182:	f7fe f825 	bl	80001d0 <__aeabi_dsub>
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4610      	mov	r0, r2
 800218c:	4619      	mov	r1, r3
 800218e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002192:	f7fe faff 	bl	8000794 <__aeabi_ddiv>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4610      	mov	r0, r2
 800219c:	4619      	mov	r1, r3
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1a      	ldr	r3, [pc, #104]	; (800220c <mlx90632_calc_temp_object+0xe4>)
 80021a4:	f7fe f816 	bl	80001d4 <__adddf3>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	e9c7 2304 	strd	r2, r3, [r7, #16]

    //iterate through calculations
    for (i = 0; i < 5; ++i)
 80021b0:	2300      	movs	r3, #0
 80021b2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80021b6:	e019      	b.n	80021ec <mlx90632_calc_temp_object+0xc4>
    {
        temp = mlx90632_calc_temp_object_iteration(temp, object, TAdut, Ga, Fa, Fb, Ha, Hb, tmp_emi);
 80021b8:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 80021bc:	9301      	str	r3, [sp, #4]
 80021be:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 80021c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021cc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80021ce:	ed97 1b04 	vldr	d1, [r7, #16]
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80021d8:	f7ff fe2a 	bl	8001e30 <mlx90632_calc_temp_object_iteration>
 80021dc:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
    for (i = 0; i < 5; ++i)
 80021e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80021e4:	3301      	adds	r3, #1
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80021ec:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	dde1      	ble.n	80021b8 <mlx90632_calc_temp_object+0x90>
    }
    return temp;
 80021f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021f8:	ec43 2b17 	vmov	d7, r2, r3
}
 80021fc:	eeb0 0a47 	vmov.f32	s0, s14
 8002200:	eef0 0a67 	vmov.f32	s1, s15
 8002204:	3740      	adds	r7, #64	; 0x40
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40390000 	.word	0x40390000
 8002210:	40f00000 	.word	0x40f00000
 8002214:	40700000 	.word	0x40700000

08002218 <mlx90632_i2c_read>:
/* Definition of I2C address of MLX90632 */
#define CHIP_ADDRESS 0x3a << 1
/* HAL_I2C_Mem_Read()/Write() are used instead of Master_Transmit()/Receive() because repeated start condition is needed */
/* Implementation of I2C read for 16-bit values */
int32_t mlx90632_i2c_read(int16_t register_address, uint16_t *value, I2C_HandleTypeDef hi2c)
{
 8002218:	b082      	sub	sp, #8
 800221a:	b580      	push	{r7, lr}
 800221c:	b088      	sub	sp, #32
 800221e:	af04      	add	r7, sp, #16
 8002220:	6039      	str	r1, [r7, #0]
 8002222:	f107 0118 	add.w	r1, r7, #24
 8002226:	e881 000c 	stmia.w	r1, {r2, r3}
 800222a:	4603      	mov	r3, r0
 800222c:	80fb      	strh	r3, [r7, #6]
	uint8_t data[2];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	2364      	movs	r3, #100	; 0x64
 8002232:	9302      	str	r3, [sp, #8]
 8002234:	2302      	movs	r3, #2
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	2302      	movs	r3, #2
 8002240:	2174      	movs	r1, #116	; 0x74
 8002242:	f107 0018 	add.w	r0, r7, #24
 8002246:	f001 fcdd 	bl	8003c04 <HAL_I2C_Mem_Read>
 800224a:	4603      	mov	r3, r0
 800224c:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[1]|(data[0]<<8);
 800224e:	7a7b      	ldrb	r3, [r7, #9]
 8002250:	b21a      	sxth	r2, r3
 8002252:	7a3b      	ldrb	r3, [r7, #8]
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	b21b      	sxth	r3, r3
 8002258:	4313      	orrs	r3, r2
 800225a:	b21b      	sxth	r3, r3
 800225c:	b29a      	uxth	r2, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	801a      	strh	r2, [r3, #0]
	return ret;
 8002262:	68fb      	ldr	r3, [r7, #12]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800226e:	b002      	add	sp, #8
 8002270:	4770      	bx	lr

08002272 <mlx90632_i2c_read32>:

/* Implementation of I2C read for 32-bit values */
int32_t mlx90632_i2c_read32(int16_t register_address, uint32_t *value, I2C_HandleTypeDef hi2c)
{
 8002272:	b082      	sub	sp, #8
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af04      	add	r7, sp, #16
 800227a:	6039      	str	r1, [r7, #0]
 800227c:	f107 0118 	add.w	r1, r7, #24
 8002280:	e881 000c 	stmia.w	r1, {r2, r3}
 8002284:	4603      	mov	r3, r0
 8002286:	80fb      	strh	r3, [r7, #6]
	uint8_t data[4];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 8002288:	88fa      	ldrh	r2, [r7, #6]
 800228a:	2364      	movs	r3, #100	; 0x64
 800228c:	9302      	str	r3, [sp, #8]
 800228e:	2304      	movs	r3, #4
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	f107 0308 	add.w	r3, r7, #8
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2302      	movs	r3, #2
 800229a:	2174      	movs	r1, #116	; 0x74
 800229c:	f107 0018 	add.w	r0, r7, #24
 80022a0:	f001 fcb0 	bl	8003c04 <HAL_I2C_Mem_Read>
 80022a4:	4603      	mov	r3, r0
 80022a6:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[2]<<24|data[3]<<16|data[0]<<8|data[1];
 80022a8:	7abb      	ldrb	r3, [r7, #10]
 80022aa:	061a      	lsls	r2, r3, #24
 80022ac:	7afb      	ldrb	r3, [r7, #11]
 80022ae:	041b      	lsls	r3, r3, #16
 80022b0:	431a      	orrs	r2, r3
 80022b2:	7a3b      	ldrb	r3, [r7, #8]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	4313      	orrs	r3, r2
 80022b8:	7a7a      	ldrb	r2, [r7, #9]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	461a      	mov	r2, r3
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	601a      	str	r2, [r3, #0]
	return ret;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022ce:	b002      	add	sp, #8
 80022d0:	4770      	bx	lr

080022d2 <mlx90632_i2c_write>:

/* Implementation of I2C write for 16-bit values */
int32_t mlx90632_i2c_write(int16_t register_address, uint16_t value, I2C_HandleTypeDef hi2c) {
 80022d2:	b082      	sub	sp, #8
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af04      	add	r7, sp, #16
 80022da:	f107 0c18 	add.w	ip, r7, #24
 80022de:	e88c 000c 	stmia.w	ip, {r2, r3}
 80022e2:	4603      	mov	r3, r0
 80022e4:	80fb      	strh	r3, [r7, #6]
 80022e6:	460b      	mov	r3, r1
 80022e8:	80bb      	strh	r3, [r7, #4]
	uint8_t data[2];
	data[0] = value >> 8;
 80022ea:	88bb      	ldrh	r3, [r7, #4]
 80022ec:	0a1b      	lsrs	r3, r3, #8
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 80022f4:	88bb      	ldrh	r3, [r7, #4]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Mem_Write(&hi2c, CHIP_ADDRESS, register_address, 2, data, 2, 100);
 80022fa:	88fa      	ldrh	r2, [r7, #6]
 80022fc:	2364      	movs	r3, #100	; 0x64
 80022fe:	9302      	str	r3, [sp, #8]
 8002300:	2302      	movs	r3, #2
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	2302      	movs	r3, #2
 800230c:	2174      	movs	r1, #116	; 0x74
 800230e:	f107 0018 	add.w	r0, r7, #24
 8002312:	f001 fb7d 	bl	8003a10 <HAL_I2C_Mem_Write>
 8002316:	4603      	mov	r3, r0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002322:	b002      	add	sp, #8
 8002324:	4770      	bx	lr

08002326 <usleep>:
//	if(ret < 0)
//		return ret;
//	return 0;
//}

void usleep(int min_range, int max_range) {
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
	while(--min_range);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f9      	bne.n	8002330 <usleep+0xa>
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(I2C_HandleTypeDef hi2c_init) {
 800234c:	b084      	sub	sp, #16
 800234e:	b590      	push	{r4, r7, lr}
 8002350:	b097      	sub	sp, #92	; 0x5c
 8002352:	af14      	add	r7, sp, #80	; 0x50
 8002354:	f107 0418 	add.w	r4, r7, #24
 8002358:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Init I2C */
	ssd1306_I2C_Init();
 800235c:	f000 fb98 	bl	8002a90 <ssd1306_I2C_Init>

	hi2c = hi2c_init;
 8002360:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <SSD1306_Init+0x44>)
 8002362:	4618      	mov	r0, r3
 8002364:	f107 0318 	add.w	r3, r7, #24
 8002368:	2254      	movs	r2, #84	; 0x54
 800236a:	4619      	mov	r1, r3
 800236c:	f007 fe40 	bl	8009ff0 <memcpy>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002370:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002374:	2201      	movs	r2, #1
 8002376:	2178      	movs	r1, #120	; 0x78
 8002378:	4805      	ldr	r0, [pc, #20]	; (8002390 <SSD1306_Init+0x44>)
 800237a:	f001 fe69 	bl	8004050 <HAL_I2C_IsDeviceReady>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <SSD1306_Init+0x3c>
		/* Return false */
		return 0;
 8002384:	2300      	movs	r3, #0
 8002386:	e1ee      	b.n	8002766 <SSD1306_Init+0x41a>
	}

	/* A little delay */
	uint32_t p = 2500;
 8002388:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800238c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800238e:	e004      	b.n	800239a <SSD1306_Init+0x4e>
 8002390:	2000097c 	.word	0x2000097c
		p--;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	607b      	str	r3, [r7, #4]
	while(p>0)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1f9      	bne.n	8002394 <SSD1306_Init+0x48>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80023a0:	4ce1      	ldr	r4, [pc, #900]	; (8002728 <SSD1306_Init+0x3dc>)
 80023a2:	23ae      	movs	r3, #174	; 0xae
 80023a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80023a6:	4668      	mov	r0, sp
 80023a8:	f104 0308 	add.w	r3, r4, #8
 80023ac:	224c      	movs	r2, #76	; 0x4c
 80023ae:	4619      	mov	r1, r3
 80023b0:	f007 fe1e 	bl	8009ff0 <memcpy>
 80023b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80023b8:	2100      	movs	r1, #0
 80023ba:	2078      	movs	r0, #120	; 0x78
 80023bc:	f000 fbc6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80023c0:	4cd9      	ldr	r4, [pc, #868]	; (8002728 <SSD1306_Init+0x3dc>)
 80023c2:	2320      	movs	r3, #32
 80023c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80023c6:	4668      	mov	r0, sp
 80023c8:	f104 0308 	add.w	r3, r4, #8
 80023cc:	224c      	movs	r2, #76	; 0x4c
 80023ce:	4619      	mov	r1, r3
 80023d0:	f007 fe0e 	bl	8009ff0 <memcpy>
 80023d4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80023d8:	2100      	movs	r1, #0
 80023da:	2078      	movs	r0, #120	; 0x78
 80023dc:	f000 fbb6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80023e0:	4cd1      	ldr	r4, [pc, #836]	; (8002728 <SSD1306_Init+0x3dc>)
 80023e2:	2310      	movs	r3, #16
 80023e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80023e6:	4668      	mov	r0, sp
 80023e8:	f104 0308 	add.w	r3, r4, #8
 80023ec:	224c      	movs	r2, #76	; 0x4c
 80023ee:	4619      	mov	r1, r3
 80023f0:	f007 fdfe 	bl	8009ff0 <memcpy>
 80023f4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80023f8:	2100      	movs	r1, #0
 80023fa:	2078      	movs	r0, #120	; 0x78
 80023fc:	f000 fba6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002400:	4cc9      	ldr	r4, [pc, #804]	; (8002728 <SSD1306_Init+0x3dc>)
 8002402:	23b0      	movs	r3, #176	; 0xb0
 8002404:	9313      	str	r3, [sp, #76]	; 0x4c
 8002406:	4668      	mov	r0, sp
 8002408:	f104 0308 	add.w	r3, r4, #8
 800240c:	224c      	movs	r2, #76	; 0x4c
 800240e:	4619      	mov	r1, r3
 8002410:	f007 fdee 	bl	8009ff0 <memcpy>
 8002414:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002418:	2100      	movs	r1, #0
 800241a:	2078      	movs	r0, #120	; 0x78
 800241c:	f000 fb96 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002420:	4cc1      	ldr	r4, [pc, #772]	; (8002728 <SSD1306_Init+0x3dc>)
 8002422:	23c8      	movs	r3, #200	; 0xc8
 8002424:	9313      	str	r3, [sp, #76]	; 0x4c
 8002426:	4668      	mov	r0, sp
 8002428:	f104 0308 	add.w	r3, r4, #8
 800242c:	224c      	movs	r2, #76	; 0x4c
 800242e:	4619      	mov	r1, r3
 8002430:	f007 fdde 	bl	8009ff0 <memcpy>
 8002434:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002438:	2100      	movs	r1, #0
 800243a:	2078      	movs	r0, #120	; 0x78
 800243c:	f000 fb86 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002440:	4cb9      	ldr	r4, [pc, #740]	; (8002728 <SSD1306_Init+0x3dc>)
 8002442:	2300      	movs	r3, #0
 8002444:	9313      	str	r3, [sp, #76]	; 0x4c
 8002446:	4668      	mov	r0, sp
 8002448:	f104 0308 	add.w	r3, r4, #8
 800244c:	224c      	movs	r2, #76	; 0x4c
 800244e:	4619      	mov	r1, r3
 8002450:	f007 fdce 	bl	8009ff0 <memcpy>
 8002454:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002458:	2100      	movs	r1, #0
 800245a:	2078      	movs	r0, #120	; 0x78
 800245c:	f000 fb76 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002460:	4cb1      	ldr	r4, [pc, #708]	; (8002728 <SSD1306_Init+0x3dc>)
 8002462:	2310      	movs	r3, #16
 8002464:	9313      	str	r3, [sp, #76]	; 0x4c
 8002466:	4668      	mov	r0, sp
 8002468:	f104 0308 	add.w	r3, r4, #8
 800246c:	224c      	movs	r2, #76	; 0x4c
 800246e:	4619      	mov	r1, r3
 8002470:	f007 fdbe 	bl	8009ff0 <memcpy>
 8002474:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002478:	2100      	movs	r1, #0
 800247a:	2078      	movs	r0, #120	; 0x78
 800247c:	f000 fb66 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002480:	4ca9      	ldr	r4, [pc, #676]	; (8002728 <SSD1306_Init+0x3dc>)
 8002482:	2340      	movs	r3, #64	; 0x40
 8002484:	9313      	str	r3, [sp, #76]	; 0x4c
 8002486:	4668      	mov	r0, sp
 8002488:	f104 0308 	add.w	r3, r4, #8
 800248c:	224c      	movs	r2, #76	; 0x4c
 800248e:	4619      	mov	r1, r3
 8002490:	f007 fdae 	bl	8009ff0 <memcpy>
 8002494:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002498:	2100      	movs	r1, #0
 800249a:	2078      	movs	r0, #120	; 0x78
 800249c:	f000 fb56 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80024a0:	4ca1      	ldr	r4, [pc, #644]	; (8002728 <SSD1306_Init+0x3dc>)
 80024a2:	2381      	movs	r3, #129	; 0x81
 80024a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80024a6:	4668      	mov	r0, sp
 80024a8:	f104 0308 	add.w	r3, r4, #8
 80024ac:	224c      	movs	r2, #76	; 0x4c
 80024ae:	4619      	mov	r1, r3
 80024b0:	f007 fd9e 	bl	8009ff0 <memcpy>
 80024b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024b8:	2100      	movs	r1, #0
 80024ba:	2078      	movs	r0, #120	; 0x78
 80024bc:	f000 fb46 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80024c0:	4c99      	ldr	r4, [pc, #612]	; (8002728 <SSD1306_Init+0x3dc>)
 80024c2:	23ff      	movs	r3, #255	; 0xff
 80024c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80024c6:	4668      	mov	r0, sp
 80024c8:	f104 0308 	add.w	r3, r4, #8
 80024cc:	224c      	movs	r2, #76	; 0x4c
 80024ce:	4619      	mov	r1, r3
 80024d0:	f007 fd8e 	bl	8009ff0 <memcpy>
 80024d4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024d8:	2100      	movs	r1, #0
 80024da:	2078      	movs	r0, #120	; 0x78
 80024dc:	f000 fb36 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80024e0:	4c91      	ldr	r4, [pc, #580]	; (8002728 <SSD1306_Init+0x3dc>)
 80024e2:	23a1      	movs	r3, #161	; 0xa1
 80024e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80024e6:	4668      	mov	r0, sp
 80024e8:	f104 0308 	add.w	r3, r4, #8
 80024ec:	224c      	movs	r2, #76	; 0x4c
 80024ee:	4619      	mov	r1, r3
 80024f0:	f007 fd7e 	bl	8009ff0 <memcpy>
 80024f4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024f8:	2100      	movs	r1, #0
 80024fa:	2078      	movs	r0, #120	; 0x78
 80024fc:	f000 fb26 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002500:	4c89      	ldr	r4, [pc, #548]	; (8002728 <SSD1306_Init+0x3dc>)
 8002502:	23a6      	movs	r3, #166	; 0xa6
 8002504:	9313      	str	r3, [sp, #76]	; 0x4c
 8002506:	4668      	mov	r0, sp
 8002508:	f104 0308 	add.w	r3, r4, #8
 800250c:	224c      	movs	r2, #76	; 0x4c
 800250e:	4619      	mov	r1, r3
 8002510:	f007 fd6e 	bl	8009ff0 <memcpy>
 8002514:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002518:	2100      	movs	r1, #0
 800251a:	2078      	movs	r0, #120	; 0x78
 800251c:	f000 fb16 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002520:	4c81      	ldr	r4, [pc, #516]	; (8002728 <SSD1306_Init+0x3dc>)
 8002522:	23a8      	movs	r3, #168	; 0xa8
 8002524:	9313      	str	r3, [sp, #76]	; 0x4c
 8002526:	4668      	mov	r0, sp
 8002528:	f104 0308 	add.w	r3, r4, #8
 800252c:	224c      	movs	r2, #76	; 0x4c
 800252e:	4619      	mov	r1, r3
 8002530:	f007 fd5e 	bl	8009ff0 <memcpy>
 8002534:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002538:	2100      	movs	r1, #0
 800253a:	2078      	movs	r0, #120	; 0x78
 800253c:	f000 fb06 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002540:	4c79      	ldr	r4, [pc, #484]	; (8002728 <SSD1306_Init+0x3dc>)
 8002542:	233f      	movs	r3, #63	; 0x3f
 8002544:	9313      	str	r3, [sp, #76]	; 0x4c
 8002546:	4668      	mov	r0, sp
 8002548:	f104 0308 	add.w	r3, r4, #8
 800254c:	224c      	movs	r2, #76	; 0x4c
 800254e:	4619      	mov	r1, r3
 8002550:	f007 fd4e 	bl	8009ff0 <memcpy>
 8002554:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002558:	2100      	movs	r1, #0
 800255a:	2078      	movs	r0, #120	; 0x78
 800255c:	f000 faf6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002560:	4c71      	ldr	r4, [pc, #452]	; (8002728 <SSD1306_Init+0x3dc>)
 8002562:	23a4      	movs	r3, #164	; 0xa4
 8002564:	9313      	str	r3, [sp, #76]	; 0x4c
 8002566:	4668      	mov	r0, sp
 8002568:	f104 0308 	add.w	r3, r4, #8
 800256c:	224c      	movs	r2, #76	; 0x4c
 800256e:	4619      	mov	r1, r3
 8002570:	f007 fd3e 	bl	8009ff0 <memcpy>
 8002574:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002578:	2100      	movs	r1, #0
 800257a:	2078      	movs	r0, #120	; 0x78
 800257c:	f000 fae6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002580:	4c69      	ldr	r4, [pc, #420]	; (8002728 <SSD1306_Init+0x3dc>)
 8002582:	23d3      	movs	r3, #211	; 0xd3
 8002584:	9313      	str	r3, [sp, #76]	; 0x4c
 8002586:	4668      	mov	r0, sp
 8002588:	f104 0308 	add.w	r3, r4, #8
 800258c:	224c      	movs	r2, #76	; 0x4c
 800258e:	4619      	mov	r1, r3
 8002590:	f007 fd2e 	bl	8009ff0 <memcpy>
 8002594:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002598:	2100      	movs	r1, #0
 800259a:	2078      	movs	r0, #120	; 0x78
 800259c:	f000 fad6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80025a0:	4c61      	ldr	r4, [pc, #388]	; (8002728 <SSD1306_Init+0x3dc>)
 80025a2:	2300      	movs	r3, #0
 80025a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80025a6:	4668      	mov	r0, sp
 80025a8:	f104 0308 	add.w	r3, r4, #8
 80025ac:	224c      	movs	r2, #76	; 0x4c
 80025ae:	4619      	mov	r1, r3
 80025b0:	f007 fd1e 	bl	8009ff0 <memcpy>
 80025b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80025b8:	2100      	movs	r1, #0
 80025ba:	2078      	movs	r0, #120	; 0x78
 80025bc:	f000 fac6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80025c0:	4c59      	ldr	r4, [pc, #356]	; (8002728 <SSD1306_Init+0x3dc>)
 80025c2:	23d5      	movs	r3, #213	; 0xd5
 80025c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80025c6:	4668      	mov	r0, sp
 80025c8:	f104 0308 	add.w	r3, r4, #8
 80025cc:	224c      	movs	r2, #76	; 0x4c
 80025ce:	4619      	mov	r1, r3
 80025d0:	f007 fd0e 	bl	8009ff0 <memcpy>
 80025d4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80025d8:	2100      	movs	r1, #0
 80025da:	2078      	movs	r0, #120	; 0x78
 80025dc:	f000 fab6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80025e0:	4c51      	ldr	r4, [pc, #324]	; (8002728 <SSD1306_Init+0x3dc>)
 80025e2:	23f0      	movs	r3, #240	; 0xf0
 80025e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80025e6:	4668      	mov	r0, sp
 80025e8:	f104 0308 	add.w	r3, r4, #8
 80025ec:	224c      	movs	r2, #76	; 0x4c
 80025ee:	4619      	mov	r1, r3
 80025f0:	f007 fcfe 	bl	8009ff0 <memcpy>
 80025f4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80025f8:	2100      	movs	r1, #0
 80025fa:	2078      	movs	r0, #120	; 0x78
 80025fc:	f000 faa6 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002600:	4c49      	ldr	r4, [pc, #292]	; (8002728 <SSD1306_Init+0x3dc>)
 8002602:	23d9      	movs	r3, #217	; 0xd9
 8002604:	9313      	str	r3, [sp, #76]	; 0x4c
 8002606:	4668      	mov	r0, sp
 8002608:	f104 0308 	add.w	r3, r4, #8
 800260c:	224c      	movs	r2, #76	; 0x4c
 800260e:	4619      	mov	r1, r3
 8002610:	f007 fcee 	bl	8009ff0 <memcpy>
 8002614:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002618:	2100      	movs	r1, #0
 800261a:	2078      	movs	r0, #120	; 0x78
 800261c:	f000 fa96 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002620:	4c41      	ldr	r4, [pc, #260]	; (8002728 <SSD1306_Init+0x3dc>)
 8002622:	2322      	movs	r3, #34	; 0x22
 8002624:	9313      	str	r3, [sp, #76]	; 0x4c
 8002626:	4668      	mov	r0, sp
 8002628:	f104 0308 	add.w	r3, r4, #8
 800262c:	224c      	movs	r2, #76	; 0x4c
 800262e:	4619      	mov	r1, r3
 8002630:	f007 fcde 	bl	8009ff0 <memcpy>
 8002634:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002638:	2100      	movs	r1, #0
 800263a:	2078      	movs	r0, #120	; 0x78
 800263c:	f000 fa86 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002640:	4c39      	ldr	r4, [pc, #228]	; (8002728 <SSD1306_Init+0x3dc>)
 8002642:	23da      	movs	r3, #218	; 0xda
 8002644:	9313      	str	r3, [sp, #76]	; 0x4c
 8002646:	4668      	mov	r0, sp
 8002648:	f104 0308 	add.w	r3, r4, #8
 800264c:	224c      	movs	r2, #76	; 0x4c
 800264e:	4619      	mov	r1, r3
 8002650:	f007 fcce 	bl	8009ff0 <memcpy>
 8002654:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002658:	2100      	movs	r1, #0
 800265a:	2078      	movs	r0, #120	; 0x78
 800265c:	f000 fa76 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002660:	4c31      	ldr	r4, [pc, #196]	; (8002728 <SSD1306_Init+0x3dc>)
 8002662:	2312      	movs	r3, #18
 8002664:	9313      	str	r3, [sp, #76]	; 0x4c
 8002666:	4668      	mov	r0, sp
 8002668:	f104 0308 	add.w	r3, r4, #8
 800266c:	224c      	movs	r2, #76	; 0x4c
 800266e:	4619      	mov	r1, r3
 8002670:	f007 fcbe 	bl	8009ff0 <memcpy>
 8002674:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002678:	2100      	movs	r1, #0
 800267a:	2078      	movs	r0, #120	; 0x78
 800267c:	f000 fa66 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002680:	4c29      	ldr	r4, [pc, #164]	; (8002728 <SSD1306_Init+0x3dc>)
 8002682:	23db      	movs	r3, #219	; 0xdb
 8002684:	9313      	str	r3, [sp, #76]	; 0x4c
 8002686:	4668      	mov	r0, sp
 8002688:	f104 0308 	add.w	r3, r4, #8
 800268c:	224c      	movs	r2, #76	; 0x4c
 800268e:	4619      	mov	r1, r3
 8002690:	f007 fcae 	bl	8009ff0 <memcpy>
 8002694:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002698:	2100      	movs	r1, #0
 800269a:	2078      	movs	r0, #120	; 0x78
 800269c:	f000 fa56 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80026a0:	4c21      	ldr	r4, [pc, #132]	; (8002728 <SSD1306_Init+0x3dc>)
 80026a2:	2320      	movs	r3, #32
 80026a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80026a6:	4668      	mov	r0, sp
 80026a8:	f104 0308 	add.w	r3, r4, #8
 80026ac:	224c      	movs	r2, #76	; 0x4c
 80026ae:	4619      	mov	r1, r3
 80026b0:	f007 fc9e 	bl	8009ff0 <memcpy>
 80026b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80026b8:	2100      	movs	r1, #0
 80026ba:	2078      	movs	r0, #120	; 0x78
 80026bc:	f000 fa46 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80026c0:	4c19      	ldr	r4, [pc, #100]	; (8002728 <SSD1306_Init+0x3dc>)
 80026c2:	238d      	movs	r3, #141	; 0x8d
 80026c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80026c6:	4668      	mov	r0, sp
 80026c8:	f104 0308 	add.w	r3, r4, #8
 80026cc:	224c      	movs	r2, #76	; 0x4c
 80026ce:	4619      	mov	r1, r3
 80026d0:	f007 fc8e 	bl	8009ff0 <memcpy>
 80026d4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80026d8:	2100      	movs	r1, #0
 80026da:	2078      	movs	r0, #120	; 0x78
 80026dc:	f000 fa36 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80026e0:	4c11      	ldr	r4, [pc, #68]	; (8002728 <SSD1306_Init+0x3dc>)
 80026e2:	2314      	movs	r3, #20
 80026e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80026e6:	4668      	mov	r0, sp
 80026e8:	f104 0308 	add.w	r3, r4, #8
 80026ec:	224c      	movs	r2, #76	; 0x4c
 80026ee:	4619      	mov	r1, r3
 80026f0:	f007 fc7e 	bl	8009ff0 <memcpy>
 80026f4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80026f8:	2100      	movs	r1, #0
 80026fa:	2078      	movs	r0, #120	; 0x78
 80026fc:	f000 fa26 	bl	8002b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002700:	4c09      	ldr	r4, [pc, #36]	; (8002728 <SSD1306_Init+0x3dc>)
 8002702:	23af      	movs	r3, #175	; 0xaf
 8002704:	9313      	str	r3, [sp, #76]	; 0x4c
 8002706:	4668      	mov	r0, sp
 8002708:	f104 0308 	add.w	r3, r4, #8
 800270c:	224c      	movs	r2, #76	; 0x4c
 800270e:	4619      	mov	r1, r3
 8002710:	f007 fc6e 	bl	8009ff0 <memcpy>
 8002714:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002718:	2100      	movs	r1, #0
 800271a:	2078      	movs	r0, #120	; 0x78
 800271c:	f000 fa16 	bl	8002b4c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002720:	4c01      	ldr	r4, [pc, #4]	; (8002728 <SSD1306_Init+0x3dc>)
 8002722:	232e      	movs	r3, #46	; 0x2e
 8002724:	e002      	b.n	800272c <SSD1306_Init+0x3e0>
 8002726:	bf00      	nop
 8002728:	2000097c 	.word	0x2000097c
 800272c:	9313      	str	r3, [sp, #76]	; 0x4c
 800272e:	4668      	mov	r0, sp
 8002730:	f104 0308 	add.w	r3, r4, #8
 8002734:	224c      	movs	r2, #76	; 0x4c
 8002736:	4619      	mov	r1, r3
 8002738:	f007 fc5a 	bl	8009ff0 <memcpy>
 800273c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002740:	2100      	movs	r1, #0
 8002742:	2078      	movs	r0, #120	; 0x78
 8002744:	f000 fa02 	bl	8002b4c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002748:	2000      	movs	r0, #0
 800274a:	f000 f865 	bl	8002818 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800274e:	f000 f813 	bl	8002778 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8002752:	4b08      	ldr	r3, [pc, #32]	; (8002774 <SSD1306_Init+0x428>)
 8002754:	2200      	movs	r2, #0
 8002756:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <SSD1306_Init+0x428>)
 800275a:	2200      	movs	r2, #0
 800275c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800275e:	4b05      	ldr	r3, [pc, #20]	; (8002774 <SSD1306_Init+0x428>)
 8002760:	2201      	movs	r2, #1
 8002762:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8002764:	2301      	movs	r3, #1
}
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002770:	b004      	add	sp, #16
 8002772:	4770      	bx	lr
 8002774:	20000618 	.word	0x20000618

08002778 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002778:	b590      	push	{r4, r7, lr}
 800277a:	b097      	sub	sp, #92	; 0x5c
 800277c:	af14      	add	r7, sp, #80	; 0x50
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800277e:	2300      	movs	r3, #0
 8002780:	71fb      	strb	r3, [r7, #7]
 8002782:	e03d      	b.n	8002800 <SSD1306_UpdateScreen+0x88>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	3b50      	subs	r3, #80	; 0x50
 8002788:	b2db      	uxtb	r3, r3
 800278a:	4c21      	ldr	r4, [pc, #132]	; (8002810 <SSD1306_UpdateScreen+0x98>)
 800278c:	9313      	str	r3, [sp, #76]	; 0x4c
 800278e:	4668      	mov	r0, sp
 8002790:	f104 0308 	add.w	r3, r4, #8
 8002794:	224c      	movs	r2, #76	; 0x4c
 8002796:	4619      	mov	r1, r3
 8002798:	f007 fc2a 	bl	8009ff0 <memcpy>
 800279c:	e894 000c 	ldmia.w	r4, {r2, r3}
 80027a0:	2100      	movs	r1, #0
 80027a2:	2078      	movs	r0, #120	; 0x78
 80027a4:	f000 f9d2 	bl	8002b4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80027a8:	4c19      	ldr	r4, [pc, #100]	; (8002810 <SSD1306_UpdateScreen+0x98>)
 80027aa:	2300      	movs	r3, #0
 80027ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80027ae:	4668      	mov	r0, sp
 80027b0:	f104 0308 	add.w	r3, r4, #8
 80027b4:	224c      	movs	r2, #76	; 0x4c
 80027b6:	4619      	mov	r1, r3
 80027b8:	f007 fc1a 	bl	8009ff0 <memcpy>
 80027bc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80027c0:	2100      	movs	r1, #0
 80027c2:	2078      	movs	r0, #120	; 0x78
 80027c4:	f000 f9c2 	bl	8002b4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80027c8:	4c11      	ldr	r4, [pc, #68]	; (8002810 <SSD1306_UpdateScreen+0x98>)
 80027ca:	2310      	movs	r3, #16
 80027cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80027ce:	4668      	mov	r0, sp
 80027d0:	f104 0308 	add.w	r3, r4, #8
 80027d4:	224c      	movs	r2, #76	; 0x4c
 80027d6:	4619      	mov	r1, r3
 80027d8:	f007 fc0a 	bl	8009ff0 <memcpy>
 80027dc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80027e0:	2100      	movs	r1, #0
 80027e2:	2078      	movs	r0, #120	; 0x78
 80027e4:	f000 f9b2 	bl	8002b4c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	01db      	lsls	r3, r3, #7
 80027ec:	4a09      	ldr	r2, [pc, #36]	; (8002814 <SSD1306_UpdateScreen+0x9c>)
 80027ee:	441a      	add	r2, r3
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	2140      	movs	r1, #64	; 0x40
 80027f4:	2078      	movs	r0, #120	; 0x78
 80027f6:	f000 f961 	bl	8002abc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	3301      	adds	r3, #1
 80027fe:	71fb      	strb	r3, [r7, #7]
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	2b07      	cmp	r3, #7
 8002804:	d9be      	bls.n	8002784 <SSD1306_UpdateScreen+0xc>
	}
}
 8002806:	bf00      	nop
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bd90      	pop	{r4, r7, pc}
 8002810:	2000097c 	.word	0x2000097c
 8002814:	20000218 	.word	0x20000218

08002818 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <SSD1306_Fill+0x14>
 8002828:	2300      	movs	r3, #0
 800282a:	e000      	b.n	800282e <SSD1306_Fill+0x16>
 800282c:	23ff      	movs	r3, #255	; 0xff
 800282e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002832:	4619      	mov	r1, r3
 8002834:	4803      	ldr	r0, [pc, #12]	; (8002844 <SSD1306_Fill+0x2c>)
 8002836:	f007 fbe9 	bl	800a00c <memset>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000218 	.word	0x20000218

08002848 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
 8002852:	460b      	mov	r3, r1
 8002854:	80bb      	strh	r3, [r7, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	70fb      	strb	r3, [r7, #3]
	if (
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	2b7f      	cmp	r3, #127	; 0x7f
 800285e:	d848      	bhi.n	80028f2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002860:	88bb      	ldrh	r3, [r7, #4]
 8002862:	2b3f      	cmp	r3, #63	; 0x3f
 8002864:	d845      	bhi.n	80028f2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8002866:	4b26      	ldr	r3, [pc, #152]	; (8002900 <SSD1306_DrawPixel+0xb8>)
 8002868:	791b      	ldrb	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d006      	beq.n	800287c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800286e:	78fb      	ldrb	r3, [r7, #3]
 8002870:	2b00      	cmp	r3, #0
 8002872:	bf0c      	ite	eq
 8002874:	2301      	moveq	r3, #1
 8002876:	2300      	movne	r3, #0
 8002878:	b2db      	uxtb	r3, r3
 800287a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d11a      	bne.n	80028b8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002882:	88fa      	ldrh	r2, [r7, #6]
 8002884:	88bb      	ldrh	r3, [r7, #4]
 8002886:	08db      	lsrs	r3, r3, #3
 8002888:	b298      	uxth	r0, r3
 800288a:	4603      	mov	r3, r0
 800288c:	01db      	lsls	r3, r3, #7
 800288e:	4413      	add	r3, r2
 8002890:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <SSD1306_DrawPixel+0xbc>)
 8002892:	5cd3      	ldrb	r3, [r2, r3]
 8002894:	b25a      	sxtb	r2, r3
 8002896:	88bb      	ldrh	r3, [r7, #4]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	2101      	movs	r1, #1
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	b25b      	sxtb	r3, r3
 80028a4:	4313      	orrs	r3, r2
 80028a6:	b259      	sxtb	r1, r3
 80028a8:	88fa      	ldrh	r2, [r7, #6]
 80028aa:	4603      	mov	r3, r0
 80028ac:	01db      	lsls	r3, r3, #7
 80028ae:	4413      	add	r3, r2
 80028b0:	b2c9      	uxtb	r1, r1
 80028b2:	4a14      	ldr	r2, [pc, #80]	; (8002904 <SSD1306_DrawPixel+0xbc>)
 80028b4:	54d1      	strb	r1, [r2, r3]
 80028b6:	e01d      	b.n	80028f4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80028b8:	88fa      	ldrh	r2, [r7, #6]
 80028ba:	88bb      	ldrh	r3, [r7, #4]
 80028bc:	08db      	lsrs	r3, r3, #3
 80028be:	b298      	uxth	r0, r3
 80028c0:	4603      	mov	r3, r0
 80028c2:	01db      	lsls	r3, r3, #7
 80028c4:	4413      	add	r3, r2
 80028c6:	4a0f      	ldr	r2, [pc, #60]	; (8002904 <SSD1306_DrawPixel+0xbc>)
 80028c8:	5cd3      	ldrb	r3, [r2, r3]
 80028ca:	b25a      	sxtb	r2, r3
 80028cc:	88bb      	ldrh	r3, [r7, #4]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	2101      	movs	r1, #1
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	b25b      	sxtb	r3, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	b25b      	sxtb	r3, r3
 80028de:	4013      	ands	r3, r2
 80028e0:	b259      	sxtb	r1, r3
 80028e2:	88fa      	ldrh	r2, [r7, #6]
 80028e4:	4603      	mov	r3, r0
 80028e6:	01db      	lsls	r3, r3, #7
 80028e8:	4413      	add	r3, r2
 80028ea:	b2c9      	uxtb	r1, r1
 80028ec:	4a05      	ldr	r2, [pc, #20]	; (8002904 <SSD1306_DrawPixel+0xbc>)
 80028ee:	54d1      	strb	r1, [r2, r3]
 80028f0:	e000      	b.n	80028f4 <SSD1306_DrawPixel+0xac>
		return;
 80028f2:	bf00      	nop
	}
}
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20000618 	.word	0x20000618
 8002904:	20000218 	.word	0x20000218

08002908 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	460a      	mov	r2, r1
 8002912:	80fb      	strh	r3, [r7, #6]
 8002914:	4613      	mov	r3, r2
 8002916:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002918:	4a05      	ldr	r2, [pc, #20]	; (8002930 <SSD1306_GotoXY+0x28>)
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800291e:	4a04      	ldr	r2, [pc, #16]	; (8002930 <SSD1306_GotoXY+0x28>)
 8002920:	88bb      	ldrh	r3, [r7, #4]
 8002922:	8053      	strh	r3, [r2, #2]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	20000618 	.word	0x20000618

08002934 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	6039      	str	r1, [r7, #0]
 800293e:	71fb      	strb	r3, [r7, #7]
 8002940:	4613      	mov	r3, r2
 8002942:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002944:	4b3a      	ldr	r3, [pc, #232]	; (8002a30 <SSD1306_Putc+0xfc>)
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	4413      	add	r3, r2
	if (
 8002950:	2b7f      	cmp	r3, #127	; 0x7f
 8002952:	dc07      	bgt.n	8002964 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002954:	4b36      	ldr	r3, [pc, #216]	; (8002a30 <SSD1306_Putc+0xfc>)
 8002956:	885b      	ldrh	r3, [r3, #2]
 8002958:	461a      	mov	r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	785b      	ldrb	r3, [r3, #1]
 800295e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002960:	2b3f      	cmp	r3, #63	; 0x3f
 8002962:	dd01      	ble.n	8002968 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002964:	2300      	movs	r3, #0
 8002966:	e05e      	b.n	8002a26 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	e04b      	b.n	8002a06 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	3b20      	subs	r3, #32
 8002976:	6839      	ldr	r1, [r7, #0]
 8002978:	7849      	ldrb	r1, [r1, #1]
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	4619      	mov	r1, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	440b      	add	r3, r1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800298c:	2300      	movs	r3, #0
 800298e:	613b      	str	r3, [r7, #16]
 8002990:	e030      	b.n	80029f4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d010      	beq.n	80029c4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80029a2:	4b23      	ldr	r3, [pc, #140]	; (8002a30 <SSD1306_Putc+0xfc>)
 80029a4:	881a      	ldrh	r2, [r3, #0]
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	b298      	uxth	r0, r3
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <SSD1306_Putc+0xfc>)
 80029b0:	885a      	ldrh	r2, [r3, #2]
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	4413      	add	r3, r2
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	79ba      	ldrb	r2, [r7, #6]
 80029bc:	4619      	mov	r1, r3
 80029be:	f7ff ff43 	bl	8002848 <SSD1306_DrawPixel>
 80029c2:	e014      	b.n	80029ee <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80029c4:	4b1a      	ldr	r3, [pc, #104]	; (8002a30 <SSD1306_Putc+0xfc>)
 80029c6:	881a      	ldrh	r2, [r3, #0]
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4413      	add	r3, r2
 80029ce:	b298      	uxth	r0, r3
 80029d0:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <SSD1306_Putc+0xfc>)
 80029d2:	885a      	ldrh	r2, [r3, #2]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	4413      	add	r3, r2
 80029da:	b299      	uxth	r1, r3
 80029dc:	79bb      	ldrb	r3, [r7, #6]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	bf0c      	ite	eq
 80029e2:	2301      	moveq	r3, #1
 80029e4:	2300      	movne	r3, #0
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	461a      	mov	r2, r3
 80029ea:	f7ff ff2d 	bl	8002848 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	3301      	adds	r3, #1
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d3c8      	bcc.n	8002992 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	3301      	adds	r3, #1
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	785b      	ldrb	r3, [r3, #1]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d3ad      	bcc.n	800296e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002a12:	4b07      	ldr	r3, [pc, #28]	; (8002a30 <SSD1306_Putc+0xfc>)
 8002a14:	881a      	ldrh	r2, [r3, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	4b03      	ldr	r3, [pc, #12]	; (8002a30 <SSD1306_Putc+0xfc>)
 8002a22:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3718      	adds	r7, #24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000618 	.word	0x20000618

08002a34 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8002a42:	e012      	b.n	8002a6a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	79fa      	ldrb	r2, [r7, #7]
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ff71 	bl	8002934 <SSD1306_Putc>
 8002a52:	4603      	mov	r3, r0
 8002a54:	461a      	mov	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d002      	beq.n	8002a64 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	e008      	b.n	8002a76 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3301      	adds	r3, #1
 8002a68:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1e8      	bne.n	8002a44 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	781b      	ldrb	r3, [r3, #0]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002a82:	2000      	movs	r0, #0
 8002a84:	f7ff fec8 	bl	8002818 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002a88:	f7ff fe76 	bl	8002778 <SSD1306_UpdateScreen>
}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <ssd1306_I2C_Init+0x28>)
 8002a98:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002a9a:	e002      	b.n	8002aa2 <ssd1306_I2C_Init+0x12>
		p--;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1f9      	bne.n	8002a9c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002aa8:	bf00      	nop
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	0003d090 	.word	0x0003d090

08002abc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002abc:	b590      	push	{r4, r7, lr}
 8002abe:	b0c7      	sub	sp, #284	; 0x11c
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	4604      	mov	r4, r0
 8002ac4:	4608      	mov	r0, r1
 8002ac6:	4639      	mov	r1, r7
 8002ac8:	600a      	str	r2, [r1, #0]
 8002aca:	4619      	mov	r1, r3
 8002acc:	1dfb      	adds	r3, r7, #7
 8002ace:	4622      	mov	r2, r4
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	1dbb      	adds	r3, r7, #6
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	1d3b      	adds	r3, r7, #4
 8002ada:	460a      	mov	r2, r1
 8002adc:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	1dba      	adds	r2, r7, #6
 8002ae4:	7812      	ldrb	r2, [r2, #0]
 8002ae6:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002aee:	e010      	b.n	8002b12 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8002af0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002af4:	463a      	mov	r2, r7
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	441a      	add	r2, r3
 8002afa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002afe:	3301      	adds	r3, #1
 8002b00:	7811      	ldrb	r1, [r2, #0]
 8002b02:	f107 020c 	add.w	r2, r7, #12
 8002b06:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8002b08:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002b12:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	1d3a      	adds	r2, r7, #4
 8002b1a:	8812      	ldrh	r2, [r2, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d8e7      	bhi.n	8002af0 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c, address, dt, count+1, 10);
 8002b20:	1dfb      	adds	r3, r7, #7
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	b299      	uxth	r1, r3
 8002b26:	1d3b      	adds	r3, r7, #4
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f107 020c 	add.w	r2, r7, #12
 8002b32:	200a      	movs	r0, #10
 8002b34:	9000      	str	r0, [sp, #0]
 8002b36:	4804      	ldr	r0, [pc, #16]	; (8002b48 <ssd1306_I2C_WriteMulti+0x8c>)
 8002b38:	f000 fe6c 	bl	8003814 <HAL_I2C_Master_Transmit>
}
 8002b3c:	bf00      	nop
 8002b3e:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd90      	pop	{r4, r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2000097c 	.word	0x2000097c

08002b4c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, I2C_HandleTypeDef hi2c, uint8_t data) {
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b086      	sub	sp, #24
 8002b52:	af02      	add	r7, sp, #8
 8002b54:	f107 0c18 	add.w	ip, r7, #24
 8002b58:	e88c 000c 	stmia.w	ip, {r2, r3}
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	71fb      	strb	r3, [r7, #7]
 8002b60:	460b      	mov	r3, r1
 8002b62:	71bb      	strb	r3, [r7, #6]
	uint8_t dt[2];
	dt[0] = reg;
 8002b64:	79bb      	ldrb	r3, [r7, #6]
 8002b66:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002b68:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8002b6c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c, address, dt, 2, 10);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	b299      	uxth	r1, r3
 8002b72:	f107 020c 	add.w	r2, r7, #12
 8002b76:	230a      	movs	r3, #10
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	f107 0018 	add.w	r0, r7, #24
 8002b80:	f000 fe48 	bl	8003814 <HAL_I2C_Master_Transmit>
}
 8002b84:	bf00      	nop
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b8e:	b002      	add	sp, #8
 8002b90:	4770      	bx	lr
	...

08002b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	607b      	str	r3, [r7, #4]
 8002b9e:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <HAL_MspInit+0x4c>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba2:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <HAL_MspInit+0x4c>)
 8002ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8002baa:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	603b      	str	r3, [r7, #0]
 8002bba:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	4a08      	ldr	r2, [pc, #32]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc6:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40023800 	.word	0x40023800

08002be4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08e      	sub	sp, #56	; 0x38
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a5b      	ldr	r2, [pc, #364]	; (8002d70 <HAL_I2C_MspInit+0x18c>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d12c      	bne.n	8002c60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	623b      	str	r3, [r7, #32]
 8002c0a:	4b5a      	ldr	r3, [pc, #360]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	4a59      	ldr	r2, [pc, #356]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	6313      	str	r3, [r2, #48]	; 0x30
 8002c16:	4b57      	ldr	r3, [pc, #348]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	623b      	str	r3, [r7, #32]
 8002c20:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c22:	23c0      	movs	r3, #192	; 0xc0
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c26:	2312      	movs	r3, #18
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c32:	2304      	movs	r3, #4
 8002c34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	484e      	ldr	r0, [pc, #312]	; (8002d78 <HAL_I2C_MspInit+0x194>)
 8002c3e:	f000 fabd 	bl	80031bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	4b4b      	ldr	r3, [pc, #300]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	4a4a      	ldr	r2, [pc, #296]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c50:	6413      	str	r3, [r2, #64]	; 0x40
 8002c52:	4b48      	ldr	r3, [pc, #288]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c5a:	61fb      	str	r3, [r7, #28]
 8002c5c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002c5e:	e083      	b.n	8002d68 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C2)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a45      	ldr	r2, [pc, #276]	; (8002d7c <HAL_I2C_MspInit+0x198>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d12d      	bne.n	8002cc6 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
 8002c6e:	4b41      	ldr	r3, [pc, #260]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	4a40      	ldr	r2, [pc, #256]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c74:	f043 0302 	orr.w	r3, r3, #2
 8002c78:	6313      	str	r3, [r2, #48]	; 0x30
 8002c7a:	4b3e      	ldr	r3, [pc, #248]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	61bb      	str	r3, [r7, #24]
 8002c84:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c86:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c8c:	2312      	movs	r3, #18
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c94:	2303      	movs	r3, #3
 8002c96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c98:	2304      	movs	r3, #4
 8002c9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4835      	ldr	r0, [pc, #212]	; (8002d78 <HAL_I2C_MspInit+0x194>)
 8002ca4:	f000 fa8a 	bl	80031bc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	4b31      	ldr	r3, [pc, #196]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	4a30      	ldr	r2, [pc, #192]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cb2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8002cb8:	4b2e      	ldr	r3, [pc, #184]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	697b      	ldr	r3, [r7, #20]
}
 8002cc4:	e050      	b.n	8002d68 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C3)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a2d      	ldr	r2, [pc, #180]	; (8002d80 <HAL_I2C_MspInit+0x19c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d14b      	bne.n	8002d68 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	4b27      	ldr	r3, [pc, #156]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd8:	4a26      	ldr	r2, [pc, #152]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cda:	f043 0304 	orr.w	r3, r3, #4
 8002cde:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce0:	4b24      	ldr	r3, [pc, #144]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	4b20      	ldr	r3, [pc, #128]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	4a1f      	ldr	r2, [pc, #124]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfc:	4b1d      	ldr	r3, [pc, #116]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d0e:	2312      	movs	r3, #18
 8002d10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d16:	2303      	movs	r3, #3
 8002d18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d1a:	2304      	movs	r3, #4
 8002d1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d22:	4619      	mov	r1, r3
 8002d24:	4817      	ldr	r0, [pc, #92]	; (8002d84 <HAL_I2C_MspInit+0x1a0>)
 8002d26:	f000 fa49 	bl	80031bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d30:	2312      	movs	r3, #18
 8002d32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d3c:	2304      	movs	r3, #4
 8002d3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d44:	4619      	mov	r1, r3
 8002d46:	4810      	ldr	r0, [pc, #64]	; (8002d88 <HAL_I2C_MspInit+0x1a4>)
 8002d48:	f000 fa38 	bl	80031bc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	4a07      	ldr	r2, [pc, #28]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002d56:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5c:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <HAL_I2C_MspInit+0x190>)
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]
}
 8002d68:	bf00      	nop
 8002d6a:	3738      	adds	r7, #56	; 0x38
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40005400 	.word	0x40005400
 8002d74:	40023800 	.word	0x40023800
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	40005800 	.word	0x40005800
 8002d80:	40005c00 	.word	0x40005c00
 8002d84:	40020800 	.word	0x40020800
 8002d88:	40020000 	.word	0x40020000

08002d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d90:	e7fe      	b.n	8002d90 <NMI_Handler+0x4>

08002d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d92:	b480      	push	{r7}
 8002d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d96:	e7fe      	b.n	8002d96 <HardFault_Handler+0x4>

08002d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d9c:	e7fe      	b.n	8002d9c <MemManage_Handler+0x4>

08002d9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002da2:	e7fe      	b.n	8002da2 <BusFault_Handler+0x4>

08002da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002da8:	e7fe      	b.n	8002da8 <UsageFault_Handler+0x4>

08002daa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dae:	bf00      	nop
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dd8:	f000 f89a 	bl	8002f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ddc:	bf00      	nop
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002de4:	4802      	ldr	r0, [pc, #8]	; (8002df0 <OTG_FS_IRQHandler+0x10>)
 8002de6:	f001 ff8e 	bl	8004d06 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20001ea4 	.word	0x20001ea4

08002df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002df8:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <SystemInit+0x20>)
 8002dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfe:	4a05      	ldr	r2, [pc, #20]	; (8002e14 <SystemInit+0x20>)
 8002e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e1c:	480d      	ldr	r0, [pc, #52]	; (8002e54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e1e:	490e      	ldr	r1, [pc, #56]	; (8002e58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e20:	4a0e      	ldr	r2, [pc, #56]	; (8002e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e24:	e002      	b.n	8002e2c <LoopCopyDataInit>

08002e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e2a:	3304      	adds	r3, #4

08002e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e30:	d3f9      	bcc.n	8002e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e32:	4a0b      	ldr	r2, [pc, #44]	; (8002e60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e34:	4c0b      	ldr	r4, [pc, #44]	; (8002e64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e38:	e001      	b.n	8002e3e <LoopFillZerobss>

08002e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e3c:	3204      	adds	r2, #4

08002e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e40:	d3fb      	bcc.n	8002e3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e42:	f7ff ffd7 	bl	8002df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e46:	f007 f8af 	bl	8009fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e4a:	f7fe f9c9 	bl	80011e0 <main>
  bx  lr    
 8002e4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e58:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002e5c:	0800afd8 	.word	0x0800afd8
  ldr r2, =_sbss
 8002e60:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002e64:	200022ac 	.word	0x200022ac

08002e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e68:	e7fe      	b.n	8002e68 <ADC_IRQHandler>
	...

08002e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <HAL_Init+0x40>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a0d      	ldr	r2, [pc, #52]	; (8002eac <HAL_Init+0x40>)
 8002e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <HAL_Init+0x40>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a0a      	ldr	r2, [pc, #40]	; (8002eac <HAL_Init+0x40>)
 8002e82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_Init+0x40>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a07      	ldr	r2, [pc, #28]	; (8002eac <HAL_Init+0x40>)
 8002e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e94:	2003      	movs	r0, #3
 8002e96:	f000 f94f 	bl	8003138 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e9a:	200f      	movs	r0, #15
 8002e9c:	f000 f808 	bl	8002eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ea0:	f7ff fe78 	bl	8002b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40023c00 	.word	0x40023c00

08002eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002eb8:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <HAL_InitTick+0x54>)
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <HAL_InitTick+0x58>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 f967 	bl	80031a2 <HAL_SYSTICK_Config>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e00e      	b.n	8002efc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b0f      	cmp	r3, #15
 8002ee2:	d80a      	bhi.n	8002efa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002eec:	f000 f92f 	bl	800314e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ef0:	4a06      	ldr	r2, [pc, #24]	; (8002f0c <HAL_InitTick+0x5c>)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e000      	b.n	8002efc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20000008 	.word	0x20000008
 8002f08:	20000010 	.word	0x20000010
 8002f0c:	2000000c 	.word	0x2000000c

08002f10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <HAL_IncTick+0x20>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_IncTick+0x24>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a04      	ldr	r2, [pc, #16]	; (8002f34 <HAL_IncTick+0x24>)
 8002f22:	6013      	str	r3, [r2, #0]
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000010 	.word	0x20000010
 8002f34:	200009d0 	.word	0x200009d0

08002f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <HAL_GetTick+0x14>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	200009d0 	.word	0x200009d0

08002f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f58:	f7ff ffee 	bl	8002f38 <HAL_GetTick>
 8002f5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f68:	d005      	beq.n	8002f76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f6a:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <HAL_Delay+0x44>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	4413      	add	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f76:	bf00      	nop
 8002f78:	f7ff ffde 	bl	8002f38 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d8f7      	bhi.n	8002f78 <HAL_Delay+0x28>
  {
  }
}
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000010 	.word	0x20000010

08002f98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fa8:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <__NVIC_SetPriorityGrouping+0x44>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fca:	4a04      	ldr	r2, [pc, #16]	; (8002fdc <__NVIC_SetPriorityGrouping+0x44>)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	60d3      	str	r3, [r2, #12]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe4:	4b04      	ldr	r3, [pc, #16]	; (8002ff8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	0a1b      	lsrs	r3, r3, #8
 8002fea:	f003 0307 	and.w	r3, r3, #7
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	2b00      	cmp	r3, #0
 800300c:	db0b      	blt.n	8003026 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	f003 021f 	and.w	r2, r3, #31
 8003014:	4907      	ldr	r1, [pc, #28]	; (8003034 <__NVIC_EnableIRQ+0x38>)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	095b      	lsrs	r3, r3, #5
 800301c:	2001      	movs	r0, #1
 800301e:	fa00 f202 	lsl.w	r2, r0, r2
 8003022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003026:	bf00      	nop
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	e000e100 	.word	0xe000e100

08003038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	6039      	str	r1, [r7, #0]
 8003042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003048:	2b00      	cmp	r3, #0
 800304a:	db0a      	blt.n	8003062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	b2da      	uxtb	r2, r3
 8003050:	490c      	ldr	r1, [pc, #48]	; (8003084 <__NVIC_SetPriority+0x4c>)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	0112      	lsls	r2, r2, #4
 8003058:	b2d2      	uxtb	r2, r2
 800305a:	440b      	add	r3, r1
 800305c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003060:	e00a      	b.n	8003078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	b2da      	uxtb	r2, r3
 8003066:	4908      	ldr	r1, [pc, #32]	; (8003088 <__NVIC_SetPriority+0x50>)
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	3b04      	subs	r3, #4
 8003070:	0112      	lsls	r2, r2, #4
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	440b      	add	r3, r1
 8003076:	761a      	strb	r2, [r3, #24]
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr
 8003084:	e000e100 	.word	0xe000e100
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800308c:	b480      	push	{r7}
 800308e:	b089      	sub	sp, #36	; 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f1c3 0307 	rsb	r3, r3, #7
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	bf28      	it	cs
 80030aa:	2304      	movcs	r3, #4
 80030ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	3304      	adds	r3, #4
 80030b2:	2b06      	cmp	r3, #6
 80030b4:	d902      	bls.n	80030bc <NVIC_EncodePriority+0x30>
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3b03      	subs	r3, #3
 80030ba:	e000      	b.n	80030be <NVIC_EncodePriority+0x32>
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43da      	mvns	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	401a      	ands	r2, r3
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	fa01 f303 	lsl.w	r3, r1, r3
 80030de:	43d9      	mvns	r1, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	4313      	orrs	r3, r2
         );
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3724      	adds	r7, #36	; 0x24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3b01      	subs	r3, #1
 8003100:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003104:	d301      	bcc.n	800310a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003106:	2301      	movs	r3, #1
 8003108:	e00f      	b.n	800312a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310a:	4a0a      	ldr	r2, [pc, #40]	; (8003134 <SysTick_Config+0x40>)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3b01      	subs	r3, #1
 8003110:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003112:	210f      	movs	r1, #15
 8003114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003118:	f7ff ff8e 	bl	8003038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800311c:	4b05      	ldr	r3, [pc, #20]	; (8003134 <SysTick_Config+0x40>)
 800311e:	2200      	movs	r2, #0
 8003120:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003122:	4b04      	ldr	r3, [pc, #16]	; (8003134 <SysTick_Config+0x40>)
 8003124:	2207      	movs	r2, #7
 8003126:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	e000e010 	.word	0xe000e010

08003138 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f7ff ff29 	bl	8002f98 <__NVIC_SetPriorityGrouping>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800314e:	b580      	push	{r7, lr}
 8003150:	b086      	sub	sp, #24
 8003152:	af00      	add	r7, sp, #0
 8003154:	4603      	mov	r3, r0
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	607a      	str	r2, [r7, #4]
 800315a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800315c:	2300      	movs	r3, #0
 800315e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003160:	f7ff ff3e 	bl	8002fe0 <__NVIC_GetPriorityGrouping>
 8003164:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	6978      	ldr	r0, [r7, #20]
 800316c:	f7ff ff8e 	bl	800308c <NVIC_EncodePriority>
 8003170:	4602      	mov	r2, r0
 8003172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff5d 	bl	8003038 <__NVIC_SetPriority>
}
 800317e:	bf00      	nop
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff31 	bl	8002ffc <__NVIC_EnableIRQ>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b082      	sub	sp, #8
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff ffa2 	bl	80030f4 <SysTick_Config>
 80031b0:	4603      	mov	r3, r0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031bc:	b480      	push	{r7}
 80031be:	b089      	sub	sp, #36	; 0x24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	e16b      	b.n	80034b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031d8:	2201      	movs	r2, #1
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4013      	ands	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	f040 815a 	bne.w	80034aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d005      	beq.n	800320e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800320a:	2b02      	cmp	r3, #2
 800320c:	d130      	bne.n	8003270 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	2203      	movs	r2, #3
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003244:	2201      	movs	r2, #1
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	091b      	lsrs	r3, r3, #4
 800325a:	f003 0201 	and.w	r2, r3, #1
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4313      	orrs	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b03      	cmp	r3, #3
 800327a:	d017      	beq.n	80032ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f003 0303 	and.w	r3, r3, #3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d123      	bne.n	8003300 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	08da      	lsrs	r2, r3, #3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3208      	adds	r2, #8
 80032c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	220f      	movs	r2, #15
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	08da      	lsrs	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3208      	adds	r2, #8
 80032fa:	69b9      	ldr	r1, [r7, #24]
 80032fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	2203      	movs	r2, #3
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 0203 	and.w	r2, r3, #3
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80b4 	beq.w	80034aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	4b60      	ldr	r3, [pc, #384]	; (80034c8 <HAL_GPIO_Init+0x30c>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	4a5f      	ldr	r2, [pc, #380]	; (80034c8 <HAL_GPIO_Init+0x30c>)
 800334c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003350:	6453      	str	r3, [r2, #68]	; 0x44
 8003352:	4b5d      	ldr	r3, [pc, #372]	; (80034c8 <HAL_GPIO_Init+0x30c>)
 8003354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800335e:	4a5b      	ldr	r2, [pc, #364]	; (80034cc <HAL_GPIO_Init+0x310>)
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	089b      	lsrs	r3, r3, #2
 8003364:	3302      	adds	r3, #2
 8003366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	220f      	movs	r2, #15
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a52      	ldr	r2, [pc, #328]	; (80034d0 <HAL_GPIO_Init+0x314>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d02b      	beq.n	80033e2 <HAL_GPIO_Init+0x226>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a51      	ldr	r2, [pc, #324]	; (80034d4 <HAL_GPIO_Init+0x318>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d025      	beq.n	80033de <HAL_GPIO_Init+0x222>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a50      	ldr	r2, [pc, #320]	; (80034d8 <HAL_GPIO_Init+0x31c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d01f      	beq.n	80033da <HAL_GPIO_Init+0x21e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4f      	ldr	r2, [pc, #316]	; (80034dc <HAL_GPIO_Init+0x320>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d019      	beq.n	80033d6 <HAL_GPIO_Init+0x21a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4e      	ldr	r2, [pc, #312]	; (80034e0 <HAL_GPIO_Init+0x324>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d013      	beq.n	80033d2 <HAL_GPIO_Init+0x216>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a4d      	ldr	r2, [pc, #308]	; (80034e4 <HAL_GPIO_Init+0x328>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d00d      	beq.n	80033ce <HAL_GPIO_Init+0x212>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a4c      	ldr	r2, [pc, #304]	; (80034e8 <HAL_GPIO_Init+0x32c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d007      	beq.n	80033ca <HAL_GPIO_Init+0x20e>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a4b      	ldr	r2, [pc, #300]	; (80034ec <HAL_GPIO_Init+0x330>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d101      	bne.n	80033c6 <HAL_GPIO_Init+0x20a>
 80033c2:	2307      	movs	r3, #7
 80033c4:	e00e      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033c6:	2308      	movs	r3, #8
 80033c8:	e00c      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033ca:	2306      	movs	r3, #6
 80033cc:	e00a      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033ce:	2305      	movs	r3, #5
 80033d0:	e008      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033d2:	2304      	movs	r3, #4
 80033d4:	e006      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033d6:	2303      	movs	r3, #3
 80033d8:	e004      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033da:	2302      	movs	r3, #2
 80033dc:	e002      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_GPIO_Init+0x228>
 80033e2:	2300      	movs	r3, #0
 80033e4:	69fa      	ldr	r2, [r7, #28]
 80033e6:	f002 0203 	and.w	r2, r2, #3
 80033ea:	0092      	lsls	r2, r2, #2
 80033ec:	4093      	lsls	r3, r2
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033f4:	4935      	ldr	r1, [pc, #212]	; (80034cc <HAL_GPIO_Init+0x310>)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	089b      	lsrs	r3, r3, #2
 80033fa:	3302      	adds	r3, #2
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003402:	4b3b      	ldr	r3, [pc, #236]	; (80034f0 <HAL_GPIO_Init+0x334>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	43db      	mvns	r3, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4013      	ands	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003426:	4a32      	ldr	r2, [pc, #200]	; (80034f0 <HAL_GPIO_Init+0x334>)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800342c:	4b30      	ldr	r3, [pc, #192]	; (80034f0 <HAL_GPIO_Init+0x334>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003450:	4a27      	ldr	r2, [pc, #156]	; (80034f0 <HAL_GPIO_Init+0x334>)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003456:	4b26      	ldr	r3, [pc, #152]	; (80034f0 <HAL_GPIO_Init+0x334>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347a:	4a1d      	ldr	r2, [pc, #116]	; (80034f0 <HAL_GPIO_Init+0x334>)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003480:	4b1b      	ldr	r3, [pc, #108]	; (80034f0 <HAL_GPIO_Init+0x334>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a4:	4a12      	ldr	r2, [pc, #72]	; (80034f0 <HAL_GPIO_Init+0x334>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	2b0f      	cmp	r3, #15
 80034b4:	f67f ae90 	bls.w	80031d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40013800 	.word	0x40013800
 80034d0:	40020000 	.word	0x40020000
 80034d4:	40020400 	.word	0x40020400
 80034d8:	40020800 	.word	0x40020800
 80034dc:	40020c00 	.word	0x40020c00
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40021400 	.word	0x40021400
 80034e8:	40021800 	.word	0x40021800
 80034ec:	40021c00 	.word	0x40021c00
 80034f0:	40013c00 	.word	0x40013c00

080034f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	887b      	ldrh	r3, [r7, #2]
 8003506:	4013      	ands	r3, r2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
 8003510:	e001      	b.n	8003516 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003512:	2300      	movs	r3, #0
 8003514:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003516:	7bfb      	ldrb	r3, [r7, #15]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	460b      	mov	r3, r1
 800352e:	807b      	strh	r3, [r7, #2]
 8003530:	4613      	mov	r3, r2
 8003532:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003534:	787b      	ldrb	r3, [r7, #1]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800353a:	887a      	ldrh	r2, [r7, #2]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003540:	e003      	b.n	800354a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003542:	887b      	ldrh	r3, [r7, #2]
 8003544:	041a      	lsls	r2, r3, #16
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	619a      	str	r2, [r3, #24]
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003556:	b480      	push	{r7}
 8003558:	b085      	sub	sp, #20
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
 800355e:	460b      	mov	r3, r1
 8003560:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003568:	887a      	ldrh	r2, [r7, #2]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	4013      	ands	r3, r2
 800356e:	041a      	lsls	r2, r3, #16
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	43d9      	mvns	r1, r3
 8003574:	887b      	ldrh	r3, [r7, #2]
 8003576:	400b      	ands	r3, r1
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	619a      	str	r2, [r3, #24]
}
 800357e:	bf00      	nop
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
	...

0800358c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e12b      	b.n	80037f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d106      	bne.n	80035b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff fb16 	bl	8002be4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2224      	movs	r2, #36	; 0x24
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f0:	f002 ffdc 	bl	80065ac <HAL_RCC_GetPCLK1Freq>
 80035f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	4a81      	ldr	r2, [pc, #516]	; (8003800 <HAL_I2C_Init+0x274>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d807      	bhi.n	8003610 <HAL_I2C_Init+0x84>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4a80      	ldr	r2, [pc, #512]	; (8003804 <HAL_I2C_Init+0x278>)
 8003604:	4293      	cmp	r3, r2
 8003606:	bf94      	ite	ls
 8003608:	2301      	movls	r3, #1
 800360a:	2300      	movhi	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e006      	b.n	800361e <HAL_I2C_Init+0x92>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4a7d      	ldr	r2, [pc, #500]	; (8003808 <HAL_I2C_Init+0x27c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	bf94      	ite	ls
 8003618:	2301      	movls	r3, #1
 800361a:	2300      	movhi	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e0e7      	b.n	80037f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4a78      	ldr	r2, [pc, #480]	; (800380c <HAL_I2C_Init+0x280>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	0c9b      	lsrs	r3, r3, #18
 8003630:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	430a      	orrs	r2, r1
 8003644:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4a6a      	ldr	r2, [pc, #424]	; (8003800 <HAL_I2C_Init+0x274>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d802      	bhi.n	8003660 <HAL_I2C_Init+0xd4>
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	3301      	adds	r3, #1
 800365e:	e009      	b.n	8003674 <HAL_I2C_Init+0xe8>
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003666:	fb02 f303 	mul.w	r3, r2, r3
 800366a:	4a69      	ldr	r2, [pc, #420]	; (8003810 <HAL_I2C_Init+0x284>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	099b      	lsrs	r3, r3, #6
 8003672:	3301      	adds	r3, #1
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	430b      	orrs	r3, r1
 800367a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003686:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	495c      	ldr	r1, [pc, #368]	; (8003800 <HAL_I2C_Init+0x274>)
 8003690:	428b      	cmp	r3, r1
 8003692:	d819      	bhi.n	80036c8 <HAL_I2C_Init+0x13c>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e59      	subs	r1, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a2:	1c59      	adds	r1, r3, #1
 80036a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036a8:	400b      	ands	r3, r1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_I2C_Init+0x138>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1e59      	subs	r1, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80036bc:	3301      	adds	r3, #1
 80036be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c2:	e051      	b.n	8003768 <HAL_I2C_Init+0x1dc>
 80036c4:	2304      	movs	r3, #4
 80036c6:	e04f      	b.n	8003768 <HAL_I2C_Init+0x1dc>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d111      	bne.n	80036f4 <HAL_I2C_Init+0x168>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	1e58      	subs	r0, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6859      	ldr	r1, [r3, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	440b      	add	r3, r1
 80036de:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e2:	3301      	adds	r3, #1
 80036e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	bf0c      	ite	eq
 80036ec:	2301      	moveq	r3, #1
 80036ee:	2300      	movne	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	e012      	b.n	800371a <HAL_I2C_Init+0x18e>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	1e58      	subs	r0, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	0099      	lsls	r1, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	fbb0 f3f3 	udiv	r3, r0, r3
 800370a:	3301      	adds	r3, #1
 800370c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003710:	2b00      	cmp	r3, #0
 8003712:	bf0c      	ite	eq
 8003714:	2301      	moveq	r3, #1
 8003716:	2300      	movne	r3, #0
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_I2C_Init+0x196>
 800371e:	2301      	movs	r3, #1
 8003720:	e022      	b.n	8003768 <HAL_I2C_Init+0x1dc>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10e      	bne.n	8003748 <HAL_I2C_Init+0x1bc>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1e58      	subs	r0, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6859      	ldr	r1, [r3, #4]
 8003732:	460b      	mov	r3, r1
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	440b      	add	r3, r1
 8003738:	fbb0 f3f3 	udiv	r3, r0, r3
 800373c:	3301      	adds	r3, #1
 800373e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003746:	e00f      	b.n	8003768 <HAL_I2C_Init+0x1dc>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	1e58      	subs	r0, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6859      	ldr	r1, [r3, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	0099      	lsls	r1, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	fbb0 f3f3 	udiv	r3, r0, r3
 800375e:	3301      	adds	r3, #1
 8003760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003764:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	6809      	ldr	r1, [r1, #0]
 800376c:	4313      	orrs	r3, r2
 800376e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69da      	ldr	r2, [r3, #28]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003796:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6911      	ldr	r1, [r2, #16]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	68d2      	ldr	r2, [r2, #12]
 80037a2:	4311      	orrs	r1, r2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	430b      	orrs	r3, r1
 80037aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695a      	ldr	r2, [r3, #20]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2220      	movs	r2, #32
 80037e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	000186a0 	.word	0x000186a0
 8003804:	001e847f 	.word	0x001e847f
 8003808:	003d08ff 	.word	0x003d08ff
 800380c:	431bde83 	.word	0x431bde83
 8003810:	10624dd3 	.word	0x10624dd3

08003814 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b088      	sub	sp, #32
 8003818:	af02      	add	r7, sp, #8
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	607a      	str	r2, [r7, #4]
 800381e:	461a      	mov	r2, r3
 8003820:	460b      	mov	r3, r1
 8003822:	817b      	strh	r3, [r7, #10]
 8003824:	4613      	mov	r3, r2
 8003826:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003828:	f7ff fb86 	bl	8002f38 <HAL_GetTick>
 800382c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b20      	cmp	r3, #32
 8003838:	f040 80e0 	bne.w	80039fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	2319      	movs	r3, #25
 8003842:	2201      	movs	r2, #1
 8003844:	4970      	ldr	r1, [pc, #448]	; (8003a08 <HAL_I2C_Master_Transmit+0x1f4>)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 ff30 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003852:	2302      	movs	r3, #2
 8003854:	e0d3      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_I2C_Master_Transmit+0x50>
 8003860:	2302      	movs	r3, #2
 8003862:	e0cc      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b01      	cmp	r3, #1
 8003878:	d007      	beq.n	800388a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0201 	orr.w	r2, r2, #1
 8003888:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003898:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2221      	movs	r2, #33	; 0x21
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2210      	movs	r2, #16
 80038a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	893a      	ldrh	r2, [r7, #8]
 80038ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	4a50      	ldr	r2, [pc, #320]	; (8003a0c <HAL_I2C_Master_Transmit+0x1f8>)
 80038ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038cc:	8979      	ldrh	r1, [r7, #10]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	6a3a      	ldr	r2, [r7, #32]
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 fcea 	bl	80042ac <I2C_MasterRequestWrite>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e08d      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e2:	2300      	movs	r3, #0
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	613b      	str	r3, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038f8:	e066      	b.n	80039c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	6a39      	ldr	r1, [r7, #32]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 ffaa 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390e:	2b04      	cmp	r3, #4
 8003910:	d107      	bne.n	8003922 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003920:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e06b      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	781a      	ldrb	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394e:	3b01      	subs	r3, #1
 8003950:	b29a      	uxth	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b04      	cmp	r3, #4
 8003962:	d11b      	bne.n	800399c <HAL_I2C_Master_Transmit+0x188>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003968:	2b00      	cmp	r3, #0
 800396a:	d017      	beq.n	800399c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	781a      	ldrb	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397c:	1c5a      	adds	r2, r3, #1
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003986:	b29b      	uxth	r3, r3
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	6a39      	ldr	r1, [r7, #32]
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 ff9a 	bl	80048da <I2C_WaitOnBTFFlagUntilTimeout>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00d      	beq.n	80039c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d107      	bne.n	80039c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e01a      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d194      	bne.n	80038fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e000      	b.n	80039fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039fc:	2302      	movs	r3, #2
  }
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	00100002 	.word	0x00100002
 8003a0c:	ffff0000 	.word	0xffff0000

08003a10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b088      	sub	sp, #32
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	4608      	mov	r0, r1
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	4603      	mov	r3, r0
 8003a20:	817b      	strh	r3, [r7, #10]
 8003a22:	460b      	mov	r3, r1
 8003a24:	813b      	strh	r3, [r7, #8]
 8003a26:	4613      	mov	r3, r2
 8003a28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a2a:	f7ff fa85 	bl	8002f38 <HAL_GetTick>
 8003a2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b20      	cmp	r3, #32
 8003a3a:	f040 80d9 	bne.w	8003bf0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	2319      	movs	r3, #25
 8003a44:	2201      	movs	r2, #1
 8003a46:	496d      	ldr	r1, [pc, #436]	; (8003bfc <HAL_I2C_Mem_Write+0x1ec>)
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 fe2f 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a54:	2302      	movs	r3, #2
 8003a56:	e0cc      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d101      	bne.n	8003a66 <HAL_I2C_Mem_Write+0x56>
 8003a62:	2302      	movs	r3, #2
 8003a64:	e0c5      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d007      	beq.n	8003a8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2221      	movs	r2, #33	; 0x21
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2240      	movs	r2, #64	; 0x40
 8003aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a3a      	ldr	r2, [r7, #32]
 8003ab6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003abc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4a4d      	ldr	r2, [pc, #308]	; (8003c00 <HAL_I2C_Mem_Write+0x1f0>)
 8003acc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ace:	88f8      	ldrh	r0, [r7, #6]
 8003ad0:	893a      	ldrh	r2, [r7, #8]
 8003ad2:	8979      	ldrh	r1, [r7, #10]
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	9301      	str	r3, [sp, #4]
 8003ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	4603      	mov	r3, r0
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 fc66 	bl	80043b0 <I2C_RequestMemoryWrite>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d052      	beq.n	8003b90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e081      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 feb0 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d107      	bne.n	8003b16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e06b      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	781a      	ldrb	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d11b      	bne.n	8003b90 <HAL_I2C_Mem_Write+0x180>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d017      	beq.n	8003b90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	781a      	ldrb	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1aa      	bne.n	8003aee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 fe9c 	bl	80048da <I2C_WaitOnBTFFlagUntilTimeout>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00d      	beq.n	8003bc4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d107      	bne.n	8003bc0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bbe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e016      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	e000      	b.n	8003bf2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003bf0:	2302      	movs	r3, #2
  }
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	00100002 	.word	0x00100002
 8003c00:	ffff0000 	.word	0xffff0000

08003c04 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08c      	sub	sp, #48	; 0x30
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	4608      	mov	r0, r1
 8003c0e:	4611      	mov	r1, r2
 8003c10:	461a      	mov	r2, r3
 8003c12:	4603      	mov	r3, r0
 8003c14:	817b      	strh	r3, [r7, #10]
 8003c16:	460b      	mov	r3, r1
 8003c18:	813b      	strh	r3, [r7, #8]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c1e:	f7ff f98b 	bl	8002f38 <HAL_GetTick>
 8003c22:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	f040 8208 	bne.w	8004042 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	2319      	movs	r3, #25
 8003c38:	2201      	movs	r2, #1
 8003c3a:	497b      	ldr	r1, [pc, #492]	; (8003e28 <HAL_I2C_Mem_Read+0x224>)
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fd35 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003c48:	2302      	movs	r3, #2
 8003c4a:	e1fb      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d101      	bne.n	8003c5a <HAL_I2C_Mem_Read+0x56>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e1f4      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d007      	beq.n	8003c80 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2222      	movs	r2, #34	; 0x22
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2240      	movs	r2, #64	; 0x40
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003cb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	4a5b      	ldr	r2, [pc, #364]	; (8003e2c <HAL_I2C_Mem_Read+0x228>)
 8003cc0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cc2:	88f8      	ldrh	r0, [r7, #6]
 8003cc4:	893a      	ldrh	r2, [r7, #8]
 8003cc6:	8979      	ldrh	r1, [r7, #10]
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	9301      	str	r3, [sp, #4]
 8003ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 fc02 	bl	80044dc <I2C_RequestMemoryRead>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e1b0      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d113      	bne.n	8003d12 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cea:	2300      	movs	r3, #0
 8003cec:	623b      	str	r3, [r7, #32]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	623b      	str	r3, [r7, #32]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	623b      	str	r3, [r7, #32]
 8003cfe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	e184      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d11b      	bne.n	8003d52 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61fb      	str	r3, [r7, #28]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	61fb      	str	r3, [r7, #28]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	e164      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d11b      	bne.n	8003d92 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d68:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61bb      	str	r3, [r7, #24]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	61bb      	str	r3, [r7, #24]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	61bb      	str	r3, [r7, #24]
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	e144      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	617b      	str	r3, [r7, #20]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	617b      	str	r3, [r7, #20]
 8003da6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003da8:	e138      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	f200 80f1 	bhi.w	8003f96 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d123      	bne.n	8003e04 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 fdcb 	bl	800495c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e139      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e02:	e10b      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d14e      	bne.n	8003eaa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e12:	2200      	movs	r2, #0
 8003e14:	4906      	ldr	r1, [pc, #24]	; (8003e30 <HAL_I2C_Mem_Read+0x22c>)
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 fc48 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e10e      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
 8003e26:	bf00      	nop
 8003e28:	00100002 	.word	0x00100002
 8003e2c:	ffff0000 	.word	0xffff0000
 8003e30:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	691a      	ldr	r2, [r3, #16]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	1c5a      	adds	r2, r3, #1
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e60:	3b01      	subs	r3, #1
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	691a      	ldr	r2, [r3, #16]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	b2d2      	uxtb	r2, r2
 8003e82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ea8:	e0b8      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	9300      	str	r3, [sp, #0]
 8003eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	4966      	ldr	r1, [pc, #408]	; (800404c <HAL_I2C_Mem_Read+0x448>)
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 fbf9 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e0bf      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ed2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	691a      	ldr	r2, [r3, #16]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	494f      	ldr	r1, [pc, #316]	; (800404c <HAL_I2C_Mem_Read+0x448>)
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 fbcb 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e091      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f94:	e042      	b.n	800401c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fcde 	bl	800495c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e04c      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	b2d2      	uxtb	r2, r2
 8003fb6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbc:	1c5a      	adds	r2, r3, #1
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d118      	bne.n	800401c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	691a      	ldr	r2, [r3, #16]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004020:	2b00      	cmp	r3, #0
 8004022:	f47f aec2 	bne.w	8003daa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2220      	movs	r2, #32
 800402a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	e000      	b.n	8004044 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004042:	2302      	movs	r3, #2
  }
}
 8004044:	4618      	mov	r0, r3
 8004046:	3728      	adds	r7, #40	; 0x28
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	00010004 	.word	0x00010004

08004050 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08a      	sub	sp, #40	; 0x28
 8004054:	af02      	add	r7, sp, #8
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	603b      	str	r3, [r7, #0]
 800405c:	460b      	mov	r3, r1
 800405e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004060:	f7fe ff6a 	bl	8002f38 <HAL_GetTick>
 8004064:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004066:	2301      	movs	r3, #1
 8004068:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b20      	cmp	r3, #32
 8004074:	f040 8111 	bne.w	800429a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	2319      	movs	r3, #25
 800407e:	2201      	movs	r2, #1
 8004080:	4988      	ldr	r1, [pc, #544]	; (80042a4 <HAL_I2C_IsDeviceReady+0x254>)
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 fb12 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800408e:	2302      	movs	r3, #2
 8004090:	e104      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004098:	2b01      	cmp	r3, #1
 800409a:	d101      	bne.n	80040a0 <HAL_I2C_IsDeviceReady+0x50>
 800409c:	2302      	movs	r3, #2
 800409e:	e0fd      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d007      	beq.n	80040c6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f042 0201 	orr.w	r2, r2, #1
 80040c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2224      	movs	r2, #36	; 0x24
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4a70      	ldr	r2, [pc, #448]	; (80042a8 <HAL_I2C_IsDeviceReady+0x258>)
 80040e8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040f8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2200      	movs	r2, #0
 8004102:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fad0 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00d      	beq.n	800412e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004120:	d103      	bne.n	800412a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004128:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e0b6      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800412e:	897b      	ldrh	r3, [r7, #10]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	461a      	mov	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800413c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800413e:	f7fe fefb 	bl	8002f38 <HAL_GetTick>
 8004142:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b02      	cmp	r3, #2
 8004150:	bf0c      	ite	eq
 8004152:	2301      	moveq	r3, #1
 8004154:	2300      	movne	r3, #0
 8004156:	b2db      	uxtb	r3, r3
 8004158:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004168:	bf0c      	ite	eq
 800416a:	2301      	moveq	r3, #1
 800416c:	2300      	movne	r3, #0
 800416e:	b2db      	uxtb	r3, r3
 8004170:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004172:	e025      	b.n	80041c0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004174:	f7fe fee0 	bl	8002f38 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	429a      	cmp	r2, r3
 8004182:	d302      	bcc.n	800418a <HAL_I2C_IsDeviceReady+0x13a>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d103      	bne.n	8004192 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	22a0      	movs	r2, #160	; 0xa0
 800418e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b02      	cmp	r3, #2
 800419e:	bf0c      	ite	eq
 80041a0:	2301      	moveq	r3, #1
 80041a2:	2300      	movne	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b6:	bf0c      	ite	eq
 80041b8:	2301      	moveq	r3, #1
 80041ba:	2300      	movne	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2ba0      	cmp	r3, #160	; 0xa0
 80041ca:	d005      	beq.n	80041d8 <HAL_I2C_IsDeviceReady+0x188>
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d102      	bne.n	80041d8 <HAL_I2C_IsDeviceReady+0x188>
 80041d2:	7dbb      	ldrb	r3, [r7, #22]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0cd      	beq.n	8004174 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d129      	bne.n	8004242 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041fc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041fe:	2300      	movs	r3, #0
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	2319      	movs	r3, #25
 800421a:	2201      	movs	r2, #1
 800421c:	4921      	ldr	r1, [pc, #132]	; (80042a4 <HAL_I2C_IsDeviceReady+0x254>)
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 fa44 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e036      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	e02c      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004250:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800425a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	2319      	movs	r3, #25
 8004262:	2201      	movs	r2, #1
 8004264:	490f      	ldr	r1, [pc, #60]	; (80042a4 <HAL_I2C_IsDeviceReady+0x254>)
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 fa20 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e012      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	3301      	adds	r3, #1
 800427a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	429a      	cmp	r2, r3
 8004282:	f4ff af32 	bcc.w	80040ea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e000      	b.n	800429c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800429a:	2302      	movs	r3, #2
  }
}
 800429c:	4618      	mov	r0, r3
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	00100002 	.word	0x00100002
 80042a8:	ffff0000 	.word	0xffff0000

080042ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	603b      	str	r3, [r7, #0]
 80042b8:	460b      	mov	r3, r1
 80042ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d006      	beq.n	80042d6 <I2C_MasterRequestWrite+0x2a>
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d003      	beq.n	80042d6 <I2C_MasterRequestWrite+0x2a>
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042d4:	d108      	bne.n	80042e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	e00b      	b.n	8004300 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ec:	2b12      	cmp	r3, #18
 80042ee:	d107      	bne.n	8004300 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f9cd 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00d      	beq.n	8004334 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004326:	d103      	bne.n	8004330 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800432e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e035      	b.n	80043a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800433c:	d108      	bne.n	8004350 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800433e:	897b      	ldrh	r3, [r7, #10]
 8004340:	b2db      	uxtb	r3, r3
 8004342:	461a      	mov	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800434c:	611a      	str	r2, [r3, #16]
 800434e:	e01b      	b.n	8004388 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004350:	897b      	ldrh	r3, [r7, #10]
 8004352:	11db      	asrs	r3, r3, #7
 8004354:	b2db      	uxtb	r3, r3
 8004356:	f003 0306 	and.w	r3, r3, #6
 800435a:	b2db      	uxtb	r3, r3
 800435c:	f063 030f 	orn	r3, r3, #15
 8004360:	b2da      	uxtb	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	490e      	ldr	r1, [pc, #56]	; (80043a8 <I2C_MasterRequestWrite+0xfc>)
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f9f3 	bl	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e010      	b.n	80043a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800437e:	897b      	ldrh	r3, [r7, #10]
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	4907      	ldr	r1, [pc, #28]	; (80043ac <I2C_MasterRequestWrite+0x100>)
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f000 f9e3 	bl	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e000      	b.n	80043a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	00010008 	.word	0x00010008
 80043ac:	00010002 	.word	0x00010002

080043b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	4608      	mov	r0, r1
 80043ba:	4611      	mov	r1, r2
 80043bc:	461a      	mov	r2, r3
 80043be:	4603      	mov	r3, r0
 80043c0:	817b      	strh	r3, [r7, #10]
 80043c2:	460b      	mov	r3, r1
 80043c4:	813b      	strh	r3, [r7, #8]
 80043c6:	4613      	mov	r3, r2
 80043c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 f960 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00d      	beq.n	800440e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004400:	d103      	bne.n	800440a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004408:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e05f      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800440e:	897b      	ldrh	r3, [r7, #10]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800441c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	6a3a      	ldr	r2, [r7, #32]
 8004422:	492d      	ldr	r1, [pc, #180]	; (80044d8 <I2C_RequestMemoryWrite+0x128>)
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f998 	bl	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e04c      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800444a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444c:	6a39      	ldr	r1, [r7, #32]
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fa02 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00d      	beq.n	8004476 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	2b04      	cmp	r3, #4
 8004460:	d107      	bne.n	8004472 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004470:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e02b      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004476:	88fb      	ldrh	r3, [r7, #6]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d105      	bne.n	8004488 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800447c:	893b      	ldrh	r3, [r7, #8]
 800447e:	b2da      	uxtb	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	611a      	str	r2, [r3, #16]
 8004486:	e021      	b.n	80044cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004488:	893b      	ldrh	r3, [r7, #8]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	b29b      	uxth	r3, r3
 800448e:	b2da      	uxtb	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004498:	6a39      	ldr	r1, [r7, #32]
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f9dc 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00d      	beq.n	80044c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d107      	bne.n	80044be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e005      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044c2:	893b      	ldrh	r3, [r7, #8]
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	00010002 	.word	0x00010002

080044dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b088      	sub	sp, #32
 80044e0:	af02      	add	r7, sp, #8
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	4608      	mov	r0, r1
 80044e6:	4611      	mov	r1, r2
 80044e8:	461a      	mov	r2, r3
 80044ea:	4603      	mov	r3, r0
 80044ec:	817b      	strh	r3, [r7, #10]
 80044ee:	460b      	mov	r3, r1
 80044f0:	813b      	strh	r3, [r7, #8]
 80044f2:	4613      	mov	r3, r2
 80044f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004504:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004514:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	6a3b      	ldr	r3, [r7, #32]
 800451c:	2200      	movs	r2, #0
 800451e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f8c2 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00d      	beq.n	800454a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800453c:	d103      	bne.n	8004546 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004544:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e0aa      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800454a:	897b      	ldrh	r3, [r7, #10]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004558:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	6a3a      	ldr	r2, [r7, #32]
 800455e:	4952      	ldr	r1, [pc, #328]	; (80046a8 <I2C_RequestMemoryRead+0x1cc>)
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f8fa 	bl	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e097      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004570:	2300      	movs	r3, #0
 8004572:	617b      	str	r3, [r7, #20]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	617b      	str	r3, [r7, #20]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004588:	6a39      	ldr	r1, [r7, #32]
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f964 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00d      	beq.n	80045b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	2b04      	cmp	r3, #4
 800459c:	d107      	bne.n	80045ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e076      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d105      	bne.n	80045c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045b8:	893b      	ldrh	r3, [r7, #8]
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	611a      	str	r2, [r3, #16]
 80045c2:	e021      	b.n	8004608 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80045c4:	893b      	ldrh	r3, [r7, #8]
 80045c6:	0a1b      	lsrs	r3, r3, #8
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045d4:	6a39      	ldr	r1, [r7, #32]
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 f93e 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00d      	beq.n	80045fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d107      	bne.n	80045fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e050      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045fe:	893b      	ldrh	r3, [r7, #8]
 8004600:	b2da      	uxtb	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800460a:	6a39      	ldr	r1, [r7, #32]
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 f923 	bl	8004858 <I2C_WaitOnTXEFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00d      	beq.n	8004634 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461c:	2b04      	cmp	r3, #4
 800461e:	d107      	bne.n	8004630 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800462e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e035      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004642:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	6a3b      	ldr	r3, [r7, #32]
 800464a:	2200      	movs	r2, #0
 800464c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 f82b 	bl	80046ac <I2C_WaitOnFlagUntilTimeout>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00d      	beq.n	8004678 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004666:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800466a:	d103      	bne.n	8004674 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004672:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e013      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004678:	897b      	ldrh	r3, [r7, #10]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f043 0301 	orr.w	r3, r3, #1
 8004680:	b2da      	uxtb	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	6a3a      	ldr	r2, [r7, #32]
 800468c:	4906      	ldr	r1, [pc, #24]	; (80046a8 <I2C_RequestMemoryRead+0x1cc>)
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 f863 	bl	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e000      	b.n	80046a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	00010002 	.word	0x00010002

080046ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	4613      	mov	r3, r2
 80046ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046bc:	e025      	b.n	800470a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046c4:	d021      	beq.n	800470a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c6:	f7fe fc37 	bl	8002f38 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d302      	bcc.n	80046dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d116      	bne.n	800470a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2220      	movs	r2, #32
 80046e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	f043 0220 	orr.w	r2, r3, #32
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e023      	b.n	8004752 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	0c1b      	lsrs	r3, r3, #16
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d10d      	bne.n	8004730 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	b29b      	uxth	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	bf0c      	ite	eq
 8004726:	2301      	moveq	r3, #1
 8004728:	2300      	movne	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	e00c      	b.n	800474a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	43da      	mvns	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	4013      	ands	r3, r2
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	bf0c      	ite	eq
 8004742:	2301      	moveq	r3, #1
 8004744:	2300      	movne	r3, #0
 8004746:	b2db      	uxtb	r3, r3
 8004748:	461a      	mov	r2, r3
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	429a      	cmp	r2, r3
 800474e:	d0b6      	beq.n	80046be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004768:	e051      	b.n	800480e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004778:	d123      	bne.n	80047c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004788:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004792:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f043 0204 	orr.w	r2, r3, #4
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e046      	b.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047c8:	d021      	beq.n	800480e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ca:	f7fe fbb5 	bl	8002f38 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d302      	bcc.n	80047e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d116      	bne.n	800480e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	f043 0220 	orr.w	r2, r3, #32
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e020      	b.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	0c1b      	lsrs	r3, r3, #16
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b01      	cmp	r3, #1
 8004816:	d10c      	bne.n	8004832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	43da      	mvns	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	4013      	ands	r3, r2
 8004824:	b29b      	uxth	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	bf14      	ite	ne
 800482a:	2301      	movne	r3, #1
 800482c:	2300      	moveq	r3, #0
 800482e:	b2db      	uxtb	r3, r3
 8004830:	e00b      	b.n	800484a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	43da      	mvns	r2, r3
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	4013      	ands	r3, r2
 800483e:	b29b      	uxth	r3, r3
 8004840:	2b00      	cmp	r3, #0
 8004842:	bf14      	ite	ne
 8004844:	2301      	movne	r3, #1
 8004846:	2300      	moveq	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d18d      	bne.n	800476a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004864:	e02d      	b.n	80048c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f8ce 	bl	8004a08 <I2C_IsAcknowledgeFailed>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e02d      	b.n	80048d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800487c:	d021      	beq.n	80048c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800487e:	f7fe fb5b 	bl	8002f38 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	429a      	cmp	r2, r3
 800488c:	d302      	bcc.n	8004894 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d116      	bne.n	80048c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2220      	movs	r2, #32
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f043 0220 	orr.w	r2, r3, #32
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e007      	b.n	80048d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048cc:	2b80      	cmp	r3, #128	; 0x80
 80048ce:	d1ca      	bne.n	8004866 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b084      	sub	sp, #16
 80048de:	af00      	add	r7, sp, #0
 80048e0:	60f8      	str	r0, [r7, #12]
 80048e2:	60b9      	str	r1, [r7, #8]
 80048e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048e6:	e02d      	b.n	8004944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f88d 	bl	8004a08 <I2C_IsAcknowledgeFailed>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e02d      	b.n	8004954 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048fe:	d021      	beq.n	8004944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004900:	f7fe fb1a 	bl	8002f38 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	429a      	cmp	r2, r3
 800490e:	d302      	bcc.n	8004916 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d116      	bne.n	8004944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	f043 0220 	orr.w	r2, r3, #32
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e007      	b.n	8004954 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b04      	cmp	r3, #4
 8004950:	d1ca      	bne.n	80048e8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004968:	e042      	b.n	80049f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f003 0310 	and.w	r3, r3, #16
 8004974:	2b10      	cmp	r3, #16
 8004976:	d119      	bne.n	80049ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0210 	mvn.w	r2, #16
 8004980:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2220      	movs	r2, #32
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e029      	b.n	8004a00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ac:	f7fe fac4 	bl	8002f38 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d302      	bcc.n	80049c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d116      	bne.n	80049f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	f043 0220 	orr.w	r2, r3, #32
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e007      	b.n	8004a00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fa:	2b40      	cmp	r3, #64	; 0x40
 80049fc:	d1b5      	bne.n	800496a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a1e:	d11b      	bne.n	8004a58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	f043 0204 	orr.w	r2, r3, #4
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004a66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a68:	b08f      	sub	sp, #60	; 0x3c
 8004a6a:	af0a      	add	r7, sp, #40	; 0x28
 8004a6c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e10f      	b.n	8004c98 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d106      	bne.n	8004a98 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f004 ff6e 	bl	8009974 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2203      	movs	r2, #3
 8004a9c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d102      	bne.n	8004ab2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f001 fea1 	bl	80067fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	687e      	ldr	r6, [r7, #4]
 8004ac4:	466d      	mov	r5, sp
 8004ac6:	f106 0410 	add.w	r4, r6, #16
 8004aca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004acc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ace:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ad0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ad2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004ad6:	e885 0003 	stmia.w	r5, {r0, r1}
 8004ada:	1d33      	adds	r3, r6, #4
 8004adc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ade:	6838      	ldr	r0, [r7, #0]
 8004ae0:	f001 fd78 	bl	80065d4 <USB_CoreInit>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d005      	beq.n	8004af6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2202      	movs	r2, #2
 8004aee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e0d0      	b.n	8004c98 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2100      	movs	r1, #0
 8004afc:	4618      	mov	r0, r3
 8004afe:	f001 fe8f 	bl	8006820 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b02:	2300      	movs	r3, #0
 8004b04:	73fb      	strb	r3, [r7, #15]
 8004b06:	e04a      	b.n	8004b9e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b08:	7bfa      	ldrb	r2, [r7, #15]
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	1a9b      	subs	r3, r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	333d      	adds	r3, #61	; 0x3d
 8004b18:	2201      	movs	r2, #1
 8004b1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b1c:	7bfa      	ldrb	r2, [r7, #15]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	333c      	adds	r3, #60	; 0x3c
 8004b2c:	7bfa      	ldrb	r2, [r7, #15]
 8004b2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b30:	7bfa      	ldrb	r2, [r7, #15]
 8004b32:	7bfb      	ldrb	r3, [r7, #15]
 8004b34:	b298      	uxth	r0, r3
 8004b36:	6879      	ldr	r1, [r7, #4]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	440b      	add	r3, r1
 8004b42:	3342      	adds	r3, #66	; 0x42
 8004b44:	4602      	mov	r2, r0
 8004b46:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004b48:	7bfa      	ldrb	r2, [r7, #15]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	333f      	adds	r3, #63	; 0x3f
 8004b58:	2200      	movs	r2, #0
 8004b5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004b5c:	7bfa      	ldrb	r2, [r7, #15]
 8004b5e:	6879      	ldr	r1, [r7, #4]
 8004b60:	4613      	mov	r3, r2
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	1a9b      	subs	r3, r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	3344      	adds	r3, #68	; 0x44
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004b70:	7bfa      	ldrb	r2, [r7, #15]
 8004b72:	6879      	ldr	r1, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	1a9b      	subs	r3, r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	440b      	add	r3, r1
 8004b7e:	3348      	adds	r3, #72	; 0x48
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004b84:	7bfa      	ldrb	r2, [r7, #15]
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	3350      	adds	r3, #80	; 0x50
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	73fb      	strb	r3, [r7, #15]
 8004b9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d3af      	bcc.n	8004b08 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ba8:	2300      	movs	r3, #0
 8004baa:	73fb      	strb	r3, [r7, #15]
 8004bac:	e044      	b.n	8004c38 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004bae:	7bfa      	ldrb	r2, [r7, #15]
 8004bb0:	6879      	ldr	r1, [r7, #4]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	440b      	add	r3, r1
 8004bbc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004bc4:	7bfa      	ldrb	r2, [r7, #15]
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	1a9b      	subs	r3, r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	440b      	add	r3, r1
 8004bd2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004bd6:	7bfa      	ldrb	r2, [r7, #15]
 8004bd8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004bda:	7bfa      	ldrb	r2, [r7, #15]
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	4613      	mov	r3, r2
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	1a9b      	subs	r3, r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	440b      	add	r3, r1
 8004be8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004bf0:	7bfa      	ldrb	r2, [r7, #15]
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	00db      	lsls	r3, r3, #3
 8004bf8:	1a9b      	subs	r3, r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004c02:	2200      	movs	r2, #0
 8004c04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c06:	7bfa      	ldrb	r2, [r7, #15]
 8004c08:	6879      	ldr	r1, [r7, #4]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	1a9b      	subs	r3, r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	440b      	add	r3, r1
 8004c14:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c1c:	7bfa      	ldrb	r2, [r7, #15]
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	4613      	mov	r3, r2
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
 8004c34:	3301      	adds	r3, #1
 8004c36:	73fb      	strb	r3, [r7, #15]
 8004c38:	7bfa      	ldrb	r2, [r7, #15]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d3b5      	bcc.n	8004bae <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	603b      	str	r3, [r7, #0]
 8004c48:	687e      	ldr	r6, [r7, #4]
 8004c4a:	466d      	mov	r5, sp
 8004c4c:	f106 0410 	add.w	r4, r6, #16
 8004c50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c60:	1d33      	adds	r3, r6, #4
 8004c62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c64:	6838      	ldr	r0, [r7, #0]
 8004c66:	f001 fe27 	bl	80068b8 <USB_DevInit>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e00d      	b.n	8004c98 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f002 fea3 	bl	80079dc <USB_DevDisconnect>

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ca0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_PCD_Start+0x1c>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e020      	b.n	8004cfe <HAL_PCD_Start+0x5e>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d109      	bne.n	8004ce0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d005      	beq.n	8004ce0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f001 fd79 	bl	80067dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f002 fe53 	bl	800799a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004d06:	b590      	push	{r4, r7, lr}
 8004d08:	b08d      	sub	sp, #52	; 0x34
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f002 ff11 	bl	8007b44 <USB_GetMode>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f040 839d 	bne.w	8005464 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f002 fe75 	bl	8007a1e <USB_ReadInterrupts>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 8393 	beq.w	8005462 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f002 fe6c 	bl	8007a1e <USB_ReadInterrupts>
 8004d46:	4603      	mov	r3, r0
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d107      	bne.n	8004d60 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695a      	ldr	r2, [r3, #20]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f002 0202 	and.w	r2, r2, #2
 8004d5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f002 fe5a 	bl	8007a1e <USB_ReadInterrupts>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f003 0310 	and.w	r3, r3, #16
 8004d70:	2b10      	cmp	r3, #16
 8004d72:	d161      	bne.n	8004e38 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0210 	bic.w	r2, r2, #16
 8004d82:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	f003 020f 	and.w	r2, r3, #15
 8004d90:	4613      	mov	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	4413      	add	r3, r2
 8004da0:	3304      	adds	r3, #4
 8004da2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	0c5b      	lsrs	r3, r3, #17
 8004da8:	f003 030f 	and.w	r3, r3, #15
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d124      	bne.n	8004dfa <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d035      	beq.n	8004e28 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	091b      	lsrs	r3, r3, #4
 8004dc4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	461a      	mov	r2, r3
 8004dce:	6a38      	ldr	r0, [r7, #32]
 8004dd0:	f002 fc91 	bl	80076f6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	091b      	lsrs	r3, r3, #4
 8004ddc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004de0:	441a      	add	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	699a      	ldr	r2, [r3, #24]
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	091b      	lsrs	r3, r3, #4
 8004dee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004df2:	441a      	add	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	619a      	str	r2, [r3, #24]
 8004df8:	e016      	b.n	8004e28 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	0c5b      	lsrs	r3, r3, #17
 8004dfe:	f003 030f 	and.w	r3, r3, #15
 8004e02:	2b06      	cmp	r3, #6
 8004e04:	d110      	bne.n	8004e28 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e0c:	2208      	movs	r2, #8
 8004e0e:	4619      	mov	r1, r3
 8004e10:	6a38      	ldr	r0, [r7, #32]
 8004e12:	f002 fc70 	bl	80076f6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	699a      	ldr	r2, [r3, #24]
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e22:	441a      	add	r2, r3
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0210 	orr.w	r2, r2, #16
 8004e36:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f002 fdee 	bl	8007a1e <USB_ReadInterrupts>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e48:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e4c:	d16e      	bne.n	8004f2c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f002 fdf4 	bl	8007a44 <USB_ReadDevAllOutEpInterrupt>
 8004e5c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004e5e:	e062      	b.n	8004f26 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d057      	beq.n	8004f1a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	4611      	mov	r1, r2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f002 fe19 	bl	8007aac <USB_ReadDevOutEPInterrupt>
 8004e7a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00c      	beq.n	8004ea0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e88:	015a      	lsls	r2, r3, #5
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e92:	461a      	mov	r2, r3
 8004e94:	2301      	movs	r3, #1
 8004e96:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004e98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 fdb0 	bl	8005a00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00c      	beq.n	8004ec4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	2308      	movs	r3, #8
 8004eba:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ebc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 feaa 	bl	8005c18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	f003 0310 	and.w	r3, r3, #16
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d008      	beq.n	8004ee0 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	015a      	lsls	r2, r3, #5
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eda:	461a      	mov	r2, r3
 8004edc:	2310      	movs	r3, #16
 8004ede:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f003 0320 	and.w	r3, r3, #32
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d008      	beq.n	8004efc <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	2320      	movs	r3, #32
 8004efa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d009      	beq.n	8004f1a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	015a      	lsls	r2, r3, #5
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f12:	461a      	mov	r2, r3
 8004f14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f18:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f22:	085b      	lsrs	r3, r3, #1
 8004f24:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d199      	bne.n	8004e60 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f002 fd74 	bl	8007a1e <USB_ReadInterrupts>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004f40:	f040 80c0 	bne.w	80050c4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f002 fd95 	bl	8007a78 <USB_ReadDevAllInEpInterrupt>
 8004f4e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004f54:	e0b2      	b.n	80050bc <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 80a7 	beq.w	80050b0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f68:	b2d2      	uxtb	r2, r2
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f002 fdbb 	bl	8007ae8 <USB_ReadDevInEPInterrupt>
 8004f72:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d057      	beq.n	800502e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	f003 030f 	and.w	r3, r3, #15
 8004f84:	2201      	movs	r2, #1
 8004f86:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	43db      	mvns	r3, r3
 8004f98:	69f9      	ldr	r1, [r7, #28]
 8004f9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa4:	015a      	lsls	r2, r3, #5
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	4413      	add	r3, r2
 8004faa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fae:	461a      	mov	r2, r3
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d132      	bne.n	8005022 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	00db      	lsls	r3, r3, #3
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	440b      	add	r3, r1
 8004fca:	3348      	adds	r3, #72	; 0x48
 8004fcc:	6819      	ldr	r1, [r3, #0]
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4403      	add	r3, r0
 8004fdc:	3344      	adds	r3, #68	; 0x44
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4419      	add	r1, r3
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	00db      	lsls	r3, r3, #3
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	4403      	add	r3, r0
 8004ff0:	3348      	adds	r3, #72	; 0x48
 8004ff2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d113      	bne.n	8005022 <HAL_PCD_IRQHandler+0x31c>
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffe:	4613      	mov	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	440b      	add	r3, r1
 8005008:	3350      	adds	r3, #80	; 0x50
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d108      	bne.n	8005022 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6818      	ldr	r0, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800501a:	461a      	mov	r2, r3
 800501c:	2101      	movs	r1, #1
 800501e:	f002 fdc3 	bl	8007ba8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	b2db      	uxtb	r3, r3
 8005026:	4619      	mov	r1, r3
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f004 fd24 	bl	8009a76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f003 0308 	and.w	r3, r3, #8
 8005034:	2b00      	cmp	r3, #0
 8005036:	d008      	beq.n	800504a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	015a      	lsls	r2, r3, #5
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	4413      	add	r3, r2
 8005040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005044:	461a      	mov	r2, r3
 8005046:	2308      	movs	r3, #8
 8005048:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f003 0310 	and.w	r3, r3, #16
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	015a      	lsls	r2, r3, #5
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	4413      	add	r3, r2
 800505c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005060:	461a      	mov	r2, r3
 8005062:	2310      	movs	r3, #16
 8005064:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506c:	2b00      	cmp	r3, #0
 800506e:	d008      	beq.n	8005082 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800507c:	461a      	mov	r2, r3
 800507e:	2340      	movs	r3, #64	; 0x40
 8005080:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d008      	beq.n	800509e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800508c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	4413      	add	r3, r2
 8005094:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005098:	461a      	mov	r2, r3
 800509a:	2302      	movs	r3, #2
 800509c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80050a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fc1b 	bl	80058e6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	3301      	adds	r3, #1
 80050b4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80050b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b8:	085b      	lsrs	r3, r3, #1
 80050ba:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80050bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f47f af49 	bne.w	8004f56 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f002 fca8 	bl	8007a1e <USB_ReadInterrupts>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050d8:	d122      	bne.n	8005120 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	69fa      	ldr	r2, [r7, #28]
 80050e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050e8:	f023 0301 	bic.w	r3, r3, #1
 80050ec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d108      	bne.n	800510a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005100:	2100      	movs	r1, #0
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 fe26 	bl	8005d54 <HAL_PCDEx_LPM_Callback>
 8005108:	e002      	b.n	8005110 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f004 fd2a 	bl	8009b64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	695a      	ldr	r2, [r3, #20]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800511e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4618      	mov	r0, r3
 8005126:	f002 fc7a 	bl	8007a1e <USB_ReadInterrupts>
 800512a:	4603      	mov	r3, r0
 800512c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005130:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005134:	d112      	bne.n	800515c <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d102      	bne.n	800514c <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f004 fce6 	bl	8009b18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695a      	ldr	r2, [r3, #20]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800515a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4618      	mov	r0, r3
 8005162:	f002 fc5c 	bl	8007a1e <USB_ReadInterrupts>
 8005166:	4603      	mov	r3, r0
 8005168:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800516c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005170:	f040 80c7 	bne.w	8005302 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	69fa      	ldr	r2, [r7, #28]
 800517e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005182:	f023 0301 	bic.w	r3, r3, #1
 8005186:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2110      	movs	r1, #16
 800518e:	4618      	mov	r0, r3
 8005190:	f001 fcf6 	bl	8006b80 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005194:	2300      	movs	r3, #0
 8005196:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005198:	e056      	b.n	8005248 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800519a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519c:	015a      	lsls	r2, r3, #5
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	4413      	add	r3, r2
 80051a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051a6:	461a      	mov	r2, r3
 80051a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80051ac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80051ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b0:	015a      	lsls	r2, r3, #5
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	4413      	add	r3, r2
 80051b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051be:	0151      	lsls	r1, r2, #5
 80051c0:	69fa      	ldr	r2, [r7, #28]
 80051c2:	440a      	add	r2, r1
 80051c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80051cc:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80051ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d0:	015a      	lsls	r2, r3, #5
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	4413      	add	r3, r2
 80051d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051de:	0151      	lsls	r1, r2, #5
 80051e0:	69fa      	ldr	r2, [r7, #28]
 80051e2:	440a      	add	r2, r1
 80051e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80051ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80051ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f0:	015a      	lsls	r2, r3, #5
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	4413      	add	r3, r2
 80051f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051fa:	461a      	mov	r2, r3
 80051fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005200:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005204:	015a      	lsls	r2, r3, #5
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	4413      	add	r3, r2
 800520a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005212:	0151      	lsls	r1, r2, #5
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	440a      	add	r2, r1
 8005218:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800521c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005220:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	69fa      	ldr	r2, [r7, #28]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800523c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005240:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005244:	3301      	adds	r3, #1
 8005246:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800524e:	429a      	cmp	r2, r3
 8005250:	d3a3      	bcc.n	800519a <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005260:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005264:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005278:	69fa      	ldr	r2, [r7, #28]
 800527a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800527e:	f043 030b 	orr.w	r3, r3, #11
 8005282:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800528c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800528e:	69fa      	ldr	r2, [r7, #28]
 8005290:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005294:	f043 030b 	orr.w	r3, r3, #11
 8005298:	6453      	str	r3, [r2, #68]	; 0x44
 800529a:	e015      	b.n	80052c8 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	69fa      	ldr	r2, [r7, #28]
 80052a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80052ae:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80052b2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	69fa      	ldr	r2, [r7, #28]
 80052be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052c2:	f043 030b 	orr.w	r3, r3, #11
 80052c6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	69fa      	ldr	r2, [r7, #28]
 80052d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80052da:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6818      	ldr	r0, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80052ec:	461a      	mov	r2, r3
 80052ee:	f002 fc5b 	bl	8007ba8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695a      	ldr	r2, [r3, #20]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005300:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4618      	mov	r0, r3
 8005308:	f002 fb89 	bl	8007a1e <USB_ReadInterrupts>
 800530c:	4603      	mov	r3, r0
 800530e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005312:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005316:	d124      	bne.n	8005362 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4618      	mov	r0, r3
 800531e:	f002 fc1f 	bl	8007b60 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f001 fc87 	bl	8006c3a <USB_GetDevSpeed>
 800532c:	4603      	mov	r3, r0
 800532e:	461a      	mov	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681c      	ldr	r4, [r3, #0]
 8005338:	f001 f92c 	bl	8006594 <HAL_RCC_GetHCLKFreq>
 800533c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005342:	b2db      	uxtb	r3, r3
 8005344:	461a      	mov	r2, r3
 8005346:	4620      	mov	r0, r4
 8005348:	f001 f9a6 	bl	8006698 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f004 fbba 	bl	8009ac6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005360:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4618      	mov	r0, r3
 8005368:	f002 fb59 	bl	8007a1e <USB_ReadInterrupts>
 800536c:	4603      	mov	r3, r0
 800536e:	f003 0308 	and.w	r3, r3, #8
 8005372:	2b08      	cmp	r3, #8
 8005374:	d10a      	bne.n	800538c <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f004 fb97 	bl	8009aaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695a      	ldr	r2, [r3, #20]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f002 0208 	and.w	r2, r2, #8
 800538a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	f002 fb44 	bl	8007a1e <USB_ReadInterrupts>
 8005396:	4603      	mov	r3, r0
 8005398:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800539c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053a0:	d10f      	bne.n	80053c2 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	4619      	mov	r1, r3
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f004 fbf9 	bl	8009ba4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695a      	ldr	r2, [r3, #20]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80053c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f002 fb29 	bl	8007a1e <USB_ReadInterrupts>
 80053cc:	4603      	mov	r3, r0
 80053ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053d6:	d10f      	bne.n	80053f8 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80053dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	4619      	mov	r1, r3
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f004 fbcc 	bl	8009b80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695a      	ldr	r2, [r3, #20]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80053f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f002 fb0e 	bl	8007a1e <USB_ReadInterrupts>
 8005402:	4603      	mov	r3, r0
 8005404:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800540c:	d10a      	bne.n	8005424 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f004 fbda 	bl	8009bc8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695a      	ldr	r2, [r3, #20]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005422:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4618      	mov	r0, r3
 800542a:	f002 faf8 	bl	8007a1e <USB_ReadInterrupts>
 800542e:	4603      	mov	r3, r0
 8005430:	f003 0304 	and.w	r3, r3, #4
 8005434:	2b04      	cmp	r3, #4
 8005436:	d115      	bne.n	8005464 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	d002      	beq.n	8005450 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f004 fbca 	bl	8009be4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6859      	ldr	r1, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69ba      	ldr	r2, [r7, #24]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
 8005460:	e000      	b.n	8005464 <HAL_PCD_IRQHandler+0x75e>
      return;
 8005462:	bf00      	nop
    }
  }
}
 8005464:	3734      	adds	r7, #52	; 0x34
 8005466:	46bd      	mov	sp, r7
 8005468:	bd90      	pop	{r4, r7, pc}

0800546a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b082      	sub	sp, #8
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	460b      	mov	r3, r1
 8005474:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800547c:	2b01      	cmp	r3, #1
 800547e:	d101      	bne.n	8005484 <HAL_PCD_SetAddress+0x1a>
 8005480:	2302      	movs	r3, #2
 8005482:	e013      	b.n	80054ac <HAL_PCD_SetAddress+0x42>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	78fa      	ldrb	r2, [r7, #3]
 8005490:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	78fa      	ldrb	r2, [r7, #3]
 800549a:	4611      	mov	r1, r2
 800549c:	4618      	mov	r0, r3
 800549e:	f002 fa56 	bl	800794e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	4608      	mov	r0, r1
 80054be:	4611      	mov	r1, r2
 80054c0:	461a      	mov	r2, r3
 80054c2:	4603      	mov	r3, r0
 80054c4:	70fb      	strb	r3, [r7, #3]
 80054c6:	460b      	mov	r3, r1
 80054c8:	803b      	strh	r3, [r7, #0]
 80054ca:	4613      	mov	r3, r2
 80054cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80054d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	da0f      	bge.n	80054fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054da:	78fb      	ldrb	r3, [r7, #3]
 80054dc:	f003 020f 	and.w	r2, r3, #15
 80054e0:	4613      	mov	r3, r2
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	3338      	adds	r3, #56	; 0x38
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	4413      	add	r3, r2
 80054ee:	3304      	adds	r3, #4
 80054f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	705a      	strb	r2, [r3, #1]
 80054f8:	e00f      	b.n	800551a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054fa:	78fb      	ldrb	r3, [r7, #3]
 80054fc:	f003 020f 	and.w	r2, r3, #15
 8005500:	4613      	mov	r3, r2
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	4413      	add	r3, r2
 8005510:	3304      	adds	r3, #4
 8005512:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	f003 030f 	and.w	r3, r3, #15
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005526:	883a      	ldrh	r2, [r7, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	78ba      	ldrb	r2, [r7, #2]
 8005530:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	785b      	ldrb	r3, [r3, #1]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d004      	beq.n	8005544 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	b29a      	uxth	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005544:	78bb      	ldrb	r3, [r7, #2]
 8005546:	2b02      	cmp	r3, #2
 8005548:	d102      	bne.n	8005550 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005556:	2b01      	cmp	r3, #1
 8005558:	d101      	bne.n	800555e <HAL_PCD_EP_Open+0xaa>
 800555a:	2302      	movs	r3, #2
 800555c:	e00e      	b.n	800557c <HAL_PCD_EP_Open+0xc8>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68f9      	ldr	r1, [r7, #12]
 800556c:	4618      	mov	r0, r3
 800556e:	f001 fb89 	bl	8006c84 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800557a:	7afb      	ldrb	r3, [r7, #11]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	460b      	mov	r3, r1
 800558e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005590:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005594:	2b00      	cmp	r3, #0
 8005596:	da0f      	bge.n	80055b8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005598:	78fb      	ldrb	r3, [r7, #3]
 800559a:	f003 020f 	and.w	r2, r3, #15
 800559e:	4613      	mov	r3, r2
 80055a0:	00db      	lsls	r3, r3, #3
 80055a2:	1a9b      	subs	r3, r3, r2
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	3338      	adds	r3, #56	; 0x38
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	4413      	add	r3, r2
 80055ac:	3304      	adds	r3, #4
 80055ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	705a      	strb	r2, [r3, #1]
 80055b6:	e00f      	b.n	80055d8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055b8:	78fb      	ldrb	r3, [r7, #3]
 80055ba:	f003 020f 	and.w	r2, r3, #15
 80055be:	4613      	mov	r3, r2
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	1a9b      	subs	r3, r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	4413      	add	r3, r2
 80055ce:	3304      	adds	r3, #4
 80055d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	f003 030f 	and.w	r3, r3, #15
 80055de:	b2da      	uxtb	r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <HAL_PCD_EP_Close+0x6e>
 80055ee:	2302      	movs	r3, #2
 80055f0:	e00e      	b.n	8005610 <HAL_PCD_EP_Close+0x8c>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68f9      	ldr	r1, [r7, #12]
 8005600:	4618      	mov	r0, r3
 8005602:	f001 fbc7 	bl	8006d94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	607a      	str	r2, [r7, #4]
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	460b      	mov	r3, r1
 8005626:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005628:	7afb      	ldrb	r3, [r7, #11]
 800562a:	f003 020f 	and.w	r2, r3, #15
 800562e:	4613      	mov	r3, r2
 8005630:	00db      	lsls	r3, r3, #3
 8005632:	1a9b      	subs	r3, r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	4413      	add	r3, r2
 800563e:	3304      	adds	r3, #4
 8005640:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2200      	movs	r2, #0
 8005652:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2200      	movs	r2, #0
 8005658:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800565a:	7afb      	ldrb	r3, [r7, #11]
 800565c:	f003 030f 	and.w	r3, r3, #15
 8005660:	b2da      	uxtb	r2, r3
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d102      	bne.n	8005674 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005674:	7afb      	ldrb	r3, [r7, #11]
 8005676:	f003 030f 	and.w	r3, r3, #15
 800567a:	2b00      	cmp	r3, #0
 800567c:	d109      	bne.n	8005692 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	b2db      	uxtb	r3, r3
 8005688:	461a      	mov	r2, r3
 800568a:	6979      	ldr	r1, [r7, #20]
 800568c:	f001 fea2 	bl	80073d4 <USB_EP0StartXfer>
 8005690:	e008      	b.n	80056a4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	b2db      	uxtb	r3, r3
 800569c:	461a      	mov	r2, r3
 800569e:	6979      	ldr	r1, [r7, #20]
 80056a0:	f001 fc54 	bl	8006f4c <USB_EPStartXfer>
  }

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3718      	adds	r7, #24
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	460b      	mov	r3, r1
 80056b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80056ba:	78fb      	ldrb	r3, [r7, #3]
 80056bc:	f003 020f 	and.w	r2, r3, #15
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	4613      	mov	r3, r2
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	1a9b      	subs	r3, r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	440b      	add	r3, r1
 80056cc:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80056d0:	681b      	ldr	r3, [r3, #0]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr

080056de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b086      	sub	sp, #24
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	60f8      	str	r0, [r7, #12]
 80056e6:	607a      	str	r2, [r7, #4]
 80056e8:	603b      	str	r3, [r7, #0]
 80056ea:	460b      	mov	r3, r1
 80056ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056ee:	7afb      	ldrb	r3, [r7, #11]
 80056f0:	f003 020f 	and.w	r2, r3, #15
 80056f4:	4613      	mov	r3, r2
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	3338      	adds	r3, #56	; 0x38
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	4413      	add	r3, r2
 8005702:	3304      	adds	r3, #4
 8005704:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2200      	movs	r2, #0
 8005716:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2201      	movs	r2, #1
 800571c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800571e:	7afb      	ldrb	r3, [r7, #11]
 8005720:	f003 030f 	and.w	r3, r3, #15
 8005724:	b2da      	uxtb	r2, r3
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d102      	bne.n	8005738 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005738:	7afb      	ldrb	r3, [r7, #11]
 800573a:	f003 030f 	and.w	r3, r3, #15
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	b2db      	uxtb	r3, r3
 800574c:	461a      	mov	r2, r3
 800574e:	6979      	ldr	r1, [r7, #20]
 8005750:	f001 fe40 	bl	80073d4 <USB_EP0StartXfer>
 8005754:	e008      	b.n	8005768 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	461a      	mov	r2, r3
 8005762:	6979      	ldr	r1, [r7, #20]
 8005764:	f001 fbf2 	bl	8006f4c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3718      	adds	r7, #24
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	460b      	mov	r3, r1
 800577c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800577e:	78fb      	ldrb	r3, [r7, #3]
 8005780:	f003 020f 	and.w	r2, r3, #15
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d901      	bls.n	8005790 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e050      	b.n	8005832 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005794:	2b00      	cmp	r3, #0
 8005796:	da0f      	bge.n	80057b8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005798:	78fb      	ldrb	r3, [r7, #3]
 800579a:	f003 020f 	and.w	r2, r3, #15
 800579e:	4613      	mov	r3, r2
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	3338      	adds	r3, #56	; 0x38
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	4413      	add	r3, r2
 80057ac:	3304      	adds	r3, #4
 80057ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2201      	movs	r2, #1
 80057b4:	705a      	strb	r2, [r3, #1]
 80057b6:	e00d      	b.n	80057d4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80057b8:	78fa      	ldrb	r2, [r7, #3]
 80057ba:	4613      	mov	r3, r2
 80057bc:	00db      	lsls	r3, r3, #3
 80057be:	1a9b      	subs	r3, r3, r2
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	4413      	add	r3, r2
 80057ca:	3304      	adds	r3, #4
 80057cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2201      	movs	r2, #1
 80057d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057da:	78fb      	ldrb	r3, [r7, #3]
 80057dc:	f003 030f 	and.w	r3, r3, #15
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_PCD_EP_SetStall+0x82>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e01e      	b.n	8005832 <HAL_PCD_EP_SetStall+0xc0>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68f9      	ldr	r1, [r7, #12]
 8005802:	4618      	mov	r0, r3
 8005804:	f001 ffcf 	bl	80077a6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005808:	78fb      	ldrb	r3, [r7, #3]
 800580a:	f003 030f 	and.w	r3, r3, #15
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10a      	bne.n	8005828 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6818      	ldr	r0, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	b2d9      	uxtb	r1, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005822:	461a      	mov	r2, r3
 8005824:	f002 f9c0 	bl	8007ba8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800583a:	b580      	push	{r7, lr}
 800583c:	b084      	sub	sp, #16
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
 8005842:	460b      	mov	r3, r1
 8005844:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005846:	78fb      	ldrb	r3, [r7, #3]
 8005848:	f003 020f 	and.w	r2, r3, #15
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d901      	bls.n	8005858 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e042      	b.n	80058de <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005858:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800585c:	2b00      	cmp	r3, #0
 800585e:	da0f      	bge.n	8005880 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005860:	78fb      	ldrb	r3, [r7, #3]
 8005862:	f003 020f 	and.w	r2, r3, #15
 8005866:	4613      	mov	r3, r2
 8005868:	00db      	lsls	r3, r3, #3
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	3338      	adds	r3, #56	; 0x38
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	4413      	add	r3, r2
 8005874:	3304      	adds	r3, #4
 8005876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2201      	movs	r2, #1
 800587c:	705a      	strb	r2, [r3, #1]
 800587e:	e00f      	b.n	80058a0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005880:	78fb      	ldrb	r3, [r7, #3]
 8005882:	f003 020f 	and.w	r2, r3, #15
 8005886:	4613      	mov	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	4413      	add	r3, r2
 8005896:	3304      	adds	r3, #4
 8005898:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058a6:	78fb      	ldrb	r3, [r7, #3]
 80058a8:	f003 030f 	and.w	r3, r3, #15
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_PCD_EP_ClrStall+0x86>
 80058bc:	2302      	movs	r3, #2
 80058be:	e00e      	b.n	80058de <HAL_PCD_EP_ClrStall+0xa4>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68f9      	ldr	r1, [r7, #12]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f001 ffd7 	bl	8007882 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b08a      	sub	sp, #40	; 0x28
 80058ea:	af02      	add	r7, sp, #8
 80058ec:	6078      	str	r0, [r7, #4]
 80058ee:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	4613      	mov	r3, r2
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	1a9b      	subs	r3, r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	3338      	adds	r3, #56	; 0x38
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	4413      	add	r3, r2
 800590a:	3304      	adds	r3, #4
 800590c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	699a      	ldr	r2, [r3, #24]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	429a      	cmp	r2, r3
 8005918:	d901      	bls.n	800591e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e06c      	b.n	80059f8 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	695a      	ldr	r2, [r3, #20]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	429a      	cmp	r2, r3
 8005932:	d902      	bls.n	800593a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	3303      	adds	r3, #3
 800593e:	089b      	lsrs	r3, r3, #2
 8005940:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005942:	e02b      	b.n	800599c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	695a      	ldr	r2, [r3, #20]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	69fa      	ldr	r2, [r7, #28]
 8005956:	429a      	cmp	r2, r3
 8005958:	d902      	bls.n	8005960 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	3303      	adds	r3, #3
 8005964:	089b      	lsrs	r3, r3, #2
 8005966:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	68d9      	ldr	r1, [r3, #12]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	b2da      	uxtb	r2, r3
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005978:	b2db      	uxtb	r3, r3
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	4603      	mov	r3, r0
 800597e:	6978      	ldr	r0, [r7, #20]
 8005980:	f001 fe7b 	bl	800767a <USB_WritePacket>

    ep->xfer_buff  += len;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	441a      	add	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	699a      	ldr	r2, [r3, #24]
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	441a      	add	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d809      	bhi.n	80059c6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	699a      	ldr	r2, [r3, #24]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d203      	bcs.n	80059c6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1be      	bne.n	8005944 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	695a      	ldr	r2, [r3, #20]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d811      	bhi.n	80059f6 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	f003 030f 	and.w	r3, r3, #15
 80059d8:	2201      	movs	r2, #1
 80059da:	fa02 f303 	lsl.w	r3, r2, r3
 80059de:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	43db      	mvns	r3, r3
 80059ec:	6939      	ldr	r1, [r7, #16]
 80059ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059f2:	4013      	ands	r3, r2
 80059f4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3720      	adds	r7, #32
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	333c      	adds	r3, #60	; 0x3c
 8005a18:	3304      	adds	r3, #4
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	f040 80a0 	bne.w	8005b78 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f003 0308 	and.w	r3, r3, #8
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d015      	beq.n	8005a6e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	4a72      	ldr	r2, [pc, #456]	; (8005c10 <PCD_EP_OutXfrComplete_int+0x210>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	f240 80dd 	bls.w	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 80d7 	beq.w	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	015a      	lsls	r2, r3, #5
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	4413      	add	r3, r2
 8005a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a64:	461a      	mov	r2, r3
 8005a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6a:	6093      	str	r3, [r2, #8]
 8005a6c:	e0cb      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	f003 0320 	and.w	r3, r3, #32
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d009      	beq.n	8005a8c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a84:	461a      	mov	r2, r3
 8005a86:	2320      	movs	r3, #32
 8005a88:	6093      	str	r3, [r2, #8]
 8005a8a:	e0bc      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f040 80b7 	bne.w	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4a5d      	ldr	r2, [pc, #372]	; (8005c10 <PCD_EP_OutXfrComplete_int+0x210>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d90f      	bls.n	8005ac0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005abc:	6093      	str	r3, [r2, #8]
 8005abe:	e0a2      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	00db      	lsls	r3, r3, #3
 8005ac8:	1a9b      	subs	r3, r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	440b      	add	r3, r1
 8005ace:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005ad2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	0159      	lsls	r1, r3, #5
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	440b      	add	r3, r1
 8005adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005ae6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	683a      	ldr	r2, [r7, #0]
 8005aec:	4613      	mov	r3, r2
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	4403      	add	r3, r0
 8005af6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005afa:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	4613      	mov	r3, r2
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	1a9b      	subs	r3, r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	440b      	add	r3, r1
 8005b0a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b0e:	6819      	ldr	r1, [r3, #0]
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	4613      	mov	r3, r2
 8005b16:	00db      	lsls	r3, r3, #3
 8005b18:	1a9b      	subs	r3, r3, r2
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	4403      	add	r3, r0
 8005b1e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4419      	add	r1, r3
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	4613      	mov	r3, r2
 8005b2c:	00db      	lsls	r3, r3, #3
 8005b2e:	1a9b      	subs	r3, r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4403      	add	r3, r0
 8005b34:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b38:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d114      	bne.n	8005b6a <PCD_EP_OutXfrComplete_int+0x16a>
 8005b40:	6879      	ldr	r1, [r7, #4]
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	4613      	mov	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d108      	bne.n	8005b6a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6818      	ldr	r0, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005b62:	461a      	mov	r2, r3
 8005b64:	2101      	movs	r1, #1
 8005b66:	f002 f81f 	bl	8007ba8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	4619      	mov	r1, r3
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f003 ff65 	bl	8009a40 <HAL_PCD_DataOutStageCallback>
 8005b76:	e046      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4a26      	ldr	r2, [pc, #152]	; (8005c14 <PCD_EP_OutXfrComplete_int+0x214>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d124      	bne.n	8005bca <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00a      	beq.n	8005ba0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b96:	461a      	mov	r2, r3
 8005b98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b9c:	6093      	str	r3, [r2, #8]
 8005b9e:	e032      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f003 0320 	and.w	r3, r3, #32
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d008      	beq.n	8005bbc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	2320      	movs	r3, #32
 8005bba:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f003 ff3c 	bl	8009a40 <HAL_PCD_DataOutStageCallback>
 8005bc8:	e01d      	b.n	8005c06 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d114      	bne.n	8005bfa <PCD_EP_OutXfrComplete_int+0x1fa>
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	00db      	lsls	r3, r3, #3
 8005bd8:	1a9b      	subs	r3, r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	440b      	add	r3, r1
 8005bde:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d108      	bne.n	8005bfa <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	f001 ffd7 	bl	8007ba8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	4619      	mov	r1, r3
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f003 ff1d 	bl	8009a40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3718      	adds	r7, #24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	4f54300a 	.word	0x4f54300a
 8005c14:	4f54310a 	.word	0x4f54310a

08005c18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b086      	sub	sp, #24
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	333c      	adds	r3, #60	; 0x3c
 8005c30:	3304      	adds	r3, #4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	4a15      	ldr	r2, [pc, #84]	; (8005ca0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d90e      	bls.n	8005c6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d009      	beq.n	8005c6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	015a      	lsls	r2, r3, #5
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	4413      	add	r3, r2
 8005c60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c64:	461a      	mov	r2, r3
 8005c66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f003 fed5 	bl	8009a1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	4a0a      	ldr	r2, [pc, #40]	; (8005ca0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d90c      	bls.n	8005c94 <PCD_EP_OutSetupPacket_int+0x7c>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d108      	bne.n	8005c94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	2101      	movs	r1, #1
 8005c90:	f001 ff8a 	bl	8007ba8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3718      	adds	r7, #24
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	4f54300a 	.word	0x4f54300a

08005ca4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	460b      	mov	r3, r1
 8005cae:	70fb      	strb	r3, [r7, #3]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005cbc:	78fb      	ldrb	r3, [r7, #3]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d107      	bne.n	8005cd2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005cc2:	883b      	ldrh	r3, [r7, #0]
 8005cc4:	0419      	lsls	r1, r3, #16
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	629a      	str	r2, [r3, #40]	; 0x28
 8005cd0:	e028      	b.n	8005d24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	0c1b      	lsrs	r3, r3, #16
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	4413      	add	r3, r2
 8005cde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	73fb      	strb	r3, [r7, #15]
 8005ce4:	e00d      	b.n	8005d02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
 8005cec:	3340      	adds	r3, #64	; 0x40
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	0c1b      	lsrs	r3, r3, #16
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	73fb      	strb	r3, [r7, #15]
 8005d02:	7bfa      	ldrb	r2, [r7, #15]
 8005d04:	78fb      	ldrb	r3, [r7, #3]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d3ec      	bcc.n	8005ce6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005d0c:	883b      	ldrh	r3, [r7, #0]
 8005d0e:	0418      	lsls	r0, r3, #16
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6819      	ldr	r1, [r3, #0]
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	4302      	orrs	r2, r0
 8005d1c:	3340      	adds	r3, #64	; 0x40
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	440b      	add	r3, r1
 8005d22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	887a      	ldrh	r2, [r7, #2]
 8005d44:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e264      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d075      	beq.n	8005e76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d8a:	4ba3      	ldr	r3, [pc, #652]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f003 030c 	and.w	r3, r3, #12
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	d00c      	beq.n	8005db0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d96:	4ba0      	ldr	r3, [pc, #640]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d112      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005da2:	4b9d      	ldr	r3, [pc, #628]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005daa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dae:	d10b      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db0:	4b99      	ldr	r3, [pc, #612]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d05b      	beq.n	8005e74 <HAL_RCC_OscConfig+0x108>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d157      	bne.n	8005e74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e23f      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dd0:	d106      	bne.n	8005de0 <HAL_RCC_OscConfig+0x74>
 8005dd2:	4b91      	ldr	r3, [pc, #580]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a90      	ldr	r2, [pc, #576]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	e01d      	b.n	8005e1c <HAL_RCC_OscConfig+0xb0>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005de8:	d10c      	bne.n	8005e04 <HAL_RCC_OscConfig+0x98>
 8005dea:	4b8b      	ldr	r3, [pc, #556]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a8a      	ldr	r2, [pc, #552]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	4b88      	ldr	r3, [pc, #544]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a87      	ldr	r2, [pc, #540]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	e00b      	b.n	8005e1c <HAL_RCC_OscConfig+0xb0>
 8005e04:	4b84      	ldr	r3, [pc, #528]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a83      	ldr	r2, [pc, #524]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e0e:	6013      	str	r3, [r2, #0]
 8005e10:	4b81      	ldr	r3, [pc, #516]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a80      	ldr	r2, [pc, #512]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d013      	beq.n	8005e4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e24:	f7fd f888 	bl	8002f38 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e2c:	f7fd f884 	bl	8002f38 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b64      	cmp	r3, #100	; 0x64
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e204      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e3e:	4b76      	ldr	r3, [pc, #472]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0f0      	beq.n	8005e2c <HAL_RCC_OscConfig+0xc0>
 8005e4a:	e014      	b.n	8005e76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e4c:	f7fd f874 	bl	8002f38 <HAL_GetTick>
 8005e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e52:	e008      	b.n	8005e66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e54:	f7fd f870 	bl	8002f38 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	2b64      	cmp	r3, #100	; 0x64
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e1f0      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e66:	4b6c      	ldr	r3, [pc, #432]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1f0      	bne.n	8005e54 <HAL_RCC_OscConfig+0xe8>
 8005e72:	e000      	b.n	8005e76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d063      	beq.n	8005f4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e82:	4b65      	ldr	r3, [pc, #404]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 030c 	and.w	r3, r3, #12
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00b      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e8e:	4b62      	ldr	r3, [pc, #392]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d11c      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e9a:	4b5f      	ldr	r3, [pc, #380]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d116      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ea6:	4b5c      	ldr	r3, [pc, #368]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0302 	and.w	r3, r3, #2
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d005      	beq.n	8005ebe <HAL_RCC_OscConfig+0x152>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d001      	beq.n	8005ebe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e1c4      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ebe:	4b56      	ldr	r3, [pc, #344]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4952      	ldr	r1, [pc, #328]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed2:	e03a      	b.n	8005f4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d020      	beq.n	8005f1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005edc:	4b4f      	ldr	r3, [pc, #316]	; (800601c <HAL_RCC_OscConfig+0x2b0>)
 8005ede:	2201      	movs	r2, #1
 8005ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee2:	f7fd f829 	bl	8002f38 <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eea:	f7fd f825 	bl	8002f38 <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e1a5      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005efc:	4b46      	ldr	r3, [pc, #280]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0302 	and.w	r3, r3, #2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0f0      	beq.n	8005eea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f08:	4b43      	ldr	r3, [pc, #268]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	4940      	ldr	r1, [pc, #256]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	600b      	str	r3, [r1, #0]
 8005f1c:	e015      	b.n	8005f4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f1e:	4b3f      	ldr	r3, [pc, #252]	; (800601c <HAL_RCC_OscConfig+0x2b0>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f24:	f7fd f808 	bl	8002f38 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f2c:	f7fd f804 	bl	8002f38 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e184      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f3e:	4b36      	ldr	r3, [pc, #216]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1f0      	bne.n	8005f2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0308 	and.w	r3, r3, #8
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d030      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d016      	beq.n	8005f8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f5e:	4b30      	ldr	r3, [pc, #192]	; (8006020 <HAL_RCC_OscConfig+0x2b4>)
 8005f60:	2201      	movs	r2, #1
 8005f62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f64:	f7fc ffe8 	bl	8002f38 <HAL_GetTick>
 8005f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f6a:	e008      	b.n	8005f7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f6c:	f7fc ffe4 	bl	8002f38 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e164      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f7e:	4b26      	ldr	r3, [pc, #152]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005f80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0f0      	beq.n	8005f6c <HAL_RCC_OscConfig+0x200>
 8005f8a:	e015      	b.n	8005fb8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f8c:	4b24      	ldr	r3, [pc, #144]	; (8006020 <HAL_RCC_OscConfig+0x2b4>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f92:	f7fc ffd1 	bl	8002f38 <HAL_GetTick>
 8005f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f98:	e008      	b.n	8005fac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f9a:	f7fc ffcd 	bl	8002f38 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d901      	bls.n	8005fac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e14d      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fac:	4b1a      	ldr	r3, [pc, #104]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005fae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1f0      	bne.n	8005f9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0304 	and.w	r3, r3, #4
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 80a0 	beq.w	8006106 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fca:	4b13      	ldr	r3, [pc, #76]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10f      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	60bb      	str	r3, [r7, #8]
 8005fda:	4b0f      	ldr	r3, [pc, #60]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fde:	4a0e      	ldr	r2, [pc, #56]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8005fe6:	4b0c      	ldr	r3, [pc, #48]	; (8006018 <HAL_RCC_OscConfig+0x2ac>)
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fee:	60bb      	str	r3, [r7, #8]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff6:	4b0b      	ldr	r3, [pc, #44]	; (8006024 <HAL_RCC_OscConfig+0x2b8>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d121      	bne.n	8006046 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006002:	4b08      	ldr	r3, [pc, #32]	; (8006024 <HAL_RCC_OscConfig+0x2b8>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a07      	ldr	r2, [pc, #28]	; (8006024 <HAL_RCC_OscConfig+0x2b8>)
 8006008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800600c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800600e:	f7fc ff93 	bl	8002f38 <HAL_GetTick>
 8006012:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006014:	e011      	b.n	800603a <HAL_RCC_OscConfig+0x2ce>
 8006016:	bf00      	nop
 8006018:	40023800 	.word	0x40023800
 800601c:	42470000 	.word	0x42470000
 8006020:	42470e80 	.word	0x42470e80
 8006024:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006028:	f7fc ff86 	bl	8002f38 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	2b02      	cmp	r3, #2
 8006034:	d901      	bls.n	800603a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e106      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800603a:	4b85      	ldr	r3, [pc, #532]	; (8006250 <HAL_RCC_OscConfig+0x4e4>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0f0      	beq.n	8006028 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	2b01      	cmp	r3, #1
 800604c:	d106      	bne.n	800605c <HAL_RCC_OscConfig+0x2f0>
 800604e:	4b81      	ldr	r3, [pc, #516]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006052:	4a80      	ldr	r2, [pc, #512]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	6713      	str	r3, [r2, #112]	; 0x70
 800605a:	e01c      	b.n	8006096 <HAL_RCC_OscConfig+0x32a>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	2b05      	cmp	r3, #5
 8006062:	d10c      	bne.n	800607e <HAL_RCC_OscConfig+0x312>
 8006064:	4b7b      	ldr	r3, [pc, #492]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006068:	4a7a      	ldr	r2, [pc, #488]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 800606a:	f043 0304 	orr.w	r3, r3, #4
 800606e:	6713      	str	r3, [r2, #112]	; 0x70
 8006070:	4b78      	ldr	r3, [pc, #480]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006074:	4a77      	ldr	r2, [pc, #476]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	6713      	str	r3, [r2, #112]	; 0x70
 800607c:	e00b      	b.n	8006096 <HAL_RCC_OscConfig+0x32a>
 800607e:	4b75      	ldr	r3, [pc, #468]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006082:	4a74      	ldr	r2, [pc, #464]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006084:	f023 0301 	bic.w	r3, r3, #1
 8006088:	6713      	str	r3, [r2, #112]	; 0x70
 800608a:	4b72      	ldr	r3, [pc, #456]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608e:	4a71      	ldr	r2, [pc, #452]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006090:	f023 0304 	bic.w	r3, r3, #4
 8006094:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d015      	beq.n	80060ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609e:	f7fc ff4b 	bl	8002f38 <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060a4:	e00a      	b.n	80060bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060a6:	f7fc ff47 	bl	8002f38 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d901      	bls.n	80060bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e0c5      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060bc:	4b65      	ldr	r3, [pc, #404]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 80060be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d0ee      	beq.n	80060a6 <HAL_RCC_OscConfig+0x33a>
 80060c8:	e014      	b.n	80060f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060ca:	f7fc ff35 	bl	8002f38 <HAL_GetTick>
 80060ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060d0:	e00a      	b.n	80060e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d2:	f7fc ff31 	bl	8002f38 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d901      	bls.n	80060e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e0af      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060e8:	4b5a      	ldr	r3, [pc, #360]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 80060ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1ee      	bne.n	80060d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060f4:	7dfb      	ldrb	r3, [r7, #23]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d105      	bne.n	8006106 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060fa:	4b56      	ldr	r3, [pc, #344]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 80060fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fe:	4a55      	ldr	r2, [pc, #340]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006100:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006104:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 809b 	beq.w	8006246 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006110:	4b50      	ldr	r3, [pc, #320]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f003 030c 	and.w	r3, r3, #12
 8006118:	2b08      	cmp	r3, #8
 800611a:	d05c      	beq.n	80061d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	2b02      	cmp	r3, #2
 8006122:	d141      	bne.n	80061a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006124:	4b4c      	ldr	r3, [pc, #304]	; (8006258 <HAL_RCC_OscConfig+0x4ec>)
 8006126:	2200      	movs	r2, #0
 8006128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800612a:	f7fc ff05 	bl	8002f38 <HAL_GetTick>
 800612e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006132:	f7fc ff01 	bl	8002f38 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b02      	cmp	r3, #2
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e081      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006144:	4b43      	ldr	r3, [pc, #268]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1f0      	bne.n	8006132 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615e:	019b      	lsls	r3, r3, #6
 8006160:	431a      	orrs	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006166:	085b      	lsrs	r3, r3, #1
 8006168:	3b01      	subs	r3, #1
 800616a:	041b      	lsls	r3, r3, #16
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006172:	061b      	lsls	r3, r3, #24
 8006174:	4937      	ldr	r1, [pc, #220]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 8006176:	4313      	orrs	r3, r2
 8006178:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800617a:	4b37      	ldr	r3, [pc, #220]	; (8006258 <HAL_RCC_OscConfig+0x4ec>)
 800617c:	2201      	movs	r2, #1
 800617e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006180:	f7fc feda 	bl	8002f38 <HAL_GetTick>
 8006184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006188:	f7fc fed6 	bl	8002f38 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e056      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800619a:	4b2e      	ldr	r3, [pc, #184]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d0f0      	beq.n	8006188 <HAL_RCC_OscConfig+0x41c>
 80061a6:	e04e      	b.n	8006246 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061a8:	4b2b      	ldr	r3, [pc, #172]	; (8006258 <HAL_RCC_OscConfig+0x4ec>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ae:	f7fc fec3 	bl	8002f38 <HAL_GetTick>
 80061b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061b4:	e008      	b.n	80061c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061b6:	f7fc febf 	bl	8002f38 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d901      	bls.n	80061c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e03f      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c8:	4b22      	ldr	r3, [pc, #136]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1f0      	bne.n	80061b6 <HAL_RCC_OscConfig+0x44a>
 80061d4:	e037      	b.n	8006246 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d101      	bne.n	80061e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e032      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061e2:	4b1c      	ldr	r3, [pc, #112]	; (8006254 <HAL_RCC_OscConfig+0x4e8>)
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d028      	beq.n	8006242 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d121      	bne.n	8006242 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006208:	429a      	cmp	r2, r3
 800620a:	d11a      	bne.n	8006242 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006212:	4013      	ands	r3, r2
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006218:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800621a:	4293      	cmp	r3, r2
 800621c:	d111      	bne.n	8006242 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006228:	085b      	lsrs	r3, r3, #1
 800622a:	3b01      	subs	r3, #1
 800622c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800622e:	429a      	cmp	r2, r3
 8006230:	d107      	bne.n	8006242 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800623e:	429a      	cmp	r2, r3
 8006240:	d001      	beq.n	8006246 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3718      	adds	r7, #24
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	40007000 	.word	0x40007000
 8006254:	40023800 	.word	0x40023800
 8006258:	42470060 	.word	0x42470060

0800625c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d101      	bne.n	8006270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e0cc      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006270:	4b68      	ldr	r3, [pc, #416]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0307 	and.w	r3, r3, #7
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d90c      	bls.n	8006298 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800627e:	4b65      	ldr	r3, [pc, #404]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006286:	4b63      	ldr	r3, [pc, #396]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0307 	and.w	r3, r3, #7
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	429a      	cmp	r2, r3
 8006292:	d001      	beq.n	8006298 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e0b8      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d020      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0304 	and.w	r3, r3, #4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062b0:	4b59      	ldr	r3, [pc, #356]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	4a58      	ldr	r2, [pc, #352]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062c8:	4b53      	ldr	r3, [pc, #332]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	4a52      	ldr	r2, [pc, #328]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062d4:	4b50      	ldr	r3, [pc, #320]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	494d      	ldr	r1, [pc, #308]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d044      	beq.n	800637c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d107      	bne.n	800630a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062fa:	4b47      	ldr	r3, [pc, #284]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d119      	bne.n	800633a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e07f      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d003      	beq.n	800631a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006316:	2b03      	cmp	r3, #3
 8006318:	d107      	bne.n	800632a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800631a:	4b3f      	ldr	r3, [pc, #252]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d109      	bne.n	800633a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e06f      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800632a:	4b3b      	ldr	r3, [pc, #236]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e067      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800633a:	4b37      	ldr	r3, [pc, #220]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f023 0203 	bic.w	r2, r3, #3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	4934      	ldr	r1, [pc, #208]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	4313      	orrs	r3, r2
 800634a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800634c:	f7fc fdf4 	bl	8002f38 <HAL_GetTick>
 8006350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006352:	e00a      	b.n	800636a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006354:	f7fc fdf0 	bl	8002f38 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006362:	4293      	cmp	r3, r2
 8006364:	d901      	bls.n	800636a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e04f      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800636a:	4b2b      	ldr	r3, [pc, #172]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 020c 	and.w	r2, r3, #12
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	429a      	cmp	r2, r3
 800637a:	d1eb      	bne.n	8006354 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800637c:	4b25      	ldr	r3, [pc, #148]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0307 	and.w	r3, r3, #7
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d20c      	bcs.n	80063a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800638a:	4b22      	ldr	r3, [pc, #136]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	b2d2      	uxtb	r2, r2
 8006390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006392:	4b20      	ldr	r3, [pc, #128]	; (8006414 <HAL_RCC_ClockConfig+0x1b8>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	429a      	cmp	r2, r3
 800639e:	d001      	beq.n	80063a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e032      	b.n	800640a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d008      	beq.n	80063c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063b0:	4b19      	ldr	r3, [pc, #100]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4916      	ldr	r1, [pc, #88]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d009      	beq.n	80063e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063ce:	4b12      	ldr	r3, [pc, #72]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	490e      	ldr	r1, [pc, #56]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063e2:	f000 f821 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80063e6:	4602      	mov	r2, r0
 80063e8:	4b0b      	ldr	r3, [pc, #44]	; (8006418 <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	091b      	lsrs	r3, r3, #4
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	490a      	ldr	r1, [pc, #40]	; (800641c <HAL_RCC_ClockConfig+0x1c0>)
 80063f4:	5ccb      	ldrb	r3, [r1, r3]
 80063f6:	fa22 f303 	lsr.w	r3, r2, r3
 80063fa:	4a09      	ldr	r2, [pc, #36]	; (8006420 <HAL_RCC_ClockConfig+0x1c4>)
 80063fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063fe:	4b09      	ldr	r3, [pc, #36]	; (8006424 <HAL_RCC_ClockConfig+0x1c8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4618      	mov	r0, r3
 8006404:	f7fc fd54 	bl	8002eb0 <HAL_InitTick>

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	40023c00 	.word	0x40023c00
 8006418:	40023800 	.word	0x40023800
 800641c:	0800afb0 	.word	0x0800afb0
 8006420:	20000008 	.word	0x20000008
 8006424:	2000000c 	.word	0x2000000c

08006428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006428:	b5b0      	push	{r4, r5, r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800642e:	2100      	movs	r1, #0
 8006430:	6079      	str	r1, [r7, #4]
 8006432:	2100      	movs	r1, #0
 8006434:	60f9      	str	r1, [r7, #12]
 8006436:	2100      	movs	r1, #0
 8006438:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800643a:	2100      	movs	r1, #0
 800643c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800643e:	4952      	ldr	r1, [pc, #328]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 8006440:	6889      	ldr	r1, [r1, #8]
 8006442:	f001 010c 	and.w	r1, r1, #12
 8006446:	2908      	cmp	r1, #8
 8006448:	d00d      	beq.n	8006466 <HAL_RCC_GetSysClockFreq+0x3e>
 800644a:	2908      	cmp	r1, #8
 800644c:	f200 8094 	bhi.w	8006578 <HAL_RCC_GetSysClockFreq+0x150>
 8006450:	2900      	cmp	r1, #0
 8006452:	d002      	beq.n	800645a <HAL_RCC_GetSysClockFreq+0x32>
 8006454:	2904      	cmp	r1, #4
 8006456:	d003      	beq.n	8006460 <HAL_RCC_GetSysClockFreq+0x38>
 8006458:	e08e      	b.n	8006578 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800645a:	4b4c      	ldr	r3, [pc, #304]	; (800658c <HAL_RCC_GetSysClockFreq+0x164>)
 800645c:	60bb      	str	r3, [r7, #8]
       break;
 800645e:	e08e      	b.n	800657e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006460:	4b4b      	ldr	r3, [pc, #300]	; (8006590 <HAL_RCC_GetSysClockFreq+0x168>)
 8006462:	60bb      	str	r3, [r7, #8]
      break;
 8006464:	e08b      	b.n	800657e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006466:	4948      	ldr	r1, [pc, #288]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 8006468:	6849      	ldr	r1, [r1, #4]
 800646a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800646e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006470:	4945      	ldr	r1, [pc, #276]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 8006472:	6849      	ldr	r1, [r1, #4]
 8006474:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006478:	2900      	cmp	r1, #0
 800647a:	d024      	beq.n	80064c6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800647c:	4942      	ldr	r1, [pc, #264]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 800647e:	6849      	ldr	r1, [r1, #4]
 8006480:	0989      	lsrs	r1, r1, #6
 8006482:	4608      	mov	r0, r1
 8006484:	f04f 0100 	mov.w	r1, #0
 8006488:	f240 14ff 	movw	r4, #511	; 0x1ff
 800648c:	f04f 0500 	mov.w	r5, #0
 8006490:	ea00 0204 	and.w	r2, r0, r4
 8006494:	ea01 0305 	and.w	r3, r1, r5
 8006498:	493d      	ldr	r1, [pc, #244]	; (8006590 <HAL_RCC_GetSysClockFreq+0x168>)
 800649a:	fb01 f003 	mul.w	r0, r1, r3
 800649e:	2100      	movs	r1, #0
 80064a0:	fb01 f102 	mul.w	r1, r1, r2
 80064a4:	1844      	adds	r4, r0, r1
 80064a6:	493a      	ldr	r1, [pc, #232]	; (8006590 <HAL_RCC_GetSysClockFreq+0x168>)
 80064a8:	fba2 0101 	umull	r0, r1, r2, r1
 80064ac:	1863      	adds	r3, r4, r1
 80064ae:	4619      	mov	r1, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	461a      	mov	r2, r3
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	f7fa fb6a 	bl	8000b90 <__aeabi_uldivmod>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4613      	mov	r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e04a      	b.n	800655c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064c6:	4b30      	ldr	r3, [pc, #192]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	099b      	lsrs	r3, r3, #6
 80064cc:	461a      	mov	r2, r3
 80064ce:	f04f 0300 	mov.w	r3, #0
 80064d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80064d6:	f04f 0100 	mov.w	r1, #0
 80064da:	ea02 0400 	and.w	r4, r2, r0
 80064de:	ea03 0501 	and.w	r5, r3, r1
 80064e2:	4620      	mov	r0, r4
 80064e4:	4629      	mov	r1, r5
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	014b      	lsls	r3, r1, #5
 80064f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80064f4:	0142      	lsls	r2, r0, #5
 80064f6:	4610      	mov	r0, r2
 80064f8:	4619      	mov	r1, r3
 80064fa:	1b00      	subs	r0, r0, r4
 80064fc:	eb61 0105 	sbc.w	r1, r1, r5
 8006500:	f04f 0200 	mov.w	r2, #0
 8006504:	f04f 0300 	mov.w	r3, #0
 8006508:	018b      	lsls	r3, r1, #6
 800650a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800650e:	0182      	lsls	r2, r0, #6
 8006510:	1a12      	subs	r2, r2, r0
 8006512:	eb63 0301 	sbc.w	r3, r3, r1
 8006516:	f04f 0000 	mov.w	r0, #0
 800651a:	f04f 0100 	mov.w	r1, #0
 800651e:	00d9      	lsls	r1, r3, #3
 8006520:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006524:	00d0      	lsls	r0, r2, #3
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	1912      	adds	r2, r2, r4
 800652c:	eb45 0303 	adc.w	r3, r5, r3
 8006530:	f04f 0000 	mov.w	r0, #0
 8006534:	f04f 0100 	mov.w	r1, #0
 8006538:	0299      	lsls	r1, r3, #10
 800653a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800653e:	0290      	lsls	r0, r2, #10
 8006540:	4602      	mov	r2, r0
 8006542:	460b      	mov	r3, r1
 8006544:	4610      	mov	r0, r2
 8006546:	4619      	mov	r1, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	461a      	mov	r2, r3
 800654c:	f04f 0300 	mov.w	r3, #0
 8006550:	f7fa fb1e 	bl	8000b90 <__aeabi_uldivmod>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	4613      	mov	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800655c:	4b0a      	ldr	r3, [pc, #40]	; (8006588 <HAL_RCC_GetSysClockFreq+0x160>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	0c1b      	lsrs	r3, r3, #16
 8006562:	f003 0303 	and.w	r3, r3, #3
 8006566:	3301      	adds	r3, #1
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	fbb2 f3f3 	udiv	r3, r2, r3
 8006574:	60bb      	str	r3, [r7, #8]
      break;
 8006576:	e002      	b.n	800657e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006578:	4b04      	ldr	r3, [pc, #16]	; (800658c <HAL_RCC_GetSysClockFreq+0x164>)
 800657a:	60bb      	str	r3, [r7, #8]
      break;
 800657c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800657e:	68bb      	ldr	r3, [r7, #8]
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bdb0      	pop	{r4, r5, r7, pc}
 8006588:	40023800 	.word	0x40023800
 800658c:	00f42400 	.word	0x00f42400
 8006590:	017d7840 	.word	0x017d7840

08006594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006594:	b480      	push	{r7}
 8006596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006598:	4b03      	ldr	r3, [pc, #12]	; (80065a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800659a:	681b      	ldr	r3, [r3, #0]
}
 800659c:	4618      	mov	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	20000008 	.word	0x20000008

080065ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065b0:	f7ff fff0 	bl	8006594 <HAL_RCC_GetHCLKFreq>
 80065b4:	4602      	mov	r2, r0
 80065b6:	4b05      	ldr	r3, [pc, #20]	; (80065cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	0a9b      	lsrs	r3, r3, #10
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	4903      	ldr	r1, [pc, #12]	; (80065d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065c2:	5ccb      	ldrb	r3, [r1, r3]
 80065c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	40023800 	.word	0x40023800
 80065d0:	0800afc0 	.word	0x0800afc0

080065d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80065d4:	b084      	sub	sp, #16
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b084      	sub	sp, #16
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	f107 001c 	add.w	r0, r7, #28
 80065e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d122      	bne.n	8006632 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006600:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006616:	2b01      	cmp	r3, #1
 8006618:	d105      	bne.n	8006626 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f001 fb1c 	bl	8007c64 <USB_CoreReset>
 800662c:	4603      	mov	r3, r0
 800662e:	73fb      	strb	r3, [r7, #15]
 8006630:	e01a      	b.n	8006668 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f001 fb10 	bl	8007c64 <USB_CoreReset>
 8006644:	4603      	mov	r3, r0
 8006646:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800664a:	2b00      	cmp	r3, #0
 800664c:	d106      	bne.n	800665c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006652:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	639a      	str	r2, [r3, #56]	; 0x38
 800665a:	e005      	b.n	8006668 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800666a:	2b01      	cmp	r3, #1
 800666c:	d10b      	bne.n	8006686 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f043 0206 	orr.w	r2, r3, #6
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f043 0220 	orr.w	r2, r3, #32
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006686:	7bfb      	ldrb	r3, [r7, #15]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006692:	b004      	add	sp, #16
 8006694:	4770      	bx	lr
	...

08006698 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	4613      	mov	r3, r2
 80066a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80066a6:	79fb      	ldrb	r3, [r7, #7]
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d165      	bne.n	8006778 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	4a41      	ldr	r2, [pc, #260]	; (80067b4 <USB_SetTurnaroundTime+0x11c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d906      	bls.n	80066c2 <USB_SetTurnaroundTime+0x2a>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4a40      	ldr	r2, [pc, #256]	; (80067b8 <USB_SetTurnaroundTime+0x120>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d202      	bcs.n	80066c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80066bc:	230f      	movs	r3, #15
 80066be:	617b      	str	r3, [r7, #20]
 80066c0:	e062      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	4a3c      	ldr	r2, [pc, #240]	; (80067b8 <USB_SetTurnaroundTime+0x120>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d306      	bcc.n	80066d8 <USB_SetTurnaroundTime+0x40>
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	4a3b      	ldr	r2, [pc, #236]	; (80067bc <USB_SetTurnaroundTime+0x124>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d202      	bcs.n	80066d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80066d2:	230e      	movs	r3, #14
 80066d4:	617b      	str	r3, [r7, #20]
 80066d6:	e057      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	4a38      	ldr	r2, [pc, #224]	; (80067bc <USB_SetTurnaroundTime+0x124>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d306      	bcc.n	80066ee <USB_SetTurnaroundTime+0x56>
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	4a37      	ldr	r2, [pc, #220]	; (80067c0 <USB_SetTurnaroundTime+0x128>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d202      	bcs.n	80066ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80066e8:	230d      	movs	r3, #13
 80066ea:	617b      	str	r3, [r7, #20]
 80066ec:	e04c      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	4a33      	ldr	r2, [pc, #204]	; (80067c0 <USB_SetTurnaroundTime+0x128>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d306      	bcc.n	8006704 <USB_SetTurnaroundTime+0x6c>
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	4a32      	ldr	r2, [pc, #200]	; (80067c4 <USB_SetTurnaroundTime+0x12c>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d802      	bhi.n	8006704 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80066fe:	230c      	movs	r3, #12
 8006700:	617b      	str	r3, [r7, #20]
 8006702:	e041      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4a2f      	ldr	r2, [pc, #188]	; (80067c4 <USB_SetTurnaroundTime+0x12c>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d906      	bls.n	800671a <USB_SetTurnaroundTime+0x82>
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	4a2e      	ldr	r2, [pc, #184]	; (80067c8 <USB_SetTurnaroundTime+0x130>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d802      	bhi.n	800671a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006714:	230b      	movs	r3, #11
 8006716:	617b      	str	r3, [r7, #20]
 8006718:	e036      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	4a2a      	ldr	r2, [pc, #168]	; (80067c8 <USB_SetTurnaroundTime+0x130>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d906      	bls.n	8006730 <USB_SetTurnaroundTime+0x98>
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	4a29      	ldr	r2, [pc, #164]	; (80067cc <USB_SetTurnaroundTime+0x134>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d802      	bhi.n	8006730 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800672a:	230a      	movs	r3, #10
 800672c:	617b      	str	r3, [r7, #20]
 800672e:	e02b      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	4a26      	ldr	r2, [pc, #152]	; (80067cc <USB_SetTurnaroundTime+0x134>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d906      	bls.n	8006746 <USB_SetTurnaroundTime+0xae>
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	4a25      	ldr	r2, [pc, #148]	; (80067d0 <USB_SetTurnaroundTime+0x138>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d202      	bcs.n	8006746 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006740:	2309      	movs	r3, #9
 8006742:	617b      	str	r3, [r7, #20]
 8006744:	e020      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	4a21      	ldr	r2, [pc, #132]	; (80067d0 <USB_SetTurnaroundTime+0x138>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d306      	bcc.n	800675c <USB_SetTurnaroundTime+0xc4>
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	4a20      	ldr	r2, [pc, #128]	; (80067d4 <USB_SetTurnaroundTime+0x13c>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d802      	bhi.n	800675c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006756:	2308      	movs	r3, #8
 8006758:	617b      	str	r3, [r7, #20]
 800675a:	e015      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	4a1d      	ldr	r2, [pc, #116]	; (80067d4 <USB_SetTurnaroundTime+0x13c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d906      	bls.n	8006772 <USB_SetTurnaroundTime+0xda>
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	4a1c      	ldr	r2, [pc, #112]	; (80067d8 <USB_SetTurnaroundTime+0x140>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d202      	bcs.n	8006772 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800676c:	2307      	movs	r3, #7
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	e00a      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006772:	2306      	movs	r3, #6
 8006774:	617b      	str	r3, [r7, #20]
 8006776:	e007      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006778:	79fb      	ldrb	r3, [r7, #7]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d102      	bne.n	8006784 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800677e:	2309      	movs	r3, #9
 8006780:	617b      	str	r3, [r7, #20]
 8006782:	e001      	b.n	8006788 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006784:	2309      	movs	r3, #9
 8006786:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	68da      	ldr	r2, [r3, #12]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	029b      	lsls	r3, r3, #10
 800679c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80067a0:	431a      	orrs	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	371c      	adds	r7, #28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	00d8acbf 	.word	0x00d8acbf
 80067b8:	00e4e1c0 	.word	0x00e4e1c0
 80067bc:	00f42400 	.word	0x00f42400
 80067c0:	01067380 	.word	0x01067380
 80067c4:	011a499f 	.word	0x011a499f
 80067c8:	01312cff 	.word	0x01312cff
 80067cc:	014ca43f 	.word	0x014ca43f
 80067d0:	016e3600 	.word	0x016e3600
 80067d4:	01a6ab1f 	.word	0x01a6ab1f
 80067d8:	01e84800 	.word	0x01e84800

080067dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f043 0201 	orr.w	r2, r3, #1
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	370c      	adds	r7, #12
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr

080067fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f023 0201 	bic.w	r2, r3, #1
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800682c:	2300      	movs	r3, #0
 800682e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800683c:	78fb      	ldrb	r3, [r7, #3]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d115      	bne.n	800686e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800684e:	2001      	movs	r0, #1
 8006850:	f7fc fb7e 	bl	8002f50 <HAL_Delay>
      ms++;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	3301      	adds	r3, #1
 8006858:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f001 f972 	bl	8007b44 <USB_GetMode>
 8006860:	4603      	mov	r3, r0
 8006862:	2b01      	cmp	r3, #1
 8006864:	d01e      	beq.n	80068a4 <USB_SetCurrentMode+0x84>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2b31      	cmp	r3, #49	; 0x31
 800686a:	d9f0      	bls.n	800684e <USB_SetCurrentMode+0x2e>
 800686c:	e01a      	b.n	80068a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800686e:	78fb      	ldrb	r3, [r7, #3]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d115      	bne.n	80068a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006880:	2001      	movs	r0, #1
 8006882:	f7fc fb65 	bl	8002f50 <HAL_Delay>
      ms++;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3301      	adds	r3, #1
 800688a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f001 f959 	bl	8007b44 <USB_GetMode>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d005      	beq.n	80068a4 <USB_SetCurrentMode+0x84>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2b31      	cmp	r3, #49	; 0x31
 800689c:	d9f0      	bls.n	8006880 <USB_SetCurrentMode+0x60>
 800689e:	e001      	b.n	80068a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e005      	b.n	80068b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b32      	cmp	r3, #50	; 0x32
 80068a8:	d101      	bne.n	80068ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e000      	b.n	80068b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068b8:	b084      	sub	sp, #16
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b086      	sub	sp, #24
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
 80068c2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80068c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80068ca:	2300      	movs	r3, #0
 80068cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80068d2:	2300      	movs	r3, #0
 80068d4:	613b      	str	r3, [r7, #16]
 80068d6:	e009      	b.n	80068ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	3340      	adds	r3, #64	; 0x40
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	2200      	movs	r2, #0
 80068e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	3301      	adds	r3, #1
 80068ea:	613b      	str	r3, [r7, #16]
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	2b0e      	cmp	r3, #14
 80068f0:	d9f2      	bls.n	80068d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d11c      	bne.n	8006932 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006906:	f043 0302 	orr.w	r3, r3, #2
 800690a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006910:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006928:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	639a      	str	r2, [r3, #56]	; 0x38
 8006930:	e00b      	b.n	800694a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006936:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006942:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006950:	461a      	mov	r2, r3
 8006952:	2300      	movs	r3, #0
 8006954:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800695c:	4619      	mov	r1, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006964:	461a      	mov	r2, r3
 8006966:	680b      	ldr	r3, [r1, #0]
 8006968:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800696a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800696c:	2b01      	cmp	r3, #1
 800696e:	d10c      	bne.n	800698a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006972:	2b00      	cmp	r3, #0
 8006974:	d104      	bne.n	8006980 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006976:	2100      	movs	r1, #0
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 f945 	bl	8006c08 <USB_SetDevSpeed>
 800697e:	e008      	b.n	8006992 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006980:	2101      	movs	r1, #1
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f940 	bl	8006c08 <USB_SetDevSpeed>
 8006988:	e003      	b.n	8006992 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800698a:	2103      	movs	r1, #3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 f93b 	bl	8006c08 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006992:	2110      	movs	r1, #16
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 f8f3 	bl	8006b80 <USB_FlushTxFifo>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f90f 	bl	8006bc8 <USB_FlushRxFifo>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d001      	beq.n	80069b4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069ba:	461a      	mov	r2, r3
 80069bc:	2300      	movs	r3, #0
 80069be:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069c6:	461a      	mov	r2, r3
 80069c8:	2300      	movs	r3, #0
 80069ca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069d2:	461a      	mov	r2, r3
 80069d4:	2300      	movs	r3, #0
 80069d6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069d8:	2300      	movs	r3, #0
 80069da:	613b      	str	r3, [r7, #16]
 80069dc:	e043      	b.n	8006a66 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	015a      	lsls	r2, r3, #5
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069f4:	d118      	bne.n	8006a28 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a08:	461a      	mov	r2, r3
 8006a0a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a0e:	6013      	str	r3, [r2, #0]
 8006a10:	e013      	b.n	8006a3a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a1e:	461a      	mov	r2, r3
 8006a20:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	e008      	b.n	8006a3a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a34:	461a      	mov	r2, r3
 8006a36:	2300      	movs	r3, #0
 8006a38:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a46:	461a      	mov	r2, r3
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006a5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	3301      	adds	r3, #1
 8006a64:	613b      	str	r3, [r7, #16]
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d3b7      	bcc.n	80069de <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a6e:	2300      	movs	r3, #0
 8006a70:	613b      	str	r3, [r7, #16]
 8006a72:	e043      	b.n	8006afc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a8a:	d118      	bne.n	8006abe <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10a      	bne.n	8006aa8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	015a      	lsls	r2, r3, #5
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	4413      	add	r3, r2
 8006a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	e013      	b.n	8006ad0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	015a      	lsls	r2, r3, #5
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4413      	add	r3, r2
 8006ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	e008      	b.n	8006ad0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aca:	461a      	mov	r2, r3
 8006acc:	2300      	movs	r3, #0
 8006ace:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006adc:	461a      	mov	r2, r3
 8006ade:	2300      	movs	r3, #0
 8006ae0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aee:	461a      	mov	r2, r3
 8006af0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006af4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	3301      	adds	r3, #1
 8006afa:	613b      	str	r3, [r7, #16]
 8006afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d3b7      	bcc.n	8006a74 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b16:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006b24:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d105      	bne.n	8006b38 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	f043 0210 	orr.w	r2, r3, #16
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	699a      	ldr	r2, [r3, #24]
 8006b3c:	4b0f      	ldr	r3, [pc, #60]	; (8006b7c <USB_DevInit+0x2c4>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d005      	beq.n	8006b56 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	f043 0208 	orr.w	r2, r3, #8
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d107      	bne.n	8006b6c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006b64:	f043 0304 	orr.w	r3, r3, #4
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b78:	b004      	add	sp, #16
 8006b7a:	4770      	bx	lr
 8006b7c:	803c3800 	.word	0x803c3800

08006b80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	019b      	lsls	r3, r3, #6
 8006b92:	f043 0220 	orr.w	r2, r3, #32
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	60fb      	str	r3, [r7, #12]
 8006ba0:	4a08      	ldr	r2, [pc, #32]	; (8006bc4 <USB_FlushTxFifo+0x44>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d901      	bls.n	8006baa <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e006      	b.n	8006bb8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	d0f1      	beq.n	8006b9a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006bb6:	2300      	movs	r3, #0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3714      	adds	r7, #20
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr
 8006bc4:	00030d40 	.word	0x00030d40

08006bc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2210      	movs	r2, #16
 8006bd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	4a08      	ldr	r2, [pc, #32]	; (8006c04 <USB_FlushRxFifo+0x3c>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d901      	bls.n	8006bea <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e006      	b.n	8006bf8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f003 0310 	and.w	r3, r3, #16
 8006bf2:	2b10      	cmp	r3, #16
 8006bf4:	d0f1      	beq.n	8006bda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	00030d40 	.word	0x00030d40

08006c08 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	78fb      	ldrb	r3, [r7, #3]
 8006c22:	68f9      	ldr	r1, [r7, #12]
 8006c24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3714      	adds	r7, #20
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b087      	sub	sp, #28
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 0306 	and.w	r3, r3, #6
 8006c52:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d102      	bne.n	8006c60 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	75fb      	strb	r3, [r7, #23]
 8006c5e:	e00a      	b.n	8006c76 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d002      	beq.n	8006c6c <USB_GetDevSpeed+0x32>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2b06      	cmp	r3, #6
 8006c6a:	d102      	bne.n	8006c72 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	75fb      	strb	r3, [r7, #23]
 8006c70:	e001      	b.n	8006c76 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c72:	230f      	movs	r3, #15
 8006c74:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	371c      	adds	r7, #28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	785b      	ldrb	r3, [r3, #1]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d13a      	bne.n	8006d16 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ca6:	69da      	ldr	r2, [r3, #28]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	f003 030f 	and.w	r3, r3, #15
 8006cb0:	2101      	movs	r1, #1
 8006cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	68f9      	ldr	r1, [r7, #12]
 8006cba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	015a      	lsls	r2, r3, #5
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	4413      	add	r3, r2
 8006cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d155      	bne.n	8006d84 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4413      	add	r3, r2
 8006ce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	78db      	ldrb	r3, [r3, #3]
 8006cf2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cf4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	059b      	lsls	r3, r3, #22
 8006cfa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	0151      	lsls	r1, r2, #5
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	440a      	add	r2, r1
 8006d06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	e036      	b.n	8006d84 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d1c:	69da      	ldr	r2, [r3, #28]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	2101      	movs	r1, #1
 8006d28:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2c:	041b      	lsls	r3, r3, #16
 8006d2e:	68f9      	ldr	r1, [r7, #12]
 8006d30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d34:	4313      	orrs	r3, r2
 8006d36:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	015a      	lsls	r2, r3, #5
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d11a      	bne.n	8006d84 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	015a      	lsls	r2, r3, #5
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	4413      	add	r3, r2
 8006d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	78db      	ldrb	r3, [r3, #3]
 8006d68:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d6a:	430b      	orrs	r3, r1
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	0151      	lsls	r1, r2, #5
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	440a      	add	r2, r1
 8006d76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d82:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
	...

08006d94 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	785b      	ldrb	r3, [r3, #1]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d161      	bne.n	8006e74 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	015a      	lsls	r2, r3, #5
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	4413      	add	r3, r2
 8006db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006dc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006dc6:	d11f      	bne.n	8006e08 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	0151      	lsls	r1, r2, #5
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	440a      	add	r2, r1
 8006dde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006de2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006de6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	0151      	lsls	r1, r2, #5
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	440a      	add	r2, r1
 8006dfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	f003 030f 	and.w	r3, r3, #15
 8006e18:	2101      	movs	r1, #1
 8006e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	43db      	mvns	r3, r3
 8006e22:	68f9      	ldr	r1, [r7, #12]
 8006e24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e28:	4013      	ands	r3, r2
 8006e2a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e32:	69da      	ldr	r2, [r3, #28]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	f003 030f 	and.w	r3, r3, #15
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	43db      	mvns	r3, r3
 8006e46:	68f9      	ldr	r1, [r7, #12]
 8006e48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	0159      	lsls	r1, r3, #5
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	440b      	add	r3, r1
 8006e66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	4b35      	ldr	r3, [pc, #212]	; (8006f44 <USB_DeactivateEndpoint+0x1b0>)
 8006e6e:	4013      	ands	r3, r2
 8006e70:	600b      	str	r3, [r1, #0]
 8006e72:	e060      	b.n	8006f36 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	015a      	lsls	r2, r3, #5
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e8a:	d11f      	bne.n	8006ecc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	0151      	lsls	r1, r2, #5
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	440a      	add	r2, r1
 8006ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ea6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006eaa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	0151      	lsls	r1, r2, #5
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	440a      	add	r2, r1
 8006ec2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ec6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006eca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ed2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	f003 030f 	and.w	r3, r3, #15
 8006edc:	2101      	movs	r1, #1
 8006ede:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee2:	041b      	lsls	r3, r3, #16
 8006ee4:	43db      	mvns	r3, r3
 8006ee6:	68f9      	ldr	r1, [r7, #12]
 8006ee8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006eec:	4013      	ands	r3, r2
 8006eee:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ef6:	69da      	ldr	r2, [r3, #28]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	f003 030f 	and.w	r3, r3, #15
 8006f00:	2101      	movs	r1, #1
 8006f02:	fa01 f303 	lsl.w	r3, r1, r3
 8006f06:	041b      	lsls	r3, r3, #16
 8006f08:	43db      	mvns	r3, r3
 8006f0a:	68f9      	ldr	r1, [r7, #12]
 8006f0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f10:	4013      	ands	r3, r2
 8006f12:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	015a      	lsls	r2, r3, #5
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	0159      	lsls	r1, r3, #5
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	440b      	add	r3, r1
 8006f2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f2e:	4619      	mov	r1, r3
 8006f30:	4b05      	ldr	r3, [pc, #20]	; (8006f48 <USB_DeactivateEndpoint+0x1b4>)
 8006f32:	4013      	ands	r3, r2
 8006f34:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3714      	adds	r7, #20
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr
 8006f44:	ec337800 	.word	0xec337800
 8006f48:	eff37800 	.word	0xeff37800

08006f4c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b08a      	sub	sp, #40	; 0x28
 8006f50:	af02      	add	r7, sp, #8
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	4613      	mov	r3, r2
 8006f58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	785b      	ldrb	r3, [r3, #1]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	f040 815c 	bne.w	8007226 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d132      	bne.n	8006fdc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	015a      	lsls	r2, r3, #5
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	0151      	lsls	r1, r2, #5
 8006f88:	69fa      	ldr	r2, [r7, #28]
 8006f8a:	440a      	add	r2, r1
 8006f8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	69ba      	ldr	r2, [r7, #24]
 8006faa:	0151      	lsls	r1, r2, #5
 8006fac:	69fa      	ldr	r2, [r7, #28]
 8006fae:	440a      	add	r2, r1
 8006fb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006fb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	015a      	lsls	r2, r3, #5
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	69ba      	ldr	r2, [r7, #24]
 8006fca:	0151      	lsls	r1, r2, #5
 8006fcc:	69fa      	ldr	r2, [r7, #28]
 8006fce:	440a      	add	r2, r1
 8006fd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fd4:	0cdb      	lsrs	r3, r3, #19
 8006fd6:	04db      	lsls	r3, r3, #19
 8006fd8:	6113      	str	r3, [r2, #16]
 8006fda:	e074      	b.n	80070c6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	015a      	lsls	r2, r3, #5
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	4413      	add	r3, r2
 8006fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	69ba      	ldr	r2, [r7, #24]
 8006fec:	0151      	lsls	r1, r2, #5
 8006fee:	69fa      	ldr	r2, [r7, #28]
 8006ff0:	440a      	add	r2, r1
 8006ff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ff6:	0cdb      	lsrs	r3, r3, #19
 8006ff8:	04db      	lsls	r3, r3, #19
 8006ffa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	015a      	lsls	r2, r3, #5
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	4413      	add	r3, r2
 8007004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	69ba      	ldr	r2, [r7, #24]
 800700c:	0151      	lsls	r1, r2, #5
 800700e:	69fa      	ldr	r2, [r7, #28]
 8007010:	440a      	add	r2, r1
 8007012:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007016:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800701a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800701e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800702c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	6959      	ldr	r1, [r3, #20]
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	440b      	add	r3, r1
 8007038:	1e59      	subs	r1, r3, #1
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007042:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007044:	4b9d      	ldr	r3, [pc, #628]	; (80072bc <USB_EPStartXfer+0x370>)
 8007046:	400b      	ands	r3, r1
 8007048:	69b9      	ldr	r1, [r7, #24]
 800704a:	0148      	lsls	r0, r1, #5
 800704c:	69f9      	ldr	r1, [r7, #28]
 800704e:	4401      	add	r1, r0
 8007050:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007054:	4313      	orrs	r3, r2
 8007056:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007064:	691a      	ldr	r2, [r3, #16]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800706e:	69b9      	ldr	r1, [r7, #24]
 8007070:	0148      	lsls	r0, r1, #5
 8007072:	69f9      	ldr	r1, [r7, #28]
 8007074:	4401      	add	r1, r0
 8007076:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800707a:	4313      	orrs	r3, r2
 800707c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	78db      	ldrb	r3, [r3, #3]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d11f      	bne.n	80070c6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	0151      	lsls	r1, r2, #5
 8007098:	69fa      	ldr	r2, [r7, #28]
 800709a:	440a      	add	r2, r1
 800709c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070a0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80070a4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	0151      	lsls	r1, r2, #5
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	440a      	add	r2, r1
 80070bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070c4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80070c6:	79fb      	ldrb	r3, [r7, #7]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d14b      	bne.n	8007164 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d009      	beq.n	80070e8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e0:	461a      	mov	r2, r3
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	78db      	ldrb	r3, [r3, #3]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d128      	bne.n	8007142 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d110      	bne.n	8007122 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	015a      	lsls	r2, r3, #5
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	4413      	add	r3, r2
 8007108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	69ba      	ldr	r2, [r7, #24]
 8007110:	0151      	lsls	r1, r2, #5
 8007112:	69fa      	ldr	r2, [r7, #28]
 8007114:	440a      	add	r2, r1
 8007116:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800711a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	e00f      	b.n	8007142 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	015a      	lsls	r2, r3, #5
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	4413      	add	r3, r2
 800712a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	0151      	lsls	r1, r2, #5
 8007134:	69fa      	ldr	r2, [r7, #28]
 8007136:	440a      	add	r2, r1
 8007138:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800713c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007140:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	015a      	lsls	r2, r3, #5
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	4413      	add	r3, r2
 800714a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	69ba      	ldr	r2, [r7, #24]
 8007152:	0151      	lsls	r1, r2, #5
 8007154:	69fa      	ldr	r2, [r7, #28]
 8007156:	440a      	add	r2, r1
 8007158:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800715c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	e12f      	b.n	80073c4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	015a      	lsls	r2, r3, #5
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	4413      	add	r3, r2
 800716c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	0151      	lsls	r1, r2, #5
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	440a      	add	r2, r1
 800717a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800717e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007182:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	78db      	ldrb	r3, [r3, #3]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d015      	beq.n	80071b8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 8117 	beq.w	80073c4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	f003 030f 	and.w	r3, r3, #15
 80071a6:	2101      	movs	r1, #1
 80071a8:	fa01 f303 	lsl.w	r3, r1, r3
 80071ac:	69f9      	ldr	r1, [r7, #28]
 80071ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071b2:	4313      	orrs	r3, r2
 80071b4:	634b      	str	r3, [r1, #52]	; 0x34
 80071b6:	e105      	b.n	80073c4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071b8:	69fb      	ldr	r3, [r7, #28]
 80071ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d110      	bne.n	80071ea <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	015a      	lsls	r2, r3, #5
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	0151      	lsls	r1, r2, #5
 80071da:	69fa      	ldr	r2, [r7, #28]
 80071dc:	440a      	add	r2, r1
 80071de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	e00f      	b.n	800720a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	015a      	lsls	r2, r3, #5
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	4413      	add	r3, r2
 80071f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	0151      	lsls	r1, r2, #5
 80071fc:	69fa      	ldr	r2, [r7, #28]
 80071fe:	440a      	add	r2, r1
 8007200:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007208:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	68d9      	ldr	r1, [r3, #12]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	781a      	ldrb	r2, [r3, #0]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	695b      	ldr	r3, [r3, #20]
 8007216:	b298      	uxth	r0, r3
 8007218:	79fb      	ldrb	r3, [r7, #7]
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	4603      	mov	r3, r0
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f000 fa2b 	bl	800767a <USB_WritePacket>
 8007224:	e0ce      	b.n	80073c4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	4413      	add	r3, r2
 800722e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	69ba      	ldr	r2, [r7, #24]
 8007236:	0151      	lsls	r1, r2, #5
 8007238:	69fa      	ldr	r2, [r7, #28]
 800723a:	440a      	add	r2, r1
 800723c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007240:	0cdb      	lsrs	r3, r3, #19
 8007242:	04db      	lsls	r3, r3, #19
 8007244:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	015a      	lsls	r2, r3, #5
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	4413      	add	r3, r2
 800724e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	69ba      	ldr	r2, [r7, #24]
 8007256:	0151      	lsls	r1, r2, #5
 8007258:	69fa      	ldr	r2, [r7, #28]
 800725a:	440a      	add	r2, r1
 800725c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007260:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007264:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007268:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	695b      	ldr	r3, [r3, #20]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d126      	bne.n	80072c0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	4413      	add	r3, r2
 800727a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800727e:	691a      	ldr	r2, [r3, #16]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007288:	69b9      	ldr	r1, [r7, #24]
 800728a:	0148      	lsls	r0, r1, #5
 800728c:	69f9      	ldr	r1, [r7, #28]
 800728e:	4401      	add	r1, r0
 8007290:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007294:	4313      	orrs	r3, r2
 8007296:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	69fb      	ldr	r3, [r7, #28]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072a4:	691b      	ldr	r3, [r3, #16]
 80072a6:	69ba      	ldr	r2, [r7, #24]
 80072a8:	0151      	lsls	r1, r2, #5
 80072aa:	69fa      	ldr	r2, [r7, #28]
 80072ac:	440a      	add	r2, r1
 80072ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072b6:	6113      	str	r3, [r2, #16]
 80072b8:	e036      	b.n	8007328 <USB_EPStartXfer+0x3dc>
 80072ba:	bf00      	nop
 80072bc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	695a      	ldr	r2, [r3, #20]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	4413      	add	r3, r2
 80072ca:	1e5a      	subs	r2, r3, #1
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	015a      	lsls	r2, r3, #5
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	4413      	add	r3, r2
 80072de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e2:	691a      	ldr	r2, [r3, #16]
 80072e4:	8afb      	ldrh	r3, [r7, #22]
 80072e6:	04d9      	lsls	r1, r3, #19
 80072e8:	4b39      	ldr	r3, [pc, #228]	; (80073d0 <USB_EPStartXfer+0x484>)
 80072ea:	400b      	ands	r3, r1
 80072ec:	69b9      	ldr	r1, [r7, #24]
 80072ee:	0148      	lsls	r0, r1, #5
 80072f0:	69f9      	ldr	r1, [r7, #28]
 80072f2:	4401      	add	r1, r0
 80072f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80072f8:	4313      	orrs	r3, r2
 80072fa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007308:	691a      	ldr	r2, [r3, #16]
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	8af9      	ldrh	r1, [r7, #22]
 8007310:	fb01 f303 	mul.w	r3, r1, r3
 8007314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007318:	69b9      	ldr	r1, [r7, #24]
 800731a:	0148      	lsls	r0, r1, #5
 800731c:	69f9      	ldr	r1, [r7, #28]
 800731e:	4401      	add	r1, r0
 8007320:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007324:	4313      	orrs	r3, r2
 8007326:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007328:	79fb      	ldrb	r3, [r7, #7]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d10d      	bne.n	800734a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d009      	beq.n	800734a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	68d9      	ldr	r1, [r3, #12]
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007346:	460a      	mov	r2, r1
 8007348:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	78db      	ldrb	r3, [r3, #3]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d128      	bne.n	80073a4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800735e:	2b00      	cmp	r3, #0
 8007360:	d110      	bne.n	8007384 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	4413      	add	r3, r2
 800736a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	0151      	lsls	r1, r2, #5
 8007374:	69fa      	ldr	r2, [r7, #28]
 8007376:	440a      	add	r2, r1
 8007378:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800737c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007380:	6013      	str	r3, [r2, #0]
 8007382:	e00f      	b.n	80073a4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	015a      	lsls	r2, r3, #5
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	4413      	add	r3, r2
 800738c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69ba      	ldr	r2, [r7, #24]
 8007394:	0151      	lsls	r1, r2, #5
 8007396:	69fa      	ldr	r2, [r7, #28]
 8007398:	440a      	add	r2, r1
 800739a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800739e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073a2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69ba      	ldr	r2, [r7, #24]
 80073b4:	0151      	lsls	r1, r2, #5
 80073b6:	69fa      	ldr	r2, [r7, #28]
 80073b8:	440a      	add	r2, r1
 80073ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80073c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3720      	adds	r7, #32
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
 80073ce:	bf00      	nop
 80073d0:	1ff80000 	.word	0x1ff80000

080073d4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	4613      	mov	r3, r2
 80073e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	785b      	ldrb	r3, [r3, #1]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	f040 80cd 	bne.w	8007590 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d132      	bne.n	8007464 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	4413      	add	r3, r2
 8007406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	693a      	ldr	r2, [r7, #16]
 800740e:	0151      	lsls	r1, r2, #5
 8007410:	697a      	ldr	r2, [r7, #20]
 8007412:	440a      	add	r2, r1
 8007414:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007418:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800741c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007420:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	015a      	lsls	r2, r3, #5
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	4413      	add	r3, r2
 800742a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	0151      	lsls	r1, r2, #5
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	440a      	add	r2, r1
 8007438:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800743c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007440:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	015a      	lsls	r2, r3, #5
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	4413      	add	r3, r2
 800744a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	0151      	lsls	r1, r2, #5
 8007454:	697a      	ldr	r2, [r7, #20]
 8007456:	440a      	add	r2, r1
 8007458:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800745c:	0cdb      	lsrs	r3, r3, #19
 800745e:	04db      	lsls	r3, r3, #19
 8007460:	6113      	str	r3, [r2, #16]
 8007462:	e04e      	b.n	8007502 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	0151      	lsls	r1, r2, #5
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	440a      	add	r2, r1
 800747a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800747e:	0cdb      	lsrs	r3, r3, #19
 8007480:	04db      	lsls	r3, r3, #19
 8007482:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	0151      	lsls	r1, r2, #5
 8007496:	697a      	ldr	r2, [r7, #20]
 8007498:	440a      	add	r2, r1
 800749a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800749e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80074a2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80074a6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	695a      	ldr	r2, [r3, #20]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d903      	bls.n	80074bc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	689a      	ldr	r2, [r3, #8]
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	0151      	lsls	r1, r2, #5
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	440a      	add	r2, r1
 80074d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	015a      	lsls	r2, r3, #5
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	4413      	add	r3, r2
 80074e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e8:	691a      	ldr	r2, [r3, #16]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	695b      	ldr	r3, [r3, #20]
 80074ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074f2:	6939      	ldr	r1, [r7, #16]
 80074f4:	0148      	lsls	r0, r1, #5
 80074f6:	6979      	ldr	r1, [r7, #20]
 80074f8:	4401      	add	r1, r0
 80074fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80074fe:	4313      	orrs	r3, r2
 8007500:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007502:	79fb      	ldrb	r3, [r7, #7]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d11e      	bne.n	8007546 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d009      	beq.n	8007524 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	4413      	add	r3, r2
 8007518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751c:	461a      	mov	r2, r3
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	015a      	lsls	r2, r3, #5
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	4413      	add	r3, r2
 800752c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	693a      	ldr	r2, [r7, #16]
 8007534:	0151      	lsls	r1, r2, #5
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	440a      	add	r2, r1
 800753a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800753e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007542:	6013      	str	r3, [r2, #0]
 8007544:	e092      	b.n	800766c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	015a      	lsls	r2, r3, #5
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	4413      	add	r3, r2
 800754e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	0151      	lsls	r1, r2, #5
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	440a      	add	r2, r1
 800755c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007560:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007564:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d07e      	beq.n	800766c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	2101      	movs	r1, #1
 8007580:	fa01 f303 	lsl.w	r3, r1, r3
 8007584:	6979      	ldr	r1, [r7, #20]
 8007586:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800758a:	4313      	orrs	r3, r2
 800758c:	634b      	str	r3, [r1, #52]	; 0x34
 800758e:	e06d      	b.n	800766c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	015a      	lsls	r2, r3, #5
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	4413      	add	r3, r2
 8007598:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	693a      	ldr	r2, [r7, #16]
 80075a0:	0151      	lsls	r1, r2, #5
 80075a2:	697a      	ldr	r2, [r7, #20]
 80075a4:	440a      	add	r2, r1
 80075a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075aa:	0cdb      	lsrs	r3, r3, #19
 80075ac:	04db      	lsls	r3, r3, #19
 80075ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	0151      	lsls	r1, r2, #5
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	440a      	add	r2, r1
 80075c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075ca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80075ce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80075d2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	689a      	ldr	r2, [r3, #8]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	015a      	lsls	r2, r3, #5
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	4413      	add	r3, r2
 80075ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	0151      	lsls	r1, r2, #5
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	440a      	add	r2, r1
 80075fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007602:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	015a      	lsls	r2, r3, #5
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	4413      	add	r3, r2
 800760c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007610:	691a      	ldr	r2, [r3, #16]
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800761a:	6939      	ldr	r1, [r7, #16]
 800761c:	0148      	lsls	r0, r1, #5
 800761e:	6979      	ldr	r1, [r7, #20]
 8007620:	4401      	add	r1, r0
 8007622:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007626:	4313      	orrs	r3, r2
 8007628:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800762a:	79fb      	ldrb	r3, [r7, #7]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d10d      	bne.n	800764c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d009      	beq.n	800764c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	68d9      	ldr	r1, [r3, #12]
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	015a      	lsls	r2, r3, #5
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	4413      	add	r3, r2
 8007644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007648:	460a      	mov	r2, r1
 800764a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	4413      	add	r3, r2
 8007654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	0151      	lsls	r1, r2, #5
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	440a      	add	r2, r1
 8007662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007666:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800766a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	371c      	adds	r7, #28
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr

0800767a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800767a:	b480      	push	{r7}
 800767c:	b089      	sub	sp, #36	; 0x24
 800767e:	af00      	add	r7, sp, #0
 8007680:	60f8      	str	r0, [r7, #12]
 8007682:	60b9      	str	r1, [r7, #8]
 8007684:	4611      	mov	r1, r2
 8007686:	461a      	mov	r2, r3
 8007688:	460b      	mov	r3, r1
 800768a:	71fb      	strb	r3, [r7, #7]
 800768c:	4613      	mov	r3, r2
 800768e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007698:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800769c:	2b00      	cmp	r3, #0
 800769e:	d123      	bne.n	80076e8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80076a0:	88bb      	ldrh	r3, [r7, #4]
 80076a2:	3303      	adds	r3, #3
 80076a4:	089b      	lsrs	r3, r3, #2
 80076a6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80076a8:	2300      	movs	r3, #0
 80076aa:	61bb      	str	r3, [r7, #24]
 80076ac:	e018      	b.n	80076e0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80076ae:	79fb      	ldrb	r3, [r7, #7]
 80076b0:	031a      	lsls	r2, r3, #12
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	4413      	add	r3, r2
 80076b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076ba:	461a      	mov	r2, r3
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	3301      	adds	r3, #1
 80076c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	3301      	adds	r3, #1
 80076cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	3301      	adds	r3, #1
 80076d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	3301      	adds	r3, #1
 80076d8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	3301      	adds	r3, #1
 80076de:	61bb      	str	r3, [r7, #24]
 80076e0:	69ba      	ldr	r2, [r7, #24]
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d3e2      	bcc.n	80076ae <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3724      	adds	r7, #36	; 0x24
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b08b      	sub	sp, #44	; 0x2c
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	60f8      	str	r0, [r7, #12]
 80076fe:	60b9      	str	r1, [r7, #8]
 8007700:	4613      	mov	r3, r2
 8007702:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800770c:	88fb      	ldrh	r3, [r7, #6]
 800770e:	089b      	lsrs	r3, r3, #2
 8007710:	b29b      	uxth	r3, r3
 8007712:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007714:	88fb      	ldrh	r3, [r7, #6]
 8007716:	f003 0303 	and.w	r3, r3, #3
 800771a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800771c:	2300      	movs	r3, #0
 800771e:	623b      	str	r3, [r7, #32]
 8007720:	e014      	b.n	800774c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772c:	601a      	str	r2, [r3, #0]
    pDest++;
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	3301      	adds	r3, #1
 8007732:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	3301      	adds	r3, #1
 8007738:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773c:	3301      	adds	r3, #1
 800773e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007742:	3301      	adds	r3, #1
 8007744:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	3301      	adds	r3, #1
 800774a:	623b      	str	r3, [r7, #32]
 800774c:	6a3a      	ldr	r2, [r7, #32]
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	429a      	cmp	r2, r3
 8007752:	d3e6      	bcc.n	8007722 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007754:	8bfb      	ldrh	r3, [r7, #30]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d01e      	beq.n	8007798 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800775a:	2300      	movs	r3, #0
 800775c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007764:	461a      	mov	r2, r3
 8007766:	f107 0310 	add.w	r3, r7, #16
 800776a:	6812      	ldr	r2, [r2, #0]
 800776c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	b2db      	uxtb	r3, r3
 8007774:	00db      	lsls	r3, r3, #3
 8007776:	fa22 f303 	lsr.w	r3, r2, r3
 800777a:	b2da      	uxtb	r2, r3
 800777c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777e:	701a      	strb	r2, [r3, #0]
      i++;
 8007780:	6a3b      	ldr	r3, [r7, #32]
 8007782:	3301      	adds	r3, #1
 8007784:	623b      	str	r3, [r7, #32]
      pDest++;
 8007786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007788:	3301      	adds	r3, #1
 800778a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800778c:	8bfb      	ldrh	r3, [r7, #30]
 800778e:	3b01      	subs	r3, #1
 8007790:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007792:	8bfb      	ldrh	r3, [r7, #30]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1ea      	bne.n	800776e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800779a:	4618      	mov	r0, r3
 800779c:	372c      	adds	r7, #44	; 0x2c
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b085      	sub	sp, #20
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	785b      	ldrb	r3, [r3, #1]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d12c      	bne.n	800781c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	db12      	blt.n	80077fa <USB_EPSetStall+0x54>
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00f      	beq.n	80077fa <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	0151      	lsls	r1, r2, #5
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	440a      	add	r2, r1
 80077f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80077f8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	015a      	lsls	r2, r3, #5
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	4413      	add	r3, r2
 8007802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68ba      	ldr	r2, [r7, #8]
 800780a:	0151      	lsls	r1, r2, #5
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	440a      	add	r2, r1
 8007810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007814:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	e02b      	b.n	8007874 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	db12      	blt.n	8007854 <USB_EPSetStall+0xae>
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d00f      	beq.n	8007854 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	4413      	add	r3, r2
 800783c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	0151      	lsls	r1, r2, #5
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	440a      	add	r2, r1
 800784a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800784e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007852:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	0151      	lsls	r1, r2, #5
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	440a      	add	r2, r1
 800786a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800786e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007872:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007882:	b480      	push	{r7}
 8007884:	b085      	sub	sp, #20
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	785b      	ldrb	r3, [r3, #1]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d128      	bne.n	80078f0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	015a      	lsls	r2, r3, #5
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	0151      	lsls	r1, r2, #5
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	440a      	add	r2, r1
 80078b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	78db      	ldrb	r3, [r3, #3]
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d003      	beq.n	80078ce <USB_EPClearStall+0x4c>
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	78db      	ldrb	r3, [r3, #3]
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d138      	bne.n	8007940 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	015a      	lsls	r2, r3, #5
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	4413      	add	r3, r2
 80078d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	0151      	lsls	r1, r2, #5
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	440a      	add	r2, r1
 80078e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078ec:	6013      	str	r3, [r2, #0]
 80078ee:	e027      	b.n	8007940 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	0151      	lsls	r1, r2, #5
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	440a      	add	r2, r1
 8007906:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800790a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800790e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	78db      	ldrb	r3, [r3, #3]
 8007914:	2b03      	cmp	r3, #3
 8007916:	d003      	beq.n	8007920 <USB_EPClearStall+0x9e>
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	78db      	ldrb	r3, [r3, #3]
 800791c:	2b02      	cmp	r3, #2
 800791e:	d10f      	bne.n	8007940 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	015a      	lsls	r2, r3, #5
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4413      	add	r3, r2
 8007928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	0151      	lsls	r1, r2, #5
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	440a      	add	r2, r1
 8007936:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800793a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800793e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3714      	adds	r7, #20
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800794e:	b480      	push	{r7}
 8007950:	b085      	sub	sp, #20
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	460b      	mov	r3, r1
 8007958:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800796c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007970:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	78fb      	ldrb	r3, [r7, #3]
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007982:	68f9      	ldr	r1, [r7, #12]
 8007984:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007988:	4313      	orrs	r3, r2
 800798a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800799a:	b480      	push	{r7}
 800799c:	b085      	sub	sp, #20
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80079b4:	f023 0303 	bic.w	r3, r3, #3
 80079b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079c8:	f023 0302 	bic.w	r3, r3, #2
 80079cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80079f6:	f023 0303 	bic.w	r3, r3, #3
 80079fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a0a:	f043 0302 	orr.w	r3, r3, #2
 8007a0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b085      	sub	sp, #20
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	4013      	ands	r3, r2
 8007a34:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007a36:	68fb      	ldr	r3, [r7, #12]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3714      	adds	r7, #20
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	68ba      	ldr	r2, [r7, #8]
 8007a64:	4013      	ands	r3, r2
 8007a66:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	0c1b      	lsrs	r3, r3, #16
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3714      	adds	r7, #20
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	4013      	ands	r3, r2
 8007a9a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	b29b      	uxth	r3, r3
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ad2:	695b      	ldr	r3, [r3, #20]
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ada:	68bb      	ldr	r3, [r7, #8]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3714      	adds	r7, #20
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b0a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007b0c:	78fb      	ldrb	r3, [r7, #3]
 8007b0e:	f003 030f 	and.w	r3, r3, #15
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	fa22 f303 	lsr.w	r3, r2, r3
 8007b18:	01db      	lsls	r3, r3, #7
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007b22:	78fb      	ldrb	r3, [r7, #3]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	693a      	ldr	r2, [r7, #16]
 8007b32:	4013      	ands	r3, r2
 8007b34:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b36:	68bb      	ldr	r3, [r7, #8]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	f003 0301 	and.w	r3, r3, #1
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b7a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007b7e:	f023 0307 	bic.w	r3, r3, #7
 8007b82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
	...

08007ba8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b087      	sub	sp, #28
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	607a      	str	r2, [r7, #4]
 8007bb4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	333c      	adds	r3, #60	; 0x3c
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	4a26      	ldr	r2, [pc, #152]	; (8007c60 <USB_EP0_OutStart+0xb8>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d90a      	bls.n	8007be2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bdc:	d101      	bne.n	8007be2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	e037      	b.n	8007c52 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be8:	461a      	mov	r2, r3
 8007bea:	2300      	movs	r3, #0
 8007bec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bf4:	691b      	ldr	r3, [r3, #16]
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bfc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c10:	f043 0318 	orr.w	r3, r3, #24
 8007c14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c24:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007c28:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007c2a:	7afb      	ldrb	r3, [r7, #11]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d10f      	bne.n	8007c50 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c36:	461a      	mov	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	697a      	ldr	r2, [r7, #20]
 8007c46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c4a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007c4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	371c      	adds	r7, #28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	4f54300a 	.word	0x4f54300a

08007c64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	3301      	adds	r3, #1
 8007c74:	60fb      	str	r3, [r7, #12]
 8007c76:	4a13      	ldr	r2, [pc, #76]	; (8007cc4 <USB_CoreReset+0x60>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d901      	bls.n	8007c80 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e01a      	b.n	8007cb6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	daf3      	bge.n	8007c70 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	f043 0201 	orr.w	r2, r3, #1
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	60fb      	str	r3, [r7, #12]
 8007c9e:	4a09      	ldr	r2, [pc, #36]	; (8007cc4 <USB_CoreReset+0x60>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d901      	bls.n	8007ca8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e006      	b.n	8007cb6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d0f1      	beq.n	8007c98 <USB_CoreReset+0x34>

  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3714      	adds	r7, #20
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	00030d40 	.word	0x00030d40

08007cc8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007cd4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007cd8:	f002 f91c 	bl	8009f14 <USBD_static_malloc>
 8007cdc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d105      	bne.n	8007cf0 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007cec:	2302      	movs	r3, #2
 8007cee:	e066      	b.n	8007dbe <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	7c1b      	ldrb	r3, [r3, #16]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d119      	bne.n	8007d34 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d04:	2202      	movs	r2, #2
 8007d06:	2181      	movs	r1, #129	; 0x81
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f001 ffe0 	bl	8009cce <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2201      	movs	r2, #1
 8007d12:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d18:	2202      	movs	r2, #2
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f001 ffd6 	bl	8009cce <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2201      	movs	r2, #1
 8007d26:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2210      	movs	r2, #16
 8007d2e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007d32:	e016      	b.n	8007d62 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d34:	2340      	movs	r3, #64	; 0x40
 8007d36:	2202      	movs	r2, #2
 8007d38:	2181      	movs	r1, #129	; 0x81
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f001 ffc7 	bl	8009cce <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d46:	2340      	movs	r3, #64	; 0x40
 8007d48:	2202      	movs	r2, #2
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f001 ffbe 	bl	8009cce <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2210      	movs	r2, #16
 8007d5e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d62:	2308      	movs	r3, #8
 8007d64:	2203      	movs	r2, #3
 8007d66:	2182      	movs	r1, #130	; 0x82
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f001 ffb0 	bl	8009cce <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	7c1b      	ldrb	r3, [r3, #16]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d109      	bne.n	8007dac <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007d9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007da2:	2101      	movs	r1, #1
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f002 f881 	bl	8009eac <USBD_LL_PrepareReceive>
 8007daa:	e007      	b.n	8007dbc <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007db2:	2340      	movs	r3, #64	; 0x40
 8007db4:	2101      	movs	r1, #1
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f002 f878 	bl	8009eac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b082      	sub	sp, #8
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	460b      	mov	r3, r1
 8007dd0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007dd2:	2181      	movs	r1, #129	; 0x81
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f001 ffa0 	bl	8009d1a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007de0:	2101      	movs	r1, #1
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f001 ff99 	bl	8009d1a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007df0:	2182      	movs	r1, #130	; 0x82
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f001 ff91 	bl	8009d1a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00e      	beq.n	8007e30 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e22:	4618      	mov	r0, r3
 8007e24:	f002 f884 	bl	8009f30 <USBD_static_free>
    pdev->pClassData = NULL;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
	...

08007e3c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b086      	sub	sp, #24
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e4c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007e52:	2300      	movs	r3, #0
 8007e54:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e56:	2300      	movs	r3, #0
 8007e58:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d101      	bne.n	8007e64 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007e60:	2303      	movs	r3, #3
 8007e62:	e0af      	b.n	8007fc4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d03f      	beq.n	8007ef0 <USBD_CDC_Setup+0xb4>
 8007e70:	2b20      	cmp	r3, #32
 8007e72:	f040 809f 	bne.w	8007fb4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	88db      	ldrh	r3, [r3, #6]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d02e      	beq.n	8007edc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	b25b      	sxtb	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	da16      	bge.n	8007eb6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	683a      	ldr	r2, [r7, #0]
 8007e92:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8007e94:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	88d2      	ldrh	r2, [r2, #6]
 8007e9a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	88db      	ldrh	r3, [r3, #6]
 8007ea0:	2b07      	cmp	r3, #7
 8007ea2:	bf28      	it	cs
 8007ea4:	2307      	movcs	r3, #7
 8007ea6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	89fa      	ldrh	r2, [r7, #14]
 8007eac:	4619      	mov	r1, r3
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f001 fae9 	bl	8009486 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8007eb4:	e085      	b.n	8007fc2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	785a      	ldrb	r2, [r3, #1]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	88db      	ldrh	r3, [r3, #6]
 8007ec4:	b2da      	uxtb	r2, r3
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007ecc:	6939      	ldr	r1, [r7, #16]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	88db      	ldrh	r3, [r3, #6]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f001 fb02 	bl	80094de <USBD_CtlPrepareRx>
      break;
 8007eda:	e072      	b.n	8007fc2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	7850      	ldrb	r0, [r2, #1]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	6839      	ldr	r1, [r7, #0]
 8007eec:	4798      	blx	r3
      break;
 8007eee:	e068      	b.n	8007fc2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	785b      	ldrb	r3, [r3, #1]
 8007ef4:	2b0b      	cmp	r3, #11
 8007ef6:	d852      	bhi.n	8007f9e <USBD_CDC_Setup+0x162>
 8007ef8:	a201      	add	r2, pc, #4	; (adr r2, 8007f00 <USBD_CDC_Setup+0xc4>)
 8007efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efe:	bf00      	nop
 8007f00:	08007f31 	.word	0x08007f31
 8007f04:	08007fad 	.word	0x08007fad
 8007f08:	08007f9f 	.word	0x08007f9f
 8007f0c:	08007f9f 	.word	0x08007f9f
 8007f10:	08007f9f 	.word	0x08007f9f
 8007f14:	08007f9f 	.word	0x08007f9f
 8007f18:	08007f9f 	.word	0x08007f9f
 8007f1c:	08007f9f 	.word	0x08007f9f
 8007f20:	08007f9f 	.word	0x08007f9f
 8007f24:	08007f9f 	.word	0x08007f9f
 8007f28:	08007f5b 	.word	0x08007f5b
 8007f2c:	08007f85 	.word	0x08007f85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b03      	cmp	r3, #3
 8007f3a:	d107      	bne.n	8007f4c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007f3c:	f107 030a 	add.w	r3, r7, #10
 8007f40:	2202      	movs	r2, #2
 8007f42:	4619      	mov	r1, r3
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f001 fa9e 	bl	8009486 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f4a:	e032      	b.n	8007fb2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fa28 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f54:	2303      	movs	r3, #3
 8007f56:	75fb      	strb	r3, [r7, #23]
          break;
 8007f58:	e02b      	b.n	8007fb2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b03      	cmp	r3, #3
 8007f64:	d107      	bne.n	8007f76 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007f66:	f107 030d 	add.w	r3, r7, #13
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f001 fa89 	bl	8009486 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f74:	e01d      	b.n	8007fb2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f001 fa13 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	75fb      	strb	r3, [r7, #23]
          break;
 8007f82:	e016      	b.n	8007fb2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b03      	cmp	r3, #3
 8007f8e:	d00f      	beq.n	8007fb0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f001 fa06 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007f9c:	e008      	b.n	8007fb0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f001 f9ff 	bl	80093a4 <USBD_CtlError>
          ret = USBD_FAIL;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	75fb      	strb	r3, [r7, #23]
          break;
 8007faa:	e002      	b.n	8007fb2 <USBD_CDC_Setup+0x176>
          break;
 8007fac:	bf00      	nop
 8007fae:	e008      	b.n	8007fc2 <USBD_CDC_Setup+0x186>
          break;
 8007fb0:	bf00      	nop
      }
      break;
 8007fb2:	e006      	b.n	8007fc2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f001 f9f4 	bl	80093a4 <USBD_CtlError>
      ret = USBD_FAIL;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007fc0:	bf00      	nop
  }

  return (uint8_t)ret;
 8007fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3718      	adds	r7, #24
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007fde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e04f      	b.n	800808e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ff4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007ff6:	78fa      	ldrb	r2, [r7, #3]
 8007ff8:	6879      	ldr	r1, [r7, #4]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	4413      	add	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	440b      	add	r3, r1
 8008004:	3318      	adds	r3, #24
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d029      	beq.n	8008060 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800800c:	78fa      	ldrb	r2, [r7, #3]
 800800e:	6879      	ldr	r1, [r7, #4]
 8008010:	4613      	mov	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	440b      	add	r3, r1
 800801a:	3318      	adds	r3, #24
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	78f9      	ldrb	r1, [r7, #3]
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	460b      	mov	r3, r1
 8008024:	00db      	lsls	r3, r3, #3
 8008026:	1a5b      	subs	r3, r3, r1
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	4403      	add	r3, r0
 800802c:	3344      	adds	r3, #68	; 0x44
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	fbb2 f1f3 	udiv	r1, r2, r3
 8008034:	fb03 f301 	mul.w	r3, r3, r1
 8008038:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800803a:	2b00      	cmp	r3, #0
 800803c:	d110      	bne.n	8008060 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800803e:	78fa      	ldrb	r2, [r7, #3]
 8008040:	6879      	ldr	r1, [r7, #4]
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	440b      	add	r3, r1
 800804c:	3318      	adds	r3, #24
 800804e:	2200      	movs	r2, #0
 8008050:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008052:	78f9      	ldrb	r1, [r7, #3]
 8008054:	2300      	movs	r3, #0
 8008056:	2200      	movs	r2, #0
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f001 ff06 	bl	8009e6a <USBD_LL_Transmit>
 800805e:	e015      	b.n	800808c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2200      	movs	r2, #0
 8008064:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d00b      	beq.n	800808c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008088:	78fa      	ldrb	r2, [r7, #3]
 800808a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3710      	adds	r7, #16
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b084      	sub	sp, #16
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	460b      	mov	r3, r1
 80080a0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080a8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d101      	bne.n	80080b8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80080b4:	2303      	movs	r3, #3
 80080b6:	e015      	b.n	80080e4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80080b8:	78fb      	ldrb	r3, [r7, #3]
 80080ba:	4619      	mov	r1, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f001 ff16 	bl	8009eee <USBD_LL_GetRxDataSize>
 80080c2:	4602      	mov	r2, r0
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80080de:	4611      	mov	r1, r2
 80080e0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3710      	adds	r7, #16
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8008102:	2303      	movs	r3, #3
 8008104:	e01b      	b.n	800813e <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d015      	beq.n	800813c <USBD_CDC_EP0_RxReady+0x50>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008116:	2bff      	cmp	r3, #255	; 0xff
 8008118:	d010      	beq.n	800813c <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008128:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008130:	b292      	uxth	r2, r2
 8008132:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	22ff      	movs	r2, #255	; 0xff
 8008138:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2243      	movs	r2, #67	; 0x43
 8008154:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008156:	4b03      	ldr	r3, [pc, #12]	; (8008164 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008158:	4618      	mov	r0, r3
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	2000009c 	.word	0x2000009c

08008168 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2243      	movs	r2, #67	; 0x43
 8008174:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008176:	4b03      	ldr	r3, [pc, #12]	; (8008184 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008178:	4618      	mov	r0, r3
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	20000058 	.word	0x20000058

08008188 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2243      	movs	r2, #67	; 0x43
 8008194:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008196:	4b03      	ldr	r3, [pc, #12]	; (80081a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008198:	4618      	mov	r0, r3
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	200000e0 	.word	0x200000e0

080081a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	220a      	movs	r2, #10
 80081b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80081b6:	4b03      	ldr	r3, [pc, #12]	; (80081c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	20000014 	.word	0x20000014

080081c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d101      	bne.n	80081dc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80081d8:	2303      	movs	r3, #3
 80081da:	e004      	b.n	80081e6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr

080081f2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80081f2:	b480      	push	{r7}
 80081f4:	b087      	sub	sp, #28
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	60f8      	str	r0, [r7, #12]
 80081fa:	60b9      	str	r1, [r7, #8]
 80081fc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008204:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d101      	bne.n	8008210 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800820c:	2303      	movs	r3, #3
 800820e:	e008      	b.n	8008222 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	68ba      	ldr	r2, [r7, #8]
 8008214:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	371c      	adds	r7, #28
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr

0800822e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800822e:	b480      	push	{r7}
 8008230:	b085      	sub	sp, #20
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
 8008236:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800823e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008246:	2303      	movs	r3, #3
 8008248:	e004      	b.n	8008254 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800826e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800827a:	2303      	movs	r3, #3
 800827c:	e016      	b.n	80082ac <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	7c1b      	ldrb	r3, [r3, #16]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d109      	bne.n	800829a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800828c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008290:	2101      	movs	r1, #1
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f001 fe0a 	bl	8009eac <USBD_LL_PrepareReceive>
 8008298:	e007      	b.n	80082aa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80082a0:	2340      	movs	r3, #64	; 0x40
 80082a2:	2101      	movs	r1, #1
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f001 fe01 	bl	8009eac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	4613      	mov	r3, r2
 80082c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e01f      	b.n	800830c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d003      	beq.n	80082f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	79fa      	ldrb	r2, [r7, #7]
 80082fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f001 fc7d 	bl	8009c00 <USBD_LL_Init>
 8008306:	4603      	mov	r3, r0
 8008308:	75fb      	strb	r3, [r7, #23]

  return ret;
 800830a:	7dfb      	ldrb	r3, [r7, #23]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3718      	adds	r7, #24
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008328:	2303      	movs	r3, #3
 800832a:	e016      	b.n	800835a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00b      	beq.n	8008358 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008348:	f107 020e 	add.w	r2, r7, #14
 800834c:	4610      	mov	r0, r2
 800834e:	4798      	blx	r3
 8008350:	4602      	mov	r2, r0
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3710      	adds	r7, #16
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f001 fc94 	bl	8009c98 <USBD_LL_Start>
 8008370:	4603      	mov	r3, r0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800837a:	b480      	push	{r7}
 800837c:	b083      	sub	sp, #12
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	460b      	mov	r3, r1
 800839a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800839c:	2303      	movs	r3, #3
 800839e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d009      	beq.n	80083be <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	78fa      	ldrb	r2, [r7, #3]
 80083b4:	4611      	mov	r1, r2
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	4798      	blx	r3
 80083ba:	4603      	mov	r3, r0
 80083bc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80083be:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3710      	adds	r7, #16
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	78fa      	ldrb	r2, [r7, #3]
 80083e8:	4611      	mov	r1, r2
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	4798      	blx	r3
  }

  return USBD_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008408:	6839      	ldr	r1, [r7, #0]
 800840a:	4618      	mov	r0, r3
 800840c:	f000 ff90 	bl	8009330 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800841e:	461a      	mov	r2, r3
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800842c:	f003 031f 	and.w	r3, r3, #31
 8008430:	2b02      	cmp	r3, #2
 8008432:	d01a      	beq.n	800846a <USBD_LL_SetupStage+0x72>
 8008434:	2b02      	cmp	r3, #2
 8008436:	d822      	bhi.n	800847e <USBD_LL_SetupStage+0x86>
 8008438:	2b00      	cmp	r3, #0
 800843a:	d002      	beq.n	8008442 <USBD_LL_SetupStage+0x4a>
 800843c:	2b01      	cmp	r3, #1
 800843e:	d00a      	beq.n	8008456 <USBD_LL_SetupStage+0x5e>
 8008440:	e01d      	b.n	800847e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fa62 	bl	8008914 <USBD_StdDevReq>
 8008450:	4603      	mov	r3, r0
 8008452:	73fb      	strb	r3, [r7, #15]
      break;
 8008454:	e020      	b.n	8008498 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800845c:	4619      	mov	r1, r3
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 fac6 	bl	80089f0 <USBD_StdItfReq>
 8008464:	4603      	mov	r3, r0
 8008466:	73fb      	strb	r3, [r7, #15]
      break;
 8008468:	e016      	b.n	8008498 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 fb05 	bl	8008a82 <USBD_StdEPReq>
 8008478:	4603      	mov	r3, r0
 800847a:	73fb      	strb	r3, [r7, #15]
      break;
 800847c:	e00c      	b.n	8008498 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008484:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008488:	b2db      	uxtb	r3, r3
 800848a:	4619      	mov	r1, r3
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f001 fc63 	bl	8009d58 <USBD_LL_StallEP>
 8008492:	4603      	mov	r3, r0
 8008494:	73fb      	strb	r3, [r7, #15]
      break;
 8008496:	bf00      	nop
  }

  return ret;
 8008498:	7bfb      	ldrb	r3, [r7, #15]
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b086      	sub	sp, #24
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	460b      	mov	r3, r1
 80084ac:	607a      	str	r2, [r7, #4]
 80084ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80084b0:	7afb      	ldrb	r3, [r7, #11]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d138      	bne.n	8008528 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80084bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084c4:	2b03      	cmp	r3, #3
 80084c6:	d14a      	bne.n	800855e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	689a      	ldr	r2, [r3, #8]
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d913      	bls.n	80084fc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	689a      	ldr	r2, [r3, #8]
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	1ad2      	subs	r2, r2, r3
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	68da      	ldr	r2, [r3, #12]
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	4293      	cmp	r3, r2
 80084ec:	bf28      	it	cs
 80084ee:	4613      	movcs	r3, r2
 80084f0:	461a      	mov	r2, r3
 80084f2:	6879      	ldr	r1, [r7, #4]
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f001 f80f 	bl	8009518 <USBD_CtlContinueRx>
 80084fa:	e030      	b.n	800855e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b03      	cmp	r3, #3
 8008506:	d10b      	bne.n	8008520 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d005      	beq.n	8008520 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f001 f80a 	bl	800953a <USBD_CtlSendStatus>
 8008526:	e01a      	b.n	800855e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800852e:	b2db      	uxtb	r3, r3
 8008530:	2b03      	cmp	r3, #3
 8008532:	d114      	bne.n	800855e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00e      	beq.n	800855e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	7afa      	ldrb	r2, [r7, #11]
 800854a:	4611      	mov	r1, r2
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	4798      	blx	r3
 8008550:	4603      	mov	r3, r0
 8008552:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008554:	7dfb      	ldrb	r3, [r7, #23]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d001      	beq.n	800855e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800855a:	7dfb      	ldrb	r3, [r7, #23]
 800855c:	e000      	b.n	8008560 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	4618      	mov	r0, r3
 8008562:	3718      	adds	r7, #24
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b086      	sub	sp, #24
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	460b      	mov	r3, r1
 8008572:	607a      	str	r2, [r7, #4]
 8008574:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008576:	7afb      	ldrb	r3, [r7, #11]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d16b      	bne.n	8008654 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	3314      	adds	r3, #20
 8008580:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008588:	2b02      	cmp	r3, #2
 800858a:	d156      	bne.n	800863a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	689a      	ldr	r2, [r3, #8]
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	429a      	cmp	r2, r3
 8008596:	d914      	bls.n	80085c2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	1ad2      	subs	r2, r2, r3
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	461a      	mov	r2, r3
 80085ac:	6879      	ldr	r1, [r7, #4]
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 ff84 	bl	80094bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085b4:	2300      	movs	r3, #0
 80085b6:	2200      	movs	r2, #0
 80085b8:	2100      	movs	r1, #0
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f001 fc76 	bl	8009eac <USBD_LL_PrepareReceive>
 80085c0:	e03b      	b.n	800863a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	68da      	ldr	r2, [r3, #12]
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d11c      	bne.n	8008608 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	685a      	ldr	r2, [r3, #4]
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d316      	bcc.n	8008608 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	685a      	ldr	r2, [r3, #4]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d20f      	bcs.n	8008608 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80085e8:	2200      	movs	r2, #0
 80085ea:	2100      	movs	r1, #0
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f000 ff65 	bl	80094bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085fa:	2300      	movs	r3, #0
 80085fc:	2200      	movs	r2, #0
 80085fe:	2100      	movs	r1, #0
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f001 fc53 	bl	8009eac <USBD_LL_PrepareReceive>
 8008606:	e018      	b.n	800863a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b03      	cmp	r3, #3
 8008612:	d10b      	bne.n	800862c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d005      	beq.n	800862c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800862c:	2180      	movs	r1, #128	; 0x80
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	f001 fb92 	bl	8009d58 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 ff93 	bl	8009560 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008640:	2b01      	cmp	r3, #1
 8008642:	d122      	bne.n	800868a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f7ff fe98 	bl	800837a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2200      	movs	r2, #0
 800864e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008652:	e01a      	b.n	800868a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b03      	cmp	r3, #3
 800865e:	d114      	bne.n	800868a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00e      	beq.n	800868a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	7afa      	ldrb	r2, [r7, #11]
 8008676:	4611      	mov	r1, r2
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	4798      	blx	r3
 800867c:	4603      	mov	r3, r0
 800867e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008680:	7dfb      	ldrb	r3, [r7, #23]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d001      	beq.n	800868a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008686:	7dfb      	ldrb	r3, [r7, #23]
 8008688:	e000      	b.n	800868c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3718      	adds	r7, #24
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d101      	bne.n	80086c8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80086c4:	2303      	movs	r3, #3
 80086c6:	e02f      	b.n	8008728 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00f      	beq.n	80086f2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d009      	beq.n	80086f2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	6852      	ldr	r2, [r2, #4]
 80086ea:	b2d2      	uxtb	r2, r2
 80086ec:	4611      	mov	r1, r2
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086f2:	2340      	movs	r3, #64	; 0x40
 80086f4:	2200      	movs	r2, #0
 80086f6:	2100      	movs	r1, #0
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f001 fae8 	bl	8009cce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2240      	movs	r2, #64	; 0x40
 800870a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800870e:	2340      	movs	r3, #64	; 0x40
 8008710:	2200      	movs	r2, #0
 8008712:	2180      	movs	r1, #128	; 0x80
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f001 fada 	bl	8009cce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2240      	movs	r2, #64	; 0x40
 8008724:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008726:	2300      	movs	r3, #0
}
 8008728:	4618      	mov	r0, r3
 800872a:	3708      	adds	r7, #8
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	78fa      	ldrb	r2, [r7, #3]
 8008740:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800875e:	b2da      	uxtb	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2204      	movs	r2, #4
 800876a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800877c:	b480      	push	{r7}
 800877e:	b083      	sub	sp, #12
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800878a:	b2db      	uxtb	r3, r3
 800878c:	2b04      	cmp	r3, #4
 800878e:	d106      	bne.n	800879e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008796:	b2da      	uxtb	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80087be:	2303      	movs	r3, #3
 80087c0:	e012      	b.n	80087e8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d10b      	bne.n	80087e6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d005      	beq.n	80087e6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	460b      	mov	r3, r1
 80087fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008806:	2303      	movs	r3, #3
 8008808:	e014      	b.n	8008834 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b03      	cmp	r3, #3
 8008814:	d10d      	bne.n	8008832 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800881c:	6a1b      	ldr	r3, [r3, #32]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d007      	beq.n	8008832 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008828:	6a1b      	ldr	r3, [r3, #32]
 800882a:	78fa      	ldrb	r2, [r7, #3]
 800882c:	4611      	mov	r1, r2
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800884e:	2b00      	cmp	r3, #0
 8008850:	d101      	bne.n	8008856 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008852:	2303      	movs	r3, #3
 8008854:	e014      	b.n	8008880 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800885c:	b2db      	uxtb	r3, r3
 800885e:	2b03      	cmp	r3, #3
 8008860:	d10d      	bne.n	800887e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886a:	2b00      	cmp	r3, #0
 800886c:	d007      	beq.n	800887e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008876:	78fa      	ldrb	r2, [r7, #3]
 8008878:	4611      	mov	r1, r2
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3708      	adds	r7, #8
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	370c      	adds	r7, #12
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr

0800889e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800889e:	b580      	push	{r7, lr}
 80088a0:	b082      	sub	sp, #8
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d009      	beq.n	80088cc <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	6852      	ldr	r2, [r2, #4]
 80088c4:	b2d2      	uxtb	r2, r2
 80088c6:	4611      	mov	r1, r2
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	4798      	blx	r3
  }

  return USBD_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3708      	adds	r7, #8
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}

080088d6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b087      	sub	sp, #28
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	3301      	adds	r3, #1
 80088ec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80088f4:	8a3b      	ldrh	r3, [r7, #16]
 80088f6:	021b      	lsls	r3, r3, #8
 80088f8:	b21a      	sxth	r2, r3
 80088fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088fe:	4313      	orrs	r3, r2
 8008900:	b21b      	sxth	r3, r3
 8008902:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008904:	89fb      	ldrh	r3, [r7, #14]
}
 8008906:	4618      	mov	r0, r3
 8008908:	371c      	adds	r7, #28
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
	...

08008914 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800891e:	2300      	movs	r3, #0
 8008920:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800892a:	2b40      	cmp	r3, #64	; 0x40
 800892c:	d005      	beq.n	800893a <USBD_StdDevReq+0x26>
 800892e:	2b40      	cmp	r3, #64	; 0x40
 8008930:	d853      	bhi.n	80089da <USBD_StdDevReq+0xc6>
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00b      	beq.n	800894e <USBD_StdDevReq+0x3a>
 8008936:	2b20      	cmp	r3, #32
 8008938:	d14f      	bne.n	80089da <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	6839      	ldr	r1, [r7, #0]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
 8008948:	4603      	mov	r3, r0
 800894a:	73fb      	strb	r3, [r7, #15]
      break;
 800894c:	e04a      	b.n	80089e4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	785b      	ldrb	r3, [r3, #1]
 8008952:	2b09      	cmp	r3, #9
 8008954:	d83b      	bhi.n	80089ce <USBD_StdDevReq+0xba>
 8008956:	a201      	add	r2, pc, #4	; (adr r2, 800895c <USBD_StdDevReq+0x48>)
 8008958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895c:	080089b1 	.word	0x080089b1
 8008960:	080089c5 	.word	0x080089c5
 8008964:	080089cf 	.word	0x080089cf
 8008968:	080089bb 	.word	0x080089bb
 800896c:	080089cf 	.word	0x080089cf
 8008970:	0800898f 	.word	0x0800898f
 8008974:	08008985 	.word	0x08008985
 8008978:	080089cf 	.word	0x080089cf
 800897c:	080089a7 	.word	0x080089a7
 8008980:	08008999 	.word	0x08008999
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 f9de 	bl	8008d48 <USBD_GetDescriptor>
          break;
 800898c:	e024      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800898e:	6839      	ldr	r1, [r7, #0]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fb43 	bl	800901c <USBD_SetAddress>
          break;
 8008996:	e01f      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008998:	6839      	ldr	r1, [r7, #0]
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 fb82 	bl	80090a4 <USBD_SetConfig>
 80089a0:	4603      	mov	r3, r0
 80089a2:	73fb      	strb	r3, [r7, #15]
          break;
 80089a4:	e018      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80089a6:	6839      	ldr	r1, [r7, #0]
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 fc21 	bl	80091f0 <USBD_GetConfig>
          break;
 80089ae:	e013      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80089b0:	6839      	ldr	r1, [r7, #0]
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 fc52 	bl	800925c <USBD_GetStatus>
          break;
 80089b8:	e00e      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80089ba:	6839      	ldr	r1, [r7, #0]
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 fc81 	bl	80092c4 <USBD_SetFeature>
          break;
 80089c2:	e009      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80089c4:	6839      	ldr	r1, [r7, #0]
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fc90 	bl	80092ec <USBD_ClrFeature>
          break;
 80089cc:	e004      	b.n	80089d8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fce7 	bl	80093a4 <USBD_CtlError>
          break;
 80089d6:	bf00      	nop
      }
      break;
 80089d8:	e004      	b.n	80089e4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 fce1 	bl	80093a4 <USBD_CtlError>
      break;
 80089e2:	bf00      	nop
  }

  return ret;
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop

080089f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089fa:	2300      	movs	r3, #0
 80089fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a06:	2b40      	cmp	r3, #64	; 0x40
 8008a08:	d005      	beq.n	8008a16 <USBD_StdItfReq+0x26>
 8008a0a:	2b40      	cmp	r3, #64	; 0x40
 8008a0c:	d82f      	bhi.n	8008a6e <USBD_StdItfReq+0x7e>
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <USBD_StdItfReq+0x26>
 8008a12:	2b20      	cmp	r3, #32
 8008a14:	d12b      	bne.n	8008a6e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d81d      	bhi.n	8008a60 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	889b      	ldrh	r3, [r3, #4]
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d813      	bhi.n	8008a56 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	6839      	ldr	r1, [r7, #0]
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	4798      	blx	r3
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	88db      	ldrh	r3, [r3, #6]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d110      	bne.n	8008a6a <USBD_StdItfReq+0x7a>
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10d      	bne.n	8008a6a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f000 fd73 	bl	800953a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a54:	e009      	b.n	8008a6a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 fca3 	bl	80093a4 <USBD_CtlError>
          break;
 8008a5e:	e004      	b.n	8008a6a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008a60:	6839      	ldr	r1, [r7, #0]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fc9e 	bl	80093a4 <USBD_CtlError>
          break;
 8008a68:	e000      	b.n	8008a6c <USBD_StdItfReq+0x7c>
          break;
 8008a6a:	bf00      	nop
      }
      break;
 8008a6c:	e004      	b.n	8008a78 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008a6e:	6839      	ldr	r1, [r7, #0]
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 fc97 	bl	80093a4 <USBD_CtlError>
      break;
 8008a76:	bf00      	nop
  }

  return ret;
 8008a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3710      	adds	r7, #16
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
 8008a8a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	889b      	ldrh	r3, [r3, #4]
 8008a94:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a9e:	2b40      	cmp	r3, #64	; 0x40
 8008aa0:	d007      	beq.n	8008ab2 <USBD_StdEPReq+0x30>
 8008aa2:	2b40      	cmp	r3, #64	; 0x40
 8008aa4:	f200 8145 	bhi.w	8008d32 <USBD_StdEPReq+0x2b0>
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00c      	beq.n	8008ac6 <USBD_StdEPReq+0x44>
 8008aac:	2b20      	cmp	r3, #32
 8008aae:	f040 8140 	bne.w	8008d32 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	4798      	blx	r3
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ac4:	e13a      	b.n	8008d3c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	785b      	ldrb	r3, [r3, #1]
 8008aca:	2b03      	cmp	r3, #3
 8008acc:	d007      	beq.n	8008ade <USBD_StdEPReq+0x5c>
 8008ace:	2b03      	cmp	r3, #3
 8008ad0:	f300 8129 	bgt.w	8008d26 <USBD_StdEPReq+0x2a4>
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d07f      	beq.n	8008bd8 <USBD_StdEPReq+0x156>
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d03c      	beq.n	8008b56 <USBD_StdEPReq+0xd4>
 8008adc:	e123      	b.n	8008d26 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d002      	beq.n	8008af0 <USBD_StdEPReq+0x6e>
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d016      	beq.n	8008b1c <USBD_StdEPReq+0x9a>
 8008aee:	e02c      	b.n	8008b4a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008af0:	7bbb      	ldrb	r3, [r7, #14]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00d      	beq.n	8008b12 <USBD_StdEPReq+0x90>
 8008af6:	7bbb      	ldrb	r3, [r7, #14]
 8008af8:	2b80      	cmp	r3, #128	; 0x80
 8008afa:	d00a      	beq.n	8008b12 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008afc:	7bbb      	ldrb	r3, [r7, #14]
 8008afe:	4619      	mov	r1, r3
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f001 f929 	bl	8009d58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b06:	2180      	movs	r1, #128	; 0x80
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f001 f925 	bl	8009d58 <USBD_LL_StallEP>
 8008b0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b10:	e020      	b.n	8008b54 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008b12:	6839      	ldr	r1, [r7, #0]
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 fc45 	bl	80093a4 <USBD_CtlError>
              break;
 8008b1a:	e01b      	b.n	8008b54 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	885b      	ldrh	r3, [r3, #2]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10e      	bne.n	8008b42 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b24:	7bbb      	ldrb	r3, [r7, #14]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00b      	beq.n	8008b42 <USBD_StdEPReq+0xc0>
 8008b2a:	7bbb      	ldrb	r3, [r7, #14]
 8008b2c:	2b80      	cmp	r3, #128	; 0x80
 8008b2e:	d008      	beq.n	8008b42 <USBD_StdEPReq+0xc0>
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	88db      	ldrh	r3, [r3, #6]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d104      	bne.n	8008b42 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b38:	7bbb      	ldrb	r3, [r7, #14]
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f001 f90b 	bl	8009d58 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fcf9 	bl	800953a <USBD_CtlSendStatus>

              break;
 8008b48:	e004      	b.n	8008b54 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008b4a:	6839      	ldr	r1, [r7, #0]
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 fc29 	bl	80093a4 <USBD_CtlError>
              break;
 8008b52:	bf00      	nop
          }
          break;
 8008b54:	e0ec      	b.n	8008d30 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b02      	cmp	r3, #2
 8008b60:	d002      	beq.n	8008b68 <USBD_StdEPReq+0xe6>
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d016      	beq.n	8008b94 <USBD_StdEPReq+0x112>
 8008b66:	e030      	b.n	8008bca <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b68:	7bbb      	ldrb	r3, [r7, #14]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00d      	beq.n	8008b8a <USBD_StdEPReq+0x108>
 8008b6e:	7bbb      	ldrb	r3, [r7, #14]
 8008b70:	2b80      	cmp	r3, #128	; 0x80
 8008b72:	d00a      	beq.n	8008b8a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b74:	7bbb      	ldrb	r3, [r7, #14]
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f001 f8ed 	bl	8009d58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b7e:	2180      	movs	r1, #128	; 0x80
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f001 f8e9 	bl	8009d58 <USBD_LL_StallEP>
 8008b86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b88:	e025      	b.n	8008bd6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008b8a:	6839      	ldr	r1, [r7, #0]
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fc09 	bl	80093a4 <USBD_CtlError>
              break;
 8008b92:	e020      	b.n	8008bd6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	885b      	ldrh	r3, [r3, #2]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d11b      	bne.n	8008bd4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008b9c:	7bbb      	ldrb	r3, [r7, #14]
 8008b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d004      	beq.n	8008bb0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ba6:	7bbb      	ldrb	r3, [r7, #14]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f001 f8f3 	bl	8009d96 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fcc2 	bl	800953a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	6839      	ldr	r1, [r7, #0]
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	4798      	blx	r3
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008bc8:	e004      	b.n	8008bd4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fbe9 	bl	80093a4 <USBD_CtlError>
              break;
 8008bd2:	e000      	b.n	8008bd6 <USBD_StdEPReq+0x154>
              break;
 8008bd4:	bf00      	nop
          }
          break;
 8008bd6:	e0ab      	b.n	8008d30 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d002      	beq.n	8008bea <USBD_StdEPReq+0x168>
 8008be4:	2b03      	cmp	r3, #3
 8008be6:	d032      	beq.n	8008c4e <USBD_StdEPReq+0x1cc>
 8008be8:	e097      	b.n	8008d1a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bea:	7bbb      	ldrb	r3, [r7, #14]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d007      	beq.n	8008c00 <USBD_StdEPReq+0x17e>
 8008bf0:	7bbb      	ldrb	r3, [r7, #14]
 8008bf2:	2b80      	cmp	r3, #128	; 0x80
 8008bf4:	d004      	beq.n	8008c00 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fbd3 	bl	80093a4 <USBD_CtlError>
                break;
 8008bfe:	e091      	b.n	8008d24 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	da0b      	bge.n	8008c20 <USBD_StdEPReq+0x19e>
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c0e:	4613      	mov	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	3310      	adds	r3, #16
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	e00b      	b.n	8008c38 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c26:	4613      	mov	r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	4413      	add	r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	4413      	add	r3, r2
 8008c36:	3304      	adds	r3, #4
 8008c38:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	2202      	movs	r2, #2
 8008c44:	4619      	mov	r1, r3
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fc1d 	bl	8009486 <USBD_CtlSendData>
              break;
 8008c4c:	e06a      	b.n	8008d24 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008c4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	da11      	bge.n	8008c7a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008c56:	7bbb      	ldrb	r3, [r7, #14]
 8008c58:	f003 020f 	and.w	r2, r3, #15
 8008c5c:	6879      	ldr	r1, [r7, #4]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	4413      	add	r3, r2
 8008c64:	009b      	lsls	r3, r3, #2
 8008c66:	440b      	add	r3, r1
 8008c68:	3324      	adds	r3, #36	; 0x24
 8008c6a:	881b      	ldrh	r3, [r3, #0]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d117      	bne.n	8008ca0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fb96 	bl	80093a4 <USBD_CtlError>
                  break;
 8008c78:	e054      	b.n	8008d24 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c7a:	7bbb      	ldrb	r3, [r7, #14]
 8008c7c:	f003 020f 	and.w	r2, r3, #15
 8008c80:	6879      	ldr	r1, [r7, #4]
 8008c82:	4613      	mov	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4413      	add	r3, r2
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	440b      	add	r3, r1
 8008c8c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008c90:	881b      	ldrh	r3, [r3, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d104      	bne.n	8008ca0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008c96:	6839      	ldr	r1, [r7, #0]
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fb83 	bl	80093a4 <USBD_CtlError>
                  break;
 8008c9e:	e041      	b.n	8008d24 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ca0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	da0b      	bge.n	8008cc0 <USBD_StdEPReq+0x23e>
 8008ca8:	7bbb      	ldrb	r3, [r7, #14]
 8008caa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cae:	4613      	mov	r3, r2
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	4413      	add	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	3310      	adds	r3, #16
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	4413      	add	r3, r2
 8008cbc:	3304      	adds	r3, #4
 8008cbe:	e00b      	b.n	8008cd8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008cc0:	7bbb      	ldrb	r3, [r7, #14]
 8008cc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	3304      	adds	r3, #4
 8008cd8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008cda:	7bbb      	ldrb	r3, [r7, #14]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d002      	beq.n	8008ce6 <USBD_StdEPReq+0x264>
 8008ce0:	7bbb      	ldrb	r3, [r7, #14]
 8008ce2:	2b80      	cmp	r3, #128	; 0x80
 8008ce4:	d103      	bne.n	8008cee <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]
 8008cec:	e00e      	b.n	8008d0c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008cee:	7bbb      	ldrb	r3, [r7, #14]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f001 f86e 	bl	8009dd4 <USBD_LL_IsStallEP>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d003      	beq.n	8008d06 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	2201      	movs	r2, #1
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	e002      	b.n	8008d0c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2202      	movs	r2, #2
 8008d10:	4619      	mov	r1, r3
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fbb7 	bl	8009486 <USBD_CtlSendData>
              break;
 8008d18:	e004      	b.n	8008d24 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008d1a:	6839      	ldr	r1, [r7, #0]
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 fb41 	bl	80093a4 <USBD_CtlError>
              break;
 8008d22:	bf00      	nop
          }
          break;
 8008d24:	e004      	b.n	8008d30 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008d26:	6839      	ldr	r1, [r7, #0]
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fb3b 	bl	80093a4 <USBD_CtlError>
          break;
 8008d2e:	bf00      	nop
      }
      break;
 8008d30:	e004      	b.n	8008d3c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008d32:	6839      	ldr	r1, [r7, #0]
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 fb35 	bl	80093a4 <USBD_CtlError>
      break;
 8008d3a:	bf00      	nop
  }

  return ret;
 8008d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
	...

08008d48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008d56:	2300      	movs	r3, #0
 8008d58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	885b      	ldrh	r3, [r3, #2]
 8008d62:	0a1b      	lsrs	r3, r3, #8
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	3b01      	subs	r3, #1
 8008d68:	2b06      	cmp	r3, #6
 8008d6a:	f200 8128 	bhi.w	8008fbe <USBD_GetDescriptor+0x276>
 8008d6e:	a201      	add	r2, pc, #4	; (adr r2, 8008d74 <USBD_GetDescriptor+0x2c>)
 8008d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d74:	08008d91 	.word	0x08008d91
 8008d78:	08008da9 	.word	0x08008da9
 8008d7c:	08008de9 	.word	0x08008de9
 8008d80:	08008fbf 	.word	0x08008fbf
 8008d84:	08008fbf 	.word	0x08008fbf
 8008d88:	08008f5f 	.word	0x08008f5f
 8008d8c:	08008f8b 	.word	0x08008f8b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	7c12      	ldrb	r2, [r2, #16]
 8008d9c:	f107 0108 	add.w	r1, r7, #8
 8008da0:	4610      	mov	r0, r2
 8008da2:	4798      	blx	r3
 8008da4:	60f8      	str	r0, [r7, #12]
      break;
 8008da6:	e112      	b.n	8008fce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	7c1b      	ldrb	r3, [r3, #16]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10d      	bne.n	8008dcc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db8:	f107 0208 	add.w	r2, r7, #8
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	4798      	blx	r3
 8008dc0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008dca:	e100      	b.n	8008fce <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd4:	f107 0208 	add.w	r2, r7, #8
 8008dd8:	4610      	mov	r0, r2
 8008dda:	4798      	blx	r3
 8008ddc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3301      	adds	r3, #1
 8008de2:	2202      	movs	r2, #2
 8008de4:	701a      	strb	r2, [r3, #0]
      break;
 8008de6:	e0f2      	b.n	8008fce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	885b      	ldrh	r3, [r3, #2]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b05      	cmp	r3, #5
 8008df0:	f200 80ac 	bhi.w	8008f4c <USBD_GetDescriptor+0x204>
 8008df4:	a201      	add	r2, pc, #4	; (adr r2, 8008dfc <USBD_GetDescriptor+0xb4>)
 8008df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfa:	bf00      	nop
 8008dfc:	08008e15 	.word	0x08008e15
 8008e00:	08008e49 	.word	0x08008e49
 8008e04:	08008e7d 	.word	0x08008e7d
 8008e08:	08008eb1 	.word	0x08008eb1
 8008e0c:	08008ee5 	.word	0x08008ee5
 8008e10:	08008f19 	.word	0x08008f19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00b      	beq.n	8008e38 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	7c12      	ldrb	r2, [r2, #16]
 8008e2c:	f107 0108 	add.w	r1, r7, #8
 8008e30:	4610      	mov	r0, r2
 8008e32:	4798      	blx	r3
 8008e34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e36:	e091      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fab2 	bl	80093a4 <USBD_CtlError>
            err++;
 8008e40:	7afb      	ldrb	r3, [r7, #11]
 8008e42:	3301      	adds	r3, #1
 8008e44:	72fb      	strb	r3, [r7, #11]
          break;
 8008e46:	e089      	b.n	8008f5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00b      	beq.n	8008e6c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	7c12      	ldrb	r2, [r2, #16]
 8008e60:	f107 0108 	add.w	r1, r7, #8
 8008e64:	4610      	mov	r0, r2
 8008e66:	4798      	blx	r3
 8008e68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e6a:	e077      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa98 	bl	80093a4 <USBD_CtlError>
            err++;
 8008e74:	7afb      	ldrb	r3, [r7, #11]
 8008e76:	3301      	adds	r3, #1
 8008e78:	72fb      	strb	r3, [r7, #11]
          break;
 8008e7a:	e06f      	b.n	8008f5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00b      	beq.n	8008ea0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	7c12      	ldrb	r2, [r2, #16]
 8008e94:	f107 0108 	add.w	r1, r7, #8
 8008e98:	4610      	mov	r0, r2
 8008e9a:	4798      	blx	r3
 8008e9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e9e:	e05d      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fa7e 	bl	80093a4 <USBD_CtlError>
            err++;
 8008ea8:	7afb      	ldrb	r3, [r7, #11]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	72fb      	strb	r3, [r7, #11]
          break;
 8008eae:	e055      	b.n	8008f5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d00b      	beq.n	8008ed4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	7c12      	ldrb	r2, [r2, #16]
 8008ec8:	f107 0108 	add.w	r1, r7, #8
 8008ecc:	4610      	mov	r0, r2
 8008ece:	4798      	blx	r3
 8008ed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ed2:	e043      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fa64 	bl	80093a4 <USBD_CtlError>
            err++;
 8008edc:	7afb      	ldrb	r3, [r7, #11]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ee2:	e03b      	b.n	8008f5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00b      	beq.n	8008f08 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	7c12      	ldrb	r2, [r2, #16]
 8008efc:	f107 0108 	add.w	r1, r7, #8
 8008f00:	4610      	mov	r0, r2
 8008f02:	4798      	blx	r3
 8008f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f06:	e029      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f08:	6839      	ldr	r1, [r7, #0]
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 fa4a 	bl	80093a4 <USBD_CtlError>
            err++;
 8008f10:	7afb      	ldrb	r3, [r7, #11]
 8008f12:	3301      	adds	r3, #1
 8008f14:	72fb      	strb	r3, [r7, #11]
          break;
 8008f16:	e021      	b.n	8008f5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	7c12      	ldrb	r2, [r2, #16]
 8008f30:	f107 0108 	add.w	r1, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f3a:	e00f      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fa30 	bl	80093a4 <USBD_CtlError>
            err++;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
 8008f46:	3301      	adds	r3, #1
 8008f48:	72fb      	strb	r3, [r7, #11]
          break;
 8008f4a:	e007      	b.n	8008f5c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008f4c:	6839      	ldr	r1, [r7, #0]
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 fa28 	bl	80093a4 <USBD_CtlError>
          err++;
 8008f54:	7afb      	ldrb	r3, [r7, #11]
 8008f56:	3301      	adds	r3, #1
 8008f58:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8008f5a:	bf00      	nop
      }
      break;
 8008f5c:	e037      	b.n	8008fce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	7c1b      	ldrb	r3, [r3, #16]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d109      	bne.n	8008f7a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f6e:	f107 0208 	add.w	r2, r7, #8
 8008f72:	4610      	mov	r0, r2
 8008f74:	4798      	blx	r3
 8008f76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f78:	e029      	b.n	8008fce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f7a:	6839      	ldr	r1, [r7, #0]
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 fa11 	bl	80093a4 <USBD_CtlError>
        err++;
 8008f82:	7afb      	ldrb	r3, [r7, #11]
 8008f84:	3301      	adds	r3, #1
 8008f86:	72fb      	strb	r3, [r7, #11]
      break;
 8008f88:	e021      	b.n	8008fce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	7c1b      	ldrb	r3, [r3, #16]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10d      	bne.n	8008fae <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f9a:	f107 0208 	add.w	r2, r7, #8
 8008f9e:	4610      	mov	r0, r2
 8008fa0:	4798      	blx	r3
 8008fa2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	2207      	movs	r2, #7
 8008faa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fac:	e00f      	b.n	8008fce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f9f7 	bl	80093a4 <USBD_CtlError>
        err++;
 8008fb6:	7afb      	ldrb	r3, [r7, #11]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	72fb      	strb	r3, [r7, #11]
      break;
 8008fbc:	e007      	b.n	8008fce <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f9ef 	bl	80093a4 <USBD_CtlError>
      err++;
 8008fc6:	7afb      	ldrb	r3, [r7, #11]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	72fb      	strb	r3, [r7, #11]
      break;
 8008fcc:	bf00      	nop
  }

  if (err != 0U)
 8008fce:	7afb      	ldrb	r3, [r7, #11]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d11e      	bne.n	8009012 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	88db      	ldrh	r3, [r3, #6]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d016      	beq.n	800900a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008fdc:	893b      	ldrh	r3, [r7, #8]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00e      	beq.n	8009000 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	88da      	ldrh	r2, [r3, #6]
 8008fe6:	893b      	ldrh	r3, [r7, #8]
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	bf28      	it	cs
 8008fec:	4613      	movcs	r3, r2
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ff2:	893b      	ldrh	r3, [r7, #8]
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	68f9      	ldr	r1, [r7, #12]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 fa44 	bl	8009486 <USBD_CtlSendData>
 8008ffe:	e009      	b.n	8009014 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009000:	6839      	ldr	r1, [r7, #0]
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f9ce 	bl	80093a4 <USBD_CtlError>
 8009008:	e004      	b.n	8009014 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fa95 	bl	800953a <USBD_CtlSendStatus>
 8009010:	e000      	b.n	8009014 <USBD_GetDescriptor+0x2cc>
    return;
 8009012:	bf00      	nop
  }
}
 8009014:	3710      	adds	r7, #16
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop

0800901c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	889b      	ldrh	r3, [r3, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d131      	bne.n	8009092 <USBD_SetAddress+0x76>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	88db      	ldrh	r3, [r3, #6]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d12d      	bne.n	8009092 <USBD_SetAddress+0x76>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	885b      	ldrh	r3, [r3, #2]
 800903a:	2b7f      	cmp	r3, #127	; 0x7f
 800903c:	d829      	bhi.n	8009092 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	885b      	ldrh	r3, [r3, #2]
 8009042:	b2db      	uxtb	r3, r3
 8009044:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009048:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b03      	cmp	r3, #3
 8009054:	d104      	bne.n	8009060 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009056:	6839      	ldr	r1, [r7, #0]
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f9a3 	bl	80093a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800905e:	e01d      	b.n	800909c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	7bfa      	ldrb	r2, [r7, #15]
 8009064:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009068:	7bfb      	ldrb	r3, [r7, #15]
 800906a:	4619      	mov	r1, r3
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 fedd 	bl	8009e2c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 fa61 	bl	800953a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d004      	beq.n	8009088 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2202      	movs	r2, #2
 8009082:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009086:	e009      	b.n	800909c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009090:	e004      	b.n	800909c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009092:	6839      	ldr	r1, [r7, #0]
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 f985 	bl	80093a4 <USBD_CtlError>
  }
}
 800909a:	bf00      	nop
 800909c:	bf00      	nop
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ae:	2300      	movs	r3, #0
 80090b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	885b      	ldrh	r3, [r3, #2]
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	4b4c      	ldr	r3, [pc, #304]	; (80091ec <USBD_SetConfig+0x148>)
 80090ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090bc:	4b4b      	ldr	r3, [pc, #300]	; (80091ec <USBD_SetConfig+0x148>)
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d905      	bls.n	80090d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f96c 	bl	80093a4 <USBD_CtlError>
    return USBD_FAIL;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e088      	b.n	80091e2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d002      	beq.n	80090e2 <USBD_SetConfig+0x3e>
 80090dc:	2b03      	cmp	r3, #3
 80090de:	d025      	beq.n	800912c <USBD_SetConfig+0x88>
 80090e0:	e071      	b.n	80091c6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80090e2:	4b42      	ldr	r3, [pc, #264]	; (80091ec <USBD_SetConfig+0x148>)
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d01c      	beq.n	8009124 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80090ea:	4b40      	ldr	r3, [pc, #256]	; (80091ec <USBD_SetConfig+0x148>)
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	461a      	mov	r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090f4:	4b3d      	ldr	r3, [pc, #244]	; (80091ec <USBD_SetConfig+0x148>)
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	4619      	mov	r1, r3
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f7ff f948 	bl	8008390 <USBD_SetClassConfig>
 8009100:	4603      	mov	r3, r0
 8009102:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009104:	7bfb      	ldrb	r3, [r7, #15]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d004      	beq.n	8009114 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 f949 	bl	80093a4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009112:	e065      	b.n	80091e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fa10 	bl	800953a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2203      	movs	r2, #3
 800911e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009122:	e05d      	b.n	80091e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fa08 	bl	800953a <USBD_CtlSendStatus>
      break;
 800912a:	e059      	b.n	80091e0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800912c:	4b2f      	ldr	r3, [pc, #188]	; (80091ec <USBD_SetConfig+0x148>)
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d112      	bne.n	800915a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2202      	movs	r2, #2
 8009138:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800913c:	4b2b      	ldr	r3, [pc, #172]	; (80091ec <USBD_SetConfig+0x148>)
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	461a      	mov	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009146:	4b29      	ldr	r3, [pc, #164]	; (80091ec <USBD_SetConfig+0x148>)
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	4619      	mov	r1, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7ff f93b 	bl	80083c8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 f9f1 	bl	800953a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009158:	e042      	b.n	80091e0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800915a:	4b24      	ldr	r3, [pc, #144]	; (80091ec <USBD_SetConfig+0x148>)
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	429a      	cmp	r2, r3
 8009166:	d02a      	beq.n	80091be <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	b2db      	uxtb	r3, r3
 800916e:	4619      	mov	r1, r3
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f7ff f929 	bl	80083c8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009176:	4b1d      	ldr	r3, [pc, #116]	; (80091ec <USBD_SetConfig+0x148>)
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	461a      	mov	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009180:	4b1a      	ldr	r3, [pc, #104]	; (80091ec <USBD_SetConfig+0x148>)
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	4619      	mov	r1, r3
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7ff f902 	bl	8008390 <USBD_SetClassConfig>
 800918c:	4603      	mov	r3, r0
 800918e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009190:	7bfb      	ldrb	r3, [r7, #15]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00f      	beq.n	80091b6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009196:	6839      	ldr	r1, [r7, #0]
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 f903 	bl	80093a4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	685b      	ldr	r3, [r3, #4]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	4619      	mov	r1, r3
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7ff f90e 	bl	80083c8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2202      	movs	r2, #2
 80091b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80091b4:	e014      	b.n	80091e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f9bf 	bl	800953a <USBD_CtlSendStatus>
      break;
 80091bc:	e010      	b.n	80091e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f9bb 	bl	800953a <USBD_CtlSendStatus>
      break;
 80091c4:	e00c      	b.n	80091e0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f8eb 	bl	80093a4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091ce:	4b07      	ldr	r3, [pc, #28]	; (80091ec <USBD_SetConfig+0x148>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	4619      	mov	r1, r3
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7ff f8f7 	bl	80083c8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80091da:	2303      	movs	r3, #3
 80091dc:	73fb      	strb	r3, [r7, #15]
      break;
 80091de:	bf00      	nop
  }

  return ret;
 80091e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	2000061e 	.word	0x2000061e

080091f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	88db      	ldrh	r3, [r3, #6]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d004      	beq.n	800920c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 f8cd 	bl	80093a4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800920a:	e023      	b.n	8009254 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b02      	cmp	r3, #2
 8009216:	dc02      	bgt.n	800921e <USBD_GetConfig+0x2e>
 8009218:	2b00      	cmp	r3, #0
 800921a:	dc03      	bgt.n	8009224 <USBD_GetConfig+0x34>
 800921c:	e015      	b.n	800924a <USBD_GetConfig+0x5a>
 800921e:	2b03      	cmp	r3, #3
 8009220:	d00b      	beq.n	800923a <USBD_GetConfig+0x4a>
 8009222:	e012      	b.n	800924a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	3308      	adds	r3, #8
 800922e:	2201      	movs	r2, #1
 8009230:	4619      	mov	r1, r3
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f927 	bl	8009486 <USBD_CtlSendData>
        break;
 8009238:	e00c      	b.n	8009254 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	3304      	adds	r3, #4
 800923e:	2201      	movs	r2, #1
 8009240:	4619      	mov	r1, r3
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f91f 	bl	8009486 <USBD_CtlSendData>
        break;
 8009248:	e004      	b.n	8009254 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800924a:	6839      	ldr	r1, [r7, #0]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f8a9 	bl	80093a4 <USBD_CtlError>
        break;
 8009252:	bf00      	nop
}
 8009254:	bf00      	nop
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800926c:	b2db      	uxtb	r3, r3
 800926e:	3b01      	subs	r3, #1
 8009270:	2b02      	cmp	r3, #2
 8009272:	d81e      	bhi.n	80092b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	88db      	ldrh	r3, [r3, #6]
 8009278:	2b02      	cmp	r3, #2
 800927a:	d004      	beq.n	8009286 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f890 	bl	80093a4 <USBD_CtlError>
        break;
 8009284:	e01a      	b.n	80092bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2201      	movs	r2, #1
 800928a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009292:	2b00      	cmp	r3, #0
 8009294:	d005      	beq.n	80092a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	f043 0202 	orr.w	r2, r3, #2
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	330c      	adds	r3, #12
 80092a6:	2202      	movs	r2, #2
 80092a8:	4619      	mov	r1, r3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f8eb 	bl	8009486 <USBD_CtlSendData>
      break;
 80092b0:	e004      	b.n	80092bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f875 	bl	80093a4 <USBD_CtlError>
      break;
 80092ba:	bf00      	nop
  }
}
 80092bc:	bf00      	nop
 80092be:	3708      	adds	r7, #8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	885b      	ldrh	r3, [r3, #2]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d106      	bne.n	80092e4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f92b 	bl	800953a <USBD_CtlSendStatus>
  }
}
 80092e4:	bf00      	nop
 80092e6:	3708      	adds	r7, #8
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	2b02      	cmp	r3, #2
 8009302:	d80b      	bhi.n	800931c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	885b      	ldrh	r3, [r3, #2]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d10c      	bne.n	8009326 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f910 	bl	800953a <USBD_CtlSendStatus>
      }
      break;
 800931a:	e004      	b.n	8009326 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 f840 	bl	80093a4 <USBD_CtlError>
      break;
 8009324:	e000      	b.n	8009328 <USBD_ClrFeature+0x3c>
      break;
 8009326:	bf00      	nop
  }
}
 8009328:	bf00      	nop
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	781a      	ldrb	r2, [r3, #0]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	3301      	adds	r3, #1
 800934a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	781a      	ldrb	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	3301      	adds	r3, #1
 8009358:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f7ff fabb 	bl	80088d6 <SWAPBYTE>
 8009360:	4603      	mov	r3, r0
 8009362:	461a      	mov	r2, r3
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3301      	adds	r3, #1
 800936c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	3301      	adds	r3, #1
 8009372:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f7ff faae 	bl	80088d6 <SWAPBYTE>
 800937a:	4603      	mov	r3, r0
 800937c:	461a      	mov	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	3301      	adds	r3, #1
 8009386:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3301      	adds	r3, #1
 800938c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800938e:	68f8      	ldr	r0, [r7, #12]
 8009390:	f7ff faa1 	bl	80088d6 <SWAPBYTE>
 8009394:	4603      	mov	r3, r0
 8009396:	461a      	mov	r2, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	80da      	strh	r2, [r3, #6]
}
 800939c:	bf00      	nop
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80093ae:	2180      	movs	r1, #128	; 0x80
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 fcd1 	bl	8009d58 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80093b6:	2100      	movs	r1, #0
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 fccd 	bl	8009d58 <USBD_LL_StallEP>
}
 80093be:	bf00      	nop
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80093c6:	b580      	push	{r7, lr}
 80093c8:	b086      	sub	sp, #24
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	60f8      	str	r0, [r7, #12]
 80093ce:	60b9      	str	r1, [r7, #8]
 80093d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d036      	beq.n	800944a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80093e0:	6938      	ldr	r0, [r7, #16]
 80093e2:	f000 f836 	bl	8009452 <USBD_GetLen>
 80093e6:	4603      	mov	r3, r0
 80093e8:	3301      	adds	r3, #1
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	005b      	lsls	r3, r3, #1
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	4413      	add	r3, r2
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	7812      	ldrb	r2, [r2, #0]
 80093fe:	701a      	strb	r2, [r3, #0]
  idx++;
 8009400:	7dfb      	ldrb	r3, [r7, #23]
 8009402:	3301      	adds	r3, #1
 8009404:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009406:	7dfb      	ldrb	r3, [r7, #23]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	4413      	add	r3, r2
 800940c:	2203      	movs	r2, #3
 800940e:	701a      	strb	r2, [r3, #0]
  idx++;
 8009410:	7dfb      	ldrb	r3, [r7, #23]
 8009412:	3301      	adds	r3, #1
 8009414:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009416:	e013      	b.n	8009440 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009418:	7dfb      	ldrb	r3, [r7, #23]
 800941a:	68ba      	ldr	r2, [r7, #8]
 800941c:	4413      	add	r3, r2
 800941e:	693a      	ldr	r2, [r7, #16]
 8009420:	7812      	ldrb	r2, [r2, #0]
 8009422:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	3301      	adds	r3, #1
 8009428:	613b      	str	r3, [r7, #16]
    idx++;
 800942a:	7dfb      	ldrb	r3, [r7, #23]
 800942c:	3301      	adds	r3, #1
 800942e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009430:	7dfb      	ldrb	r3, [r7, #23]
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	4413      	add	r3, r2
 8009436:	2200      	movs	r2, #0
 8009438:	701a      	strb	r2, [r3, #0]
    idx++;
 800943a:	7dfb      	ldrb	r3, [r7, #23]
 800943c:	3301      	adds	r3, #1
 800943e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d1e7      	bne.n	8009418 <USBD_GetString+0x52>
 8009448:	e000      	b.n	800944c <USBD_GetString+0x86>
    return;
 800944a:	bf00      	nop
  }
}
 800944c:	3718      	adds	r7, #24
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009452:	b480      	push	{r7}
 8009454:	b085      	sub	sp, #20
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800945a:	2300      	movs	r3, #0
 800945c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009462:	e005      	b.n	8009470 <USBD_GetLen+0x1e>
  {
    len++;
 8009464:	7bfb      	ldrb	r3, [r7, #15]
 8009466:	3301      	adds	r3, #1
 8009468:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	3301      	adds	r3, #1
 800946e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1f5      	bne.n	8009464 <USBD_GetLen+0x12>
  }

  return len;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3714      	adds	r7, #20
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b084      	sub	sp, #16
 800948a:	af00      	add	r7, sp, #0
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2202      	movs	r2, #2
 8009496:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	2100      	movs	r1, #0
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f000 fcdc 	bl	8009e6a <USBD_LL_Transmit>

  return USBD_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	60b9      	str	r1, [r7, #8]
 80094c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	2100      	movs	r1, #0
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 fccb 	bl	8009e6a <USBD_LL_Transmit>

  return USBD_OK;
 80094d4:	2300      	movs	r3, #0
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	60b9      	str	r1, [r7, #8]
 80094e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2203      	movs	r2, #3
 80094ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	2100      	movs	r1, #0
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 fccf 	bl	8009eac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68ba      	ldr	r2, [r7, #8]
 8009528:	2100      	movs	r1, #0
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f000 fcbe 	bl	8009eac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b082      	sub	sp, #8
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2204      	movs	r2, #4
 8009546:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800954a:	2300      	movs	r3, #0
 800954c:	2200      	movs	r2, #0
 800954e:	2100      	movs	r1, #0
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 fc8a 	bl	8009e6a <USBD_LL_Transmit>

  return USBD_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3708      	adds	r7, #8
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2205      	movs	r2, #5
 800956c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009570:	2300      	movs	r3, #0
 8009572:	2200      	movs	r2, #0
 8009574:	2100      	movs	r1, #0
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fc98 	bl	8009eac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
	...

08009588 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800958c:	2200      	movs	r2, #0
 800958e:	4912      	ldr	r1, [pc, #72]	; (80095d8 <MX_USB_DEVICE_Init+0x50>)
 8009590:	4812      	ldr	r0, [pc, #72]	; (80095dc <MX_USB_DEVICE_Init+0x54>)
 8009592:	f7fe fe8f 	bl	80082b4 <USBD_Init>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800959c:	f7f8 f90e 	bl	80017bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80095a0:	490f      	ldr	r1, [pc, #60]	; (80095e0 <MX_USB_DEVICE_Init+0x58>)
 80095a2:	480e      	ldr	r0, [pc, #56]	; (80095dc <MX_USB_DEVICE_Init+0x54>)
 80095a4:	f7fe feb6 	bl	8008314 <USBD_RegisterClass>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80095ae:	f7f8 f905 	bl	80017bc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80095b2:	490c      	ldr	r1, [pc, #48]	; (80095e4 <MX_USB_DEVICE_Init+0x5c>)
 80095b4:	4809      	ldr	r0, [pc, #36]	; (80095dc <MX_USB_DEVICE_Init+0x54>)
 80095b6:	f7fe fe07 	bl	80081c8 <USBD_CDC_RegisterInterface>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d001      	beq.n	80095c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80095c0:	f7f8 f8fc 	bl	80017bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80095c4:	4805      	ldr	r0, [pc, #20]	; (80095dc <MX_USB_DEVICE_Init+0x54>)
 80095c6:	f7fe fecc 	bl	8008362 <USBD_Start>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80095d0:	f7f8 f8f4 	bl	80017bc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80095d4:	bf00      	nop
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	20000138 	.word	0x20000138
 80095dc:	200009d4 	.word	0x200009d4
 80095e0:	20000020 	.word	0x20000020
 80095e4:	20000124 	.word	0x20000124

080095e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80095ec:	2200      	movs	r2, #0
 80095ee:	4905      	ldr	r1, [pc, #20]	; (8009604 <CDC_Init_FS+0x1c>)
 80095f0:	4805      	ldr	r0, [pc, #20]	; (8009608 <CDC_Init_FS+0x20>)
 80095f2:	f7fe fdfe 	bl	80081f2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80095f6:	4905      	ldr	r1, [pc, #20]	; (800960c <CDC_Init_FS+0x24>)
 80095f8:	4803      	ldr	r0, [pc, #12]	; (8009608 <CDC_Init_FS+0x20>)
 80095fa:	f7fe fe18 	bl	800822e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80095fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009600:	4618      	mov	r0, r3
 8009602:	bd80      	pop	{r7, pc}
 8009604:	200014a4 	.word	0x200014a4
 8009608:	200009d4 	.word	0x200009d4
 800960c:	20000ca4 	.word	0x20000ca4

08009610 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009610:	b480      	push	{r7}
 8009612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009614:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009616:	4618      	mov	r0, r3
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
 8009626:	4603      	mov	r3, r0
 8009628:	6039      	str	r1, [r7, #0]
 800962a:	71fb      	strb	r3, [r7, #7]
 800962c:	4613      	mov	r3, r2
 800962e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	2b23      	cmp	r3, #35	; 0x23
 8009634:	d84a      	bhi.n	80096cc <CDC_Control_FS+0xac>
 8009636:	a201      	add	r2, pc, #4	; (adr r2, 800963c <CDC_Control_FS+0x1c>)
 8009638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800963c:	080096cd 	.word	0x080096cd
 8009640:	080096cd 	.word	0x080096cd
 8009644:	080096cd 	.word	0x080096cd
 8009648:	080096cd 	.word	0x080096cd
 800964c:	080096cd 	.word	0x080096cd
 8009650:	080096cd 	.word	0x080096cd
 8009654:	080096cd 	.word	0x080096cd
 8009658:	080096cd 	.word	0x080096cd
 800965c:	080096cd 	.word	0x080096cd
 8009660:	080096cd 	.word	0x080096cd
 8009664:	080096cd 	.word	0x080096cd
 8009668:	080096cd 	.word	0x080096cd
 800966c:	080096cd 	.word	0x080096cd
 8009670:	080096cd 	.word	0x080096cd
 8009674:	080096cd 	.word	0x080096cd
 8009678:	080096cd 	.word	0x080096cd
 800967c:	080096cd 	.word	0x080096cd
 8009680:	080096cd 	.word	0x080096cd
 8009684:	080096cd 	.word	0x080096cd
 8009688:	080096cd 	.word	0x080096cd
 800968c:	080096cd 	.word	0x080096cd
 8009690:	080096cd 	.word	0x080096cd
 8009694:	080096cd 	.word	0x080096cd
 8009698:	080096cd 	.word	0x080096cd
 800969c:	080096cd 	.word	0x080096cd
 80096a0:	080096cd 	.word	0x080096cd
 80096a4:	080096cd 	.word	0x080096cd
 80096a8:	080096cd 	.word	0x080096cd
 80096ac:	080096cd 	.word	0x080096cd
 80096b0:	080096cd 	.word	0x080096cd
 80096b4:	080096cd 	.word	0x080096cd
 80096b8:	080096cd 	.word	0x080096cd
 80096bc:	080096cd 	.word	0x080096cd
 80096c0:	080096cd 	.word	0x080096cd
 80096c4:	080096cd 	.word	0x080096cd
 80096c8:	080096cd 	.word	0x080096cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80096cc:	bf00      	nop
  }

  return (USBD_OK);
 80096ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80096e6:	6879      	ldr	r1, [r7, #4]
 80096e8:	480f      	ldr	r0, [pc, #60]	; (8009728 <CDC_Receive_FS+0x4c>)
 80096ea:	f7fe fda0 	bl	800822e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80096ee:	480e      	ldr	r0, [pc, #56]	; (8009728 <CDC_Receive_FS+0x4c>)
 80096f0:	f7fe fdb6 	bl	8008260 <USBD_CDC_ReceivePacket>

  memset (buffer, '\0', 64);  // clear the buffer
 80096f4:	2240      	movs	r2, #64	; 0x40
 80096f6:	2100      	movs	r1, #0
 80096f8:	480c      	ldr	r0, [pc, #48]	; (800972c <CDC_Receive_FS+0x50>)
 80096fa:	f000 fc87 	bl	800a00c <memset>
  uint8_t len = (uint8_t)*Len;
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	73fb      	strb	r3, [r7, #15]
  memcpy(buffer, Buf, len);  // copy the data to the buffer
 8009704:	7bfb      	ldrb	r3, [r7, #15]
 8009706:	461a      	mov	r2, r3
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	4808      	ldr	r0, [pc, #32]	; (800972c <CDC_Receive_FS+0x50>)
 800970c:	f000 fc70 	bl	8009ff0 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 8009710:	7bfb      	ldrb	r3, [r7, #15]
 8009712:	461a      	mov	r2, r3
 8009714:	2100      	movs	r1, #0
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 fc78 	bl	800a00c <memset>

  return (USBD_OK);
 800971c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	200009d4 	.word	0x200009d4
 800972c:	2000093c 	.word	0x2000093c

08009730 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009730:	b480      	push	{r7}
 8009732:	b087      	sub	sp, #28
 8009734:	af00      	add	r7, sp, #0
 8009736:	60f8      	str	r0, [r7, #12]
 8009738:	60b9      	str	r1, [r7, #8]
 800973a:	4613      	mov	r3, r2
 800973c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009742:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009746:	4618      	mov	r0, r3
 8009748:	371c      	adds	r7, #28
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
	...

08009754 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009754:	b480      	push	{r7}
 8009756:	b083      	sub	sp, #12
 8009758:	af00      	add	r7, sp, #0
 800975a:	4603      	mov	r3, r0
 800975c:	6039      	str	r1, [r7, #0]
 800975e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	2212      	movs	r2, #18
 8009764:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009766:	4b03      	ldr	r3, [pc, #12]	; (8009774 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009768:	4618      	mov	r0, r3
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr
 8009774:	20000154 	.word	0x20000154

08009778 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	4603      	mov	r3, r0
 8009780:	6039      	str	r1, [r7, #0]
 8009782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	2204      	movs	r2, #4
 8009788:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800978a:	4b03      	ldr	r3, [pc, #12]	; (8009798 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr
 8009798:	20000168 	.word	0x20000168

0800979c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	4603      	mov	r3, r0
 80097a4:	6039      	str	r1, [r7, #0]
 80097a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097a8:	79fb      	ldrb	r3, [r7, #7]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d105      	bne.n	80097ba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	4907      	ldr	r1, [pc, #28]	; (80097d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80097b2:	4808      	ldr	r0, [pc, #32]	; (80097d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80097b4:	f7ff fe07 	bl	80093c6 <USBD_GetString>
 80097b8:	e004      	b.n	80097c4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	4904      	ldr	r1, [pc, #16]	; (80097d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80097be:	4805      	ldr	r0, [pc, #20]	; (80097d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80097c0:	f7ff fe01 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097c4:	4b02      	ldr	r3, [pc, #8]	; (80097d0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3708      	adds	r7, #8
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	20001ca4 	.word	0x20001ca4
 80097d4:	0800a210 	.word	0x0800a210

080097d8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	4603      	mov	r3, r0
 80097e0:	6039      	str	r1, [r7, #0]
 80097e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80097e4:	683a      	ldr	r2, [r7, #0]
 80097e6:	4904      	ldr	r1, [pc, #16]	; (80097f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80097e8:	4804      	ldr	r0, [pc, #16]	; (80097fc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80097ea:	f7ff fdec 	bl	80093c6 <USBD_GetString>
  return USBD_StrDesc;
 80097ee:	4b02      	ldr	r3, [pc, #8]	; (80097f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3708      	adds	r7, #8
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	20001ca4 	.word	0x20001ca4
 80097fc:	0800a224 	.word	0x0800a224

08009800 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	4603      	mov	r3, r0
 8009808:	6039      	str	r1, [r7, #0]
 800980a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	221a      	movs	r2, #26
 8009810:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009812:	f000 f843 	bl	800989c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009816:	4b02      	ldr	r3, [pc, #8]	; (8009820 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009818:	4618      	mov	r0, r3
 800981a:	3708      	adds	r7, #8
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	2000016c 	.word	0x2000016c

08009824 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	4603      	mov	r3, r0
 800982c:	6039      	str	r1, [r7, #0]
 800982e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009830:	79fb      	ldrb	r3, [r7, #7]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d105      	bne.n	8009842 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009836:	683a      	ldr	r2, [r7, #0]
 8009838:	4907      	ldr	r1, [pc, #28]	; (8009858 <USBD_FS_ConfigStrDescriptor+0x34>)
 800983a:	4808      	ldr	r0, [pc, #32]	; (800985c <USBD_FS_ConfigStrDescriptor+0x38>)
 800983c:	f7ff fdc3 	bl	80093c6 <USBD_GetString>
 8009840:	e004      	b.n	800984c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009842:	683a      	ldr	r2, [r7, #0]
 8009844:	4904      	ldr	r1, [pc, #16]	; (8009858 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009846:	4805      	ldr	r0, [pc, #20]	; (800985c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009848:	f7ff fdbd 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800984c:	4b02      	ldr	r3, [pc, #8]	; (8009858 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800984e:	4618      	mov	r0, r3
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	20001ca4 	.word	0x20001ca4
 800985c:	0800a238 	.word	0x0800a238

08009860 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	4603      	mov	r3, r0
 8009868:	6039      	str	r1, [r7, #0]
 800986a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800986c:	79fb      	ldrb	r3, [r7, #7]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d105      	bne.n	800987e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009872:	683a      	ldr	r2, [r7, #0]
 8009874:	4907      	ldr	r1, [pc, #28]	; (8009894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009876:	4808      	ldr	r0, [pc, #32]	; (8009898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009878:	f7ff fda5 	bl	80093c6 <USBD_GetString>
 800987c:	e004      	b.n	8009888 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800987e:	683a      	ldr	r2, [r7, #0]
 8009880:	4904      	ldr	r1, [pc, #16]	; (8009894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009882:	4805      	ldr	r0, [pc, #20]	; (8009898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009884:	f7ff fd9f 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009888:	4b02      	ldr	r3, [pc, #8]	; (8009894 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800988a:	4618      	mov	r0, r3
 800988c:	3708      	adds	r7, #8
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	20001ca4 	.word	0x20001ca4
 8009898:	0800a244 	.word	0x0800a244

0800989c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80098a2:	4b0f      	ldr	r3, [pc, #60]	; (80098e0 <Get_SerialNum+0x44>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80098a8:	4b0e      	ldr	r3, [pc, #56]	; (80098e4 <Get_SerialNum+0x48>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80098ae:	4b0e      	ldr	r3, [pc, #56]	; (80098e8 <Get_SerialNum+0x4c>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	4413      	add	r3, r2
 80098ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d009      	beq.n	80098d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098c2:	2208      	movs	r2, #8
 80098c4:	4909      	ldr	r1, [pc, #36]	; (80098ec <Get_SerialNum+0x50>)
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f000 f814 	bl	80098f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098cc:	2204      	movs	r2, #4
 80098ce:	4908      	ldr	r1, [pc, #32]	; (80098f0 <Get_SerialNum+0x54>)
 80098d0:	68b8      	ldr	r0, [r7, #8]
 80098d2:	f000 f80f 	bl	80098f4 <IntToUnicode>
  }
}
 80098d6:	bf00      	nop
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
 80098de:	bf00      	nop
 80098e0:	1fff7a10 	.word	0x1fff7a10
 80098e4:	1fff7a14 	.word	0x1fff7a14
 80098e8:	1fff7a18 	.word	0x1fff7a18
 80098ec:	2000016e 	.word	0x2000016e
 80098f0:	2000017e 	.word	0x2000017e

080098f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b087      	sub	sp, #28
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	4613      	mov	r3, r2
 8009900:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009902:	2300      	movs	r3, #0
 8009904:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009906:	2300      	movs	r3, #0
 8009908:	75fb      	strb	r3, [r7, #23]
 800990a:	e027      	b.n	800995c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	0f1b      	lsrs	r3, r3, #28
 8009910:	2b09      	cmp	r3, #9
 8009912:	d80b      	bhi.n	800992c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	0f1b      	lsrs	r3, r3, #28
 8009918:	b2da      	uxtb	r2, r3
 800991a:	7dfb      	ldrb	r3, [r7, #23]
 800991c:	005b      	lsls	r3, r3, #1
 800991e:	4619      	mov	r1, r3
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	440b      	add	r3, r1
 8009924:	3230      	adds	r2, #48	; 0x30
 8009926:	b2d2      	uxtb	r2, r2
 8009928:	701a      	strb	r2, [r3, #0]
 800992a:	e00a      	b.n	8009942 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	0f1b      	lsrs	r3, r3, #28
 8009930:	b2da      	uxtb	r2, r3
 8009932:	7dfb      	ldrb	r3, [r7, #23]
 8009934:	005b      	lsls	r3, r3, #1
 8009936:	4619      	mov	r1, r3
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	440b      	add	r3, r1
 800993c:	3237      	adds	r2, #55	; 0x37
 800993e:	b2d2      	uxtb	r2, r2
 8009940:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	011b      	lsls	r3, r3, #4
 8009946:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009948:	7dfb      	ldrb	r3, [r7, #23]
 800994a:	005b      	lsls	r3, r3, #1
 800994c:	3301      	adds	r3, #1
 800994e:	68ba      	ldr	r2, [r7, #8]
 8009950:	4413      	add	r3, r2
 8009952:	2200      	movs	r2, #0
 8009954:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009956:	7dfb      	ldrb	r3, [r7, #23]
 8009958:	3301      	adds	r3, #1
 800995a:	75fb      	strb	r3, [r7, #23]
 800995c:	7dfa      	ldrb	r2, [r7, #23]
 800995e:	79fb      	ldrb	r3, [r7, #7]
 8009960:	429a      	cmp	r2, r3
 8009962:	d3d3      	bcc.n	800990c <IntToUnicode+0x18>
  }
}
 8009964:	bf00      	nop
 8009966:	bf00      	nop
 8009968:	371c      	adds	r7, #28
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
	...

08009974 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b08a      	sub	sp, #40	; 0x28
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800997c:	f107 0314 	add.w	r3, r7, #20
 8009980:	2200      	movs	r2, #0
 8009982:	601a      	str	r2, [r3, #0]
 8009984:	605a      	str	r2, [r3, #4]
 8009986:	609a      	str	r2, [r3, #8]
 8009988:	60da      	str	r2, [r3, #12]
 800998a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009994:	d13a      	bne.n	8009a0c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009996:	2300      	movs	r3, #0
 8009998:	613b      	str	r3, [r7, #16]
 800999a:	4b1e      	ldr	r3, [pc, #120]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 800999c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800999e:	4a1d      	ldr	r2, [pc, #116]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099a0:	f043 0301 	orr.w	r3, r3, #1
 80099a4:	6313      	str	r3, [r2, #48]	; 0x30
 80099a6:	4b1b      	ldr	r3, [pc, #108]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	613b      	str	r3, [r7, #16]
 80099b0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80099b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80099b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099b8:	2302      	movs	r3, #2
 80099ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099bc:	2300      	movs	r3, #0
 80099be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80099c0:	2303      	movs	r3, #3
 80099c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80099c4:	230a      	movs	r3, #10
 80099c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80099c8:	f107 0314 	add.w	r3, r7, #20
 80099cc:	4619      	mov	r1, r3
 80099ce:	4812      	ldr	r0, [pc, #72]	; (8009a18 <HAL_PCD_MspInit+0xa4>)
 80099d0:	f7f9 fbf4 	bl	80031bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80099d4:	4b0f      	ldr	r3, [pc, #60]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099d8:	4a0e      	ldr	r2, [pc, #56]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099de:	6353      	str	r3, [r2, #52]	; 0x34
 80099e0:	2300      	movs	r3, #0
 80099e2:	60fb      	str	r3, [r7, #12]
 80099e4:	4b0b      	ldr	r3, [pc, #44]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099e8:	4a0a      	ldr	r2, [pc, #40]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80099ee:	6453      	str	r3, [r2, #68]	; 0x44
 80099f0:	4b08      	ldr	r3, [pc, #32]	; (8009a14 <HAL_PCD_MspInit+0xa0>)
 80099f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099f8:	60fb      	str	r3, [r7, #12]
 80099fa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80099fc:	2200      	movs	r2, #0
 80099fe:	2100      	movs	r1, #0
 8009a00:	2043      	movs	r0, #67	; 0x43
 8009a02:	f7f9 fba4 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009a06:	2043      	movs	r0, #67	; 0x43
 8009a08:	f7f9 fbbd 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009a0c:	bf00      	nop
 8009a0e:	3728      	adds	r7, #40	; 0x28
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	40023800 	.word	0x40023800
 8009a18:	40020000 	.word	0x40020000

08009a1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009a30:	4619      	mov	r1, r3
 8009a32:	4610      	mov	r0, r2
 8009a34:	f7fe fce0 	bl	80083f8 <USBD_LL_SetupStage>
}
 8009a38:	bf00      	nop
 8009a3a:	3708      	adds	r7, #8
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	460b      	mov	r3, r1
 8009a4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009a52:	78fa      	ldrb	r2, [r7, #3]
 8009a54:	6879      	ldr	r1, [r7, #4]
 8009a56:	4613      	mov	r3, r2
 8009a58:	00db      	lsls	r3, r3, #3
 8009a5a:	1a9b      	subs	r3, r3, r2
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	440b      	add	r3, r1
 8009a60:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	78fb      	ldrb	r3, [r7, #3]
 8009a68:	4619      	mov	r1, r3
 8009a6a:	f7fe fd1a 	bl	80084a2 <USBD_LL_DataOutStage>
}
 8009a6e:	bf00      	nop
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b082      	sub	sp, #8
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	460b      	mov	r3, r1
 8009a80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009a88:	78fa      	ldrb	r2, [r7, #3]
 8009a8a:	6879      	ldr	r1, [r7, #4]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	440b      	add	r3, r1
 8009a96:	3348      	adds	r3, #72	; 0x48
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	78fb      	ldrb	r3, [r7, #3]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	f7fe fd63 	bl	8008568 <USBD_LL_DataInStage>
}
 8009aa2:	bf00      	nop
 8009aa4:	3708      	adds	r7, #8
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}

08009aaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b082      	sub	sp, #8
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7fe fe77 	bl	80087ac <USBD_LL_SOF>
}
 8009abe:	bf00      	nop
 8009ac0:	3708      	adds	r7, #8
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b084      	sub	sp, #16
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d102      	bne.n	8009ae0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009ada:	2300      	movs	r3, #0
 8009adc:	73fb      	strb	r3, [r7, #15]
 8009ade:	e008      	b.n	8009af2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	2b02      	cmp	r3, #2
 8009ae6:	d102      	bne.n	8009aee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	73fb      	strb	r3, [r7, #15]
 8009aec:	e001      	b.n	8009af2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009aee:	f7f7 fe65 	bl	80017bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009af8:	7bfa      	ldrb	r2, [r7, #15]
 8009afa:	4611      	mov	r1, r2
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fe fe17 	bl	8008730 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fe fdc3 	bl	8008694 <USBD_LL_Reset>
}
 8009b0e:	bf00      	nop
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
	...

08009b18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b082      	sub	sp, #8
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b26:	4618      	mov	r0, r3
 8009b28:	f7fe fe12 	bl	8008750 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	6812      	ldr	r2, [r2, #0]
 8009b3a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009b3e:	f043 0301 	orr.w	r3, r3, #1
 8009b42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6a1b      	ldr	r3, [r3, #32]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d005      	beq.n	8009b58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b4c:	4b04      	ldr	r3, [pc, #16]	; (8009b60 <HAL_PCD_SuspendCallback+0x48>)
 8009b4e:	691b      	ldr	r3, [r3, #16]
 8009b50:	4a03      	ldr	r2, [pc, #12]	; (8009b60 <HAL_PCD_SuspendCallback+0x48>)
 8009b52:	f043 0306 	orr.w	r3, r3, #6
 8009b56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009b58:	bf00      	nop
 8009b5a:	3708      	adds	r7, #8
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	e000ed00 	.word	0xe000ed00

08009b64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7fe fe02 	bl	800877c <USBD_LL_Resume>
}
 8009b78:	bf00      	nop
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	460b      	mov	r3, r1
 8009b8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b92:	78fa      	ldrb	r2, [r7, #3]
 8009b94:	4611      	mov	r1, r2
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7fe fe50 	bl	800883c <USBD_LL_IsoOUTIncomplete>
}
 8009b9c:	bf00      	nop
 8009b9e:	3708      	adds	r7, #8
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009bb6:	78fa      	ldrb	r2, [r7, #3]
 8009bb8:	4611      	mov	r1, r2
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fe fe18 	bl	80087f0 <USBD_LL_IsoINIncomplete>
}
 8009bc0:	bf00      	nop
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fe fe56 	bl	8008888 <USBD_LL_DevConnected>
}
 8009bdc:	bf00      	nop
 8009bde:	3708      	adds	r7, #8
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f7fe fe53 	bl	800889e <USBD_LL_DevDisconnected>
}
 8009bf8:	bf00      	nop
 8009bfa:	3708      	adds	r7, #8
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d13c      	bne.n	8009c8a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009c10:	4a20      	ldr	r2, [pc, #128]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4a1e      	ldr	r2, [pc, #120]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c1c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009c20:	4b1c      	ldr	r3, [pc, #112]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009c26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009c28:	4b1a      	ldr	r3, [pc, #104]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c2a:	2204      	movs	r2, #4
 8009c2c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009c2e:	4b19      	ldr	r3, [pc, #100]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c30:	2202      	movs	r2, #2
 8009c32:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009c34:	4b17      	ldr	r3, [pc, #92]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c36:	2200      	movs	r2, #0
 8009c38:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009c3a:	4b16      	ldr	r3, [pc, #88]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c3c:	2202      	movs	r2, #2
 8009c3e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009c40:	4b14      	ldr	r3, [pc, #80]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c42:	2200      	movs	r2, #0
 8009c44:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009c46:	4b13      	ldr	r3, [pc, #76]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009c4c:	4b11      	ldr	r3, [pc, #68]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c4e:	2200      	movs	r2, #0
 8009c50:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009c52:	4b10      	ldr	r3, [pc, #64]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009c58:	4b0e      	ldr	r3, [pc, #56]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009c5e:	480d      	ldr	r0, [pc, #52]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c60:	f7fa ff01 	bl	8004a66 <HAL_PCD_Init>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d001      	beq.n	8009c6e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009c6a:	f7f7 fda7 	bl	80017bc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009c6e:	2180      	movs	r1, #128	; 0x80
 8009c70:	4808      	ldr	r0, [pc, #32]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c72:	f7fc f85e 	bl	8005d32 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009c76:	2240      	movs	r2, #64	; 0x40
 8009c78:	2100      	movs	r1, #0
 8009c7a:	4806      	ldr	r0, [pc, #24]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c7c:	f7fc f812 	bl	8005ca4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009c80:	2280      	movs	r2, #128	; 0x80
 8009c82:	2101      	movs	r1, #1
 8009c84:	4803      	ldr	r0, [pc, #12]	; (8009c94 <USBD_LL_Init+0x94>)
 8009c86:	f7fc f80d 	bl	8005ca4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3708      	adds	r7, #8
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	20001ea4 	.word	0x20001ea4

08009c98 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7fa fff6 	bl	8004ca0 <HAL_PCD_Start>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cb8:	7bfb      	ldrb	r3, [r7, #15]
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 f942 	bl	8009f44 <USBD_Get_USB_Status>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3710      	adds	r7, #16
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b084      	sub	sp, #16
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
 8009cd6:	4608      	mov	r0, r1
 8009cd8:	4611      	mov	r1, r2
 8009cda:	461a      	mov	r2, r3
 8009cdc:	4603      	mov	r3, r0
 8009cde:	70fb      	strb	r3, [r7, #3]
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	70bb      	strb	r3, [r7, #2]
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009cf6:	78bb      	ldrb	r3, [r7, #2]
 8009cf8:	883a      	ldrh	r2, [r7, #0]
 8009cfa:	78f9      	ldrb	r1, [r7, #3]
 8009cfc:	f7fb fbda 	bl	80054b4 <HAL_PCD_EP_Open>
 8009d00:	4603      	mov	r3, r0
 8009d02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d04:	7bfb      	ldrb	r3, [r7, #15]
 8009d06:	4618      	mov	r0, r3
 8009d08:	f000 f91c 	bl	8009f44 <USBD_Get_USB_Status>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d10:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b084      	sub	sp, #16
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	460b      	mov	r3, r1
 8009d24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009d34:	78fa      	ldrb	r2, [r7, #3]
 8009d36:	4611      	mov	r1, r2
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f7fb fc23 	bl	8005584 <HAL_PCD_EP_Close>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d42:	7bfb      	ldrb	r3, [r7, #15]
 8009d44:	4618      	mov	r0, r3
 8009d46:	f000 f8fd 	bl	8009f44 <USBD_Get_USB_Status>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	460b      	mov	r3, r1
 8009d62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d64:	2300      	movs	r3, #0
 8009d66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009d72:	78fa      	ldrb	r2, [r7, #3]
 8009d74:	4611      	mov	r1, r2
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7fb fcfb 	bl	8005772 <HAL_PCD_EP_SetStall>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 f8de 	bl	8009f44 <USBD_Get_USB_Status>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b084      	sub	sp, #16
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
 8009d9e:	460b      	mov	r3, r1
 8009da0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009da6:	2300      	movs	r3, #0
 8009da8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009db0:	78fa      	ldrb	r2, [r7, #3]
 8009db2:	4611      	mov	r1, r2
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7fb fd40 	bl	800583a <HAL_PCD_EP_ClrStall>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dbe:	7bfb      	ldrb	r3, [r7, #15]
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f000 f8bf 	bl	8009f44 <USBD_Get_USB_Status>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dca:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3710      	adds	r7, #16
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009de6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	da0b      	bge.n	8009e08 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009df0:	78fb      	ldrb	r3, [r7, #3]
 8009df2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009df6:	68f9      	ldr	r1, [r7, #12]
 8009df8:	4613      	mov	r3, r2
 8009dfa:	00db      	lsls	r3, r3, #3
 8009dfc:	1a9b      	subs	r3, r3, r2
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	440b      	add	r3, r1
 8009e02:	333e      	adds	r3, #62	; 0x3e
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	e00b      	b.n	8009e20 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e08:	78fb      	ldrb	r3, [r7, #3]
 8009e0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009e0e:	68f9      	ldr	r1, [r7, #12]
 8009e10:	4613      	mov	r3, r2
 8009e12:	00db      	lsls	r3, r3, #3
 8009e14:	1a9b      	subs	r3, r3, r2
 8009e16:	009b      	lsls	r3, r3, #2
 8009e18:	440b      	add	r3, r1
 8009e1a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009e1e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	460b      	mov	r3, r1
 8009e36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009e46:	78fa      	ldrb	r2, [r7, #3]
 8009e48:	4611      	mov	r1, r2
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7fb fb0d 	bl	800546a <HAL_PCD_SetAddress>
 8009e50:	4603      	mov	r3, r0
 8009e52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e54:	7bfb      	ldrb	r3, [r7, #15]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 f874 	bl	8009f44 <USBD_Get_USB_Status>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b086      	sub	sp, #24
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	60f8      	str	r0, [r7, #12]
 8009e72:	607a      	str	r2, [r7, #4]
 8009e74:	603b      	str	r3, [r7, #0]
 8009e76:	460b      	mov	r3, r1
 8009e78:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009e88:	7af9      	ldrb	r1, [r7, #11]
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	f7fb fc26 	bl	80056de <HAL_PCD_EP_Transmit>
 8009e92:	4603      	mov	r3, r0
 8009e94:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e96:	7dfb      	ldrb	r3, [r7, #23]
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f000 f853 	bl	8009f44 <USBD_Get_USB_Status>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ea2:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3718      	adds	r7, #24
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b086      	sub	sp, #24
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	607a      	str	r2, [r7, #4]
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	460b      	mov	r3, r1
 8009eba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009eca:	7af9      	ldrb	r1, [r7, #11]
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	f7fb fba2 	bl	8005618 <HAL_PCD_EP_Receive>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ed8:	7dfb      	ldrb	r3, [r7, #23]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f000 f832 	bl	8009f44 <USBD_Get_USB_Status>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ee4:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3718      	adds	r7, #24
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b082      	sub	sp, #8
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f00:	78fa      	ldrb	r2, [r7, #3]
 8009f02:	4611      	mov	r1, r2
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7fb fbd2 	bl	80056ae <HAL_PCD_EP_GetRxCount>
 8009f0a:	4603      	mov	r3, r0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009f1c:	4b03      	ldr	r3, [pc, #12]	; (8009f2c <USBD_static_malloc+0x18>)
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	370c      	adds	r7, #12
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	20000620 	.word	0x20000620

08009f30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]

}
 8009f38:	bf00      	nop
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f52:	79fb      	ldrb	r3, [r7, #7]
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d817      	bhi.n	8009f88 <USBD_Get_USB_Status+0x44>
 8009f58:	a201      	add	r2, pc, #4	; (adr r2, 8009f60 <USBD_Get_USB_Status+0x1c>)
 8009f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f5e:	bf00      	nop
 8009f60:	08009f71 	.word	0x08009f71
 8009f64:	08009f77 	.word	0x08009f77
 8009f68:	08009f7d 	.word	0x08009f7d
 8009f6c:	08009f83 	.word	0x08009f83
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f70:	2300      	movs	r3, #0
 8009f72:	73fb      	strb	r3, [r7, #15]
    break;
 8009f74:	e00b      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f76:	2303      	movs	r3, #3
 8009f78:	73fb      	strb	r3, [r7, #15]
    break;
 8009f7a:	e008      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f80:	e005      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f82:	2303      	movs	r3, #3
 8009f84:	73fb      	strb	r3, [r7, #15]
    break;
 8009f86:	e002      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f8c:	bf00      	nop
  }
  return usb_status;
 8009f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3714      	adds	r7, #20
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <__errno>:
 8009f9c:	4b01      	ldr	r3, [pc, #4]	; (8009fa4 <__errno+0x8>)
 8009f9e:	6818      	ldr	r0, [r3, #0]
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	20000188 	.word	0x20000188

08009fa8 <__libc_init_array>:
 8009fa8:	b570      	push	{r4, r5, r6, lr}
 8009faa:	4d0d      	ldr	r5, [pc, #52]	; (8009fe0 <__libc_init_array+0x38>)
 8009fac:	4c0d      	ldr	r4, [pc, #52]	; (8009fe4 <__libc_init_array+0x3c>)
 8009fae:	1b64      	subs	r4, r4, r5
 8009fb0:	10a4      	asrs	r4, r4, #2
 8009fb2:	2600      	movs	r6, #0
 8009fb4:	42a6      	cmp	r6, r4
 8009fb6:	d109      	bne.n	8009fcc <__libc_init_array+0x24>
 8009fb8:	4d0b      	ldr	r5, [pc, #44]	; (8009fe8 <__libc_init_array+0x40>)
 8009fba:	4c0c      	ldr	r4, [pc, #48]	; (8009fec <__libc_init_array+0x44>)
 8009fbc:	f000 f916 	bl	800a1ec <_init>
 8009fc0:	1b64      	subs	r4, r4, r5
 8009fc2:	10a4      	asrs	r4, r4, #2
 8009fc4:	2600      	movs	r6, #0
 8009fc6:	42a6      	cmp	r6, r4
 8009fc8:	d105      	bne.n	8009fd6 <__libc_init_array+0x2e>
 8009fca:	bd70      	pop	{r4, r5, r6, pc}
 8009fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fd0:	4798      	blx	r3
 8009fd2:	3601      	adds	r6, #1
 8009fd4:	e7ee      	b.n	8009fb4 <__libc_init_array+0xc>
 8009fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fda:	4798      	blx	r3
 8009fdc:	3601      	adds	r6, #1
 8009fde:	e7f2      	b.n	8009fc6 <__libc_init_array+0x1e>
 8009fe0:	0800afd0 	.word	0x0800afd0
 8009fe4:	0800afd0 	.word	0x0800afd0
 8009fe8:	0800afd0 	.word	0x0800afd0
 8009fec:	0800afd4 	.word	0x0800afd4

08009ff0 <memcpy>:
 8009ff0:	440a      	add	r2, r1
 8009ff2:	4291      	cmp	r1, r2
 8009ff4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009ff8:	d100      	bne.n	8009ffc <memcpy+0xc>
 8009ffa:	4770      	bx	lr
 8009ffc:	b510      	push	{r4, lr}
 8009ffe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a002:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a006:	4291      	cmp	r1, r2
 800a008:	d1f9      	bne.n	8009ffe <memcpy+0xe>
 800a00a:	bd10      	pop	{r4, pc}

0800a00c <memset>:
 800a00c:	4402      	add	r2, r0
 800a00e:	4603      	mov	r3, r0
 800a010:	4293      	cmp	r3, r2
 800a012:	d100      	bne.n	800a016 <memset+0xa>
 800a014:	4770      	bx	lr
 800a016:	f803 1b01 	strb.w	r1, [r3], #1
 800a01a:	e7f9      	b.n	800a010 <memset+0x4>

0800a01c <sqrt>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	ed2d 8b02 	vpush	{d8}
 800a022:	ec55 4b10 	vmov	r4, r5, d0
 800a026:	f000 f82d 	bl	800a084 <__ieee754_sqrt>
 800a02a:	4b15      	ldr	r3, [pc, #84]	; (800a080 <sqrt+0x64>)
 800a02c:	eeb0 8a40 	vmov.f32	s16, s0
 800a030:	eef0 8a60 	vmov.f32	s17, s1
 800a034:	f993 3000 	ldrsb.w	r3, [r3]
 800a038:	3301      	adds	r3, #1
 800a03a:	d019      	beq.n	800a070 <sqrt+0x54>
 800a03c:	4622      	mov	r2, r4
 800a03e:	462b      	mov	r3, r5
 800a040:	4620      	mov	r0, r4
 800a042:	4629      	mov	r1, r5
 800a044:	f7f6 fd16 	bl	8000a74 <__aeabi_dcmpun>
 800a048:	b990      	cbnz	r0, 800a070 <sqrt+0x54>
 800a04a:	2200      	movs	r2, #0
 800a04c:	2300      	movs	r3, #0
 800a04e:	4620      	mov	r0, r4
 800a050:	4629      	mov	r1, r5
 800a052:	f7f6 fce7 	bl	8000a24 <__aeabi_dcmplt>
 800a056:	b158      	cbz	r0, 800a070 <sqrt+0x54>
 800a058:	f7ff ffa0 	bl	8009f9c <__errno>
 800a05c:	2321      	movs	r3, #33	; 0x21
 800a05e:	6003      	str	r3, [r0, #0]
 800a060:	2200      	movs	r2, #0
 800a062:	2300      	movs	r3, #0
 800a064:	4610      	mov	r0, r2
 800a066:	4619      	mov	r1, r3
 800a068:	f7f6 fb94 	bl	8000794 <__aeabi_ddiv>
 800a06c:	ec41 0b18 	vmov	d8, r0, r1
 800a070:	eeb0 0a48 	vmov.f32	s0, s16
 800a074:	eef0 0a68 	vmov.f32	s1, s17
 800a078:	ecbd 8b02 	vpop	{d8}
 800a07c:	bd38      	pop	{r3, r4, r5, pc}
 800a07e:	bf00      	nop
 800a080:	200001ec 	.word	0x200001ec

0800a084 <__ieee754_sqrt>:
 800a084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a088:	ec55 4b10 	vmov	r4, r5, d0
 800a08c:	4e56      	ldr	r6, [pc, #344]	; (800a1e8 <__ieee754_sqrt+0x164>)
 800a08e:	43ae      	bics	r6, r5
 800a090:	ee10 0a10 	vmov	r0, s0
 800a094:	ee10 3a10 	vmov	r3, s0
 800a098:	4629      	mov	r1, r5
 800a09a:	462a      	mov	r2, r5
 800a09c:	d110      	bne.n	800a0c0 <__ieee754_sqrt+0x3c>
 800a09e:	ee10 2a10 	vmov	r2, s0
 800a0a2:	462b      	mov	r3, r5
 800a0a4:	f7f6 fa4c 	bl	8000540 <__aeabi_dmul>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	f7f6 f890 	bl	80001d4 <__adddf3>
 800a0b4:	4604      	mov	r4, r0
 800a0b6:	460d      	mov	r5, r1
 800a0b8:	ec45 4b10 	vmov	d0, r4, r5
 800a0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0c0:	2d00      	cmp	r5, #0
 800a0c2:	dc10      	bgt.n	800a0e6 <__ieee754_sqrt+0x62>
 800a0c4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a0c8:	4330      	orrs	r0, r6
 800a0ca:	d0f5      	beq.n	800a0b8 <__ieee754_sqrt+0x34>
 800a0cc:	b15d      	cbz	r5, 800a0e6 <__ieee754_sqrt+0x62>
 800a0ce:	ee10 2a10 	vmov	r2, s0
 800a0d2:	462b      	mov	r3, r5
 800a0d4:	ee10 0a10 	vmov	r0, s0
 800a0d8:	f7f6 f87a 	bl	80001d0 <__aeabi_dsub>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	f7f6 fb58 	bl	8000794 <__aeabi_ddiv>
 800a0e4:	e7e6      	b.n	800a0b4 <__ieee754_sqrt+0x30>
 800a0e6:	1509      	asrs	r1, r1, #20
 800a0e8:	d076      	beq.n	800a1d8 <__ieee754_sqrt+0x154>
 800a0ea:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a0ee:	07ce      	lsls	r6, r1, #31
 800a0f0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800a0f4:	bf5e      	ittt	pl
 800a0f6:	0fda      	lsrpl	r2, r3, #31
 800a0f8:	005b      	lslpl	r3, r3, #1
 800a0fa:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800a0fe:	0fda      	lsrs	r2, r3, #31
 800a100:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800a104:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800a108:	2000      	movs	r0, #0
 800a10a:	106d      	asrs	r5, r5, #1
 800a10c:	005b      	lsls	r3, r3, #1
 800a10e:	f04f 0e16 	mov.w	lr, #22
 800a112:	4684      	mov	ip, r0
 800a114:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a118:	eb0c 0401 	add.w	r4, ip, r1
 800a11c:	4294      	cmp	r4, r2
 800a11e:	bfde      	ittt	le
 800a120:	1b12      	suble	r2, r2, r4
 800a122:	eb04 0c01 	addle.w	ip, r4, r1
 800a126:	1840      	addle	r0, r0, r1
 800a128:	0052      	lsls	r2, r2, #1
 800a12a:	f1be 0e01 	subs.w	lr, lr, #1
 800a12e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a132:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a136:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a13a:	d1ed      	bne.n	800a118 <__ieee754_sqrt+0x94>
 800a13c:	4671      	mov	r1, lr
 800a13e:	2720      	movs	r7, #32
 800a140:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a144:	4562      	cmp	r2, ip
 800a146:	eb04 060e 	add.w	r6, r4, lr
 800a14a:	dc02      	bgt.n	800a152 <__ieee754_sqrt+0xce>
 800a14c:	d113      	bne.n	800a176 <__ieee754_sqrt+0xf2>
 800a14e:	429e      	cmp	r6, r3
 800a150:	d811      	bhi.n	800a176 <__ieee754_sqrt+0xf2>
 800a152:	2e00      	cmp	r6, #0
 800a154:	eb06 0e04 	add.w	lr, r6, r4
 800a158:	da43      	bge.n	800a1e2 <__ieee754_sqrt+0x15e>
 800a15a:	f1be 0f00 	cmp.w	lr, #0
 800a15e:	db40      	blt.n	800a1e2 <__ieee754_sqrt+0x15e>
 800a160:	f10c 0801 	add.w	r8, ip, #1
 800a164:	eba2 020c 	sub.w	r2, r2, ip
 800a168:	429e      	cmp	r6, r3
 800a16a:	bf88      	it	hi
 800a16c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800a170:	1b9b      	subs	r3, r3, r6
 800a172:	4421      	add	r1, r4
 800a174:	46c4      	mov	ip, r8
 800a176:	0052      	lsls	r2, r2, #1
 800a178:	3f01      	subs	r7, #1
 800a17a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a17e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a182:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a186:	d1dd      	bne.n	800a144 <__ieee754_sqrt+0xc0>
 800a188:	4313      	orrs	r3, r2
 800a18a:	d006      	beq.n	800a19a <__ieee754_sqrt+0x116>
 800a18c:	1c4c      	adds	r4, r1, #1
 800a18e:	bf13      	iteet	ne
 800a190:	3101      	addne	r1, #1
 800a192:	3001      	addeq	r0, #1
 800a194:	4639      	moveq	r1, r7
 800a196:	f021 0101 	bicne.w	r1, r1, #1
 800a19a:	1043      	asrs	r3, r0, #1
 800a19c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a1a0:	0849      	lsrs	r1, r1, #1
 800a1a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a1a6:	07c2      	lsls	r2, r0, #31
 800a1a8:	bf48      	it	mi
 800a1aa:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800a1ae:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	463d      	mov	r5, r7
 800a1b6:	e77f      	b.n	800a0b8 <__ieee754_sqrt+0x34>
 800a1b8:	0ada      	lsrs	r2, r3, #11
 800a1ba:	3815      	subs	r0, #21
 800a1bc:	055b      	lsls	r3, r3, #21
 800a1be:	2a00      	cmp	r2, #0
 800a1c0:	d0fa      	beq.n	800a1b8 <__ieee754_sqrt+0x134>
 800a1c2:	02d7      	lsls	r7, r2, #11
 800a1c4:	d50a      	bpl.n	800a1dc <__ieee754_sqrt+0x158>
 800a1c6:	f1c1 0420 	rsb	r4, r1, #32
 800a1ca:	fa23 f404 	lsr.w	r4, r3, r4
 800a1ce:	1e4d      	subs	r5, r1, #1
 800a1d0:	408b      	lsls	r3, r1
 800a1d2:	4322      	orrs	r2, r4
 800a1d4:	1b41      	subs	r1, r0, r5
 800a1d6:	e788      	b.n	800a0ea <__ieee754_sqrt+0x66>
 800a1d8:	4608      	mov	r0, r1
 800a1da:	e7f0      	b.n	800a1be <__ieee754_sqrt+0x13a>
 800a1dc:	0052      	lsls	r2, r2, #1
 800a1de:	3101      	adds	r1, #1
 800a1e0:	e7ef      	b.n	800a1c2 <__ieee754_sqrt+0x13e>
 800a1e2:	46e0      	mov	r8, ip
 800a1e4:	e7be      	b.n	800a164 <__ieee754_sqrt+0xe0>
 800a1e6:	bf00      	nop
 800a1e8:	7ff00000 	.word	0x7ff00000

0800a1ec <_init>:
 800a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ee:	bf00      	nop
 800a1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1f2:	bc08      	pop	{r3}
 800a1f4:	469e      	mov	lr, r3
 800a1f6:	4770      	bx	lr

0800a1f8 <_fini>:
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	bf00      	nop
 800a1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fe:	bc08      	pop	{r3}
 800a200:	469e      	mov	lr, r3
 800a202:	4770      	bx	lr
