{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427381812322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427381812325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 14:56:51 2015 " "Processing started: Thu Mar 26 14:56:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427381812325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427381812325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427381812325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427381814652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digitalclock " "Found entity 1: digitalclock" {  } { { "digitalclock.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815801 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivide.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivide.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivide " "Found entity 1: clockdivide" {  } { { "clockdivide.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clockdivide.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_count.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_count.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_count " "Found entity 1: BCD_count" {  } { { "BCD_count.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/BCD_count.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815920 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815939 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815955 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815973 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381815973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381815973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816055 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counting_block " "Found entity 1: bcd_counting_block" {  } { { "counter_verilog.v" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/counter_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk-stp top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk-stp top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk-stp TOP " "Found entity 1: clk-stp TOP" {  } { { "clk-stp TOP.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clk-stp TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digtalclkdivide.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digtalclkdivide.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digtalclkdivide " "Found entity 1: digtalclkdivide" {  } { { "digtalclkdivide.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816131 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbcdcount.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clkbcdcount.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clkBCDcount " "Found entity 1: clkBCDcount" {  } { { "clkBCDcount.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816192 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816209 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816227 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816244 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381816260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381816260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalclock " "Elaborating entity \"digitalclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427381817725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 lpm_clshift0:inst9 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"lpm_clshift0:inst9\"" {  } { { "digitalclock.bdf" "inst9" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 64 1280 1456 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381817911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381818039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818090 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381818090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_h2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_h2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_h2e " "Found entity 1: lpm_clshift_h2e" {  } { { "db/lpm_clshift_h2e.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/lpm_clshift_h2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381818157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381818157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_h2e lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated " "Elaborating entity \"lpm_clshift_h2e\" for hierarchy \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0 altclkctrl0:inst6 " "Elaborating entity \"altclkctrl0\" for hierarchy \"altclkctrl0:inst6\"" {  } { { "digitalclock.bdf" "inst6" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 400 88 248 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0_altclkctrl_uhi altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl0_altclkctrl_uhi\" for hierarchy \"altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\"" {  } { { "altclkctrl0.vhd" "altclkctrl0_altclkctrl_uhi_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst2\"" {  } { { "digitalclock.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 200 872 1112 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7446 decoder:inst2\|7446:inst2 " "Elaborating entity \"7446\" for hierarchy \"decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { { 200 504 624 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:inst2\|7446:inst2 " "Elaborated megafunction instantiation \"decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { { 200 504 624 360 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381818747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkBCDcount clkBCDcount:inst1 " "Elaborating entity \"clkBCDcount\" for hierarchy \"clkBCDcount:inst1\"" {  } { { "digitalclock.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 248 616 784 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381818824 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst14 " "Primitive \"GND\" of instance \"inst14\" not used" {  } { { "clkBCDcount.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 840 1360 1392 872 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1427381818853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 clkBCDcount:inst1\|lpm_counter3:inst8 " "Elaborating entity \"lpm_counter3\" for hierarchy \"clkBCDcount:inst1\|lpm_counter3:inst8\"" {  } { { "clkBCDcount.bdf" "inst8" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 224 608 752 336 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819550 ""}  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381819550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ij " "Found entity 1: cntr_4ij" {  } { { "db/cntr_4ij.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_4ij.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381819694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381819694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ij clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_4ij:auto_generated " "Elaborating entity \"cntr_4ij\" for hierarchy \"clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_4ij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381819773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381819992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381819992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_4ij:auto_generated\|cmpr_hfc:cmpr1 " "Elaborating entity \"cmpr_hfc\" for hierarchy \"clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_4ij:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_4ij.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_4ij.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 clkBCDcount:inst1\|lpm_compare3:inst12 " "Elaborating entity \"lpm_compare3\" for hierarchy \"clkBCDcount:inst1\|lpm_compare3:inst12\"" {  } { { "clkBCDcount.bdf" "inst12" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 512 1048 1176 624 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820511 ""}  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381820511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h8l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h8l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h8l " "Found entity 1: cmpr_h8l" {  } { { "db/cmpr_h8l.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_h8l.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381820650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381820650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h8l clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_h8l:auto_generated " "Elaborating entity \"cmpr_h8l\" for hierarchy \"clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_h8l:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381820733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 clkBCDcount:inst1\|lpm_compare1:inst3 " "Elaborating entity \"lpm_compare1\" for hierarchy \"clkBCDcount:inst1\|lpm_compare1:inst3\"" {  } { { "clkBCDcount.bdf" "inst3" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 368 808 936 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821454 ""}  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381821454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lnk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lnk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lnk " "Found entity 1: cmpr_lnk" {  } { { "db/cmpr_lnk.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_lnk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381821584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381821584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lnk clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_lnk:auto_generated " "Elaborating entity \"cmpr_lnk\" for hierarchy \"clkBCDcount:inst1\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_lnk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 clkBCDcount:inst1\|lpm_counter4:inst " "Elaborating entity \"lpm_counter4\" for hierarchy \"clkBCDcount:inst1\|lpm_counter4:inst\"" {  } { { "clkBCDcount.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 360 608 752 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381821998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822045 ""}  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381822045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgj " "Found entity 1: cntr_pgj" {  } { { "db/cntr_pgj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_pgj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381822179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381822179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pgj clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\|cntr_pgj:auto_generated " "Elaborating entity \"cntr_pgj\" for hierarchy \"clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\|cntr_pgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare4 clkBCDcount:inst1\|lpm_compare4:inst13 " "Elaborating entity \"lpm_compare4\" for hierarchy \"clkBCDcount:inst1\|lpm_compare4:inst13\"" {  } { { "clkBCDcount.bdf" "inst13" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 696 1048 1176 808 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381822959 ""}  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381822959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digtalclkdivide digtalclkdivide:inst " "Elaborating entity \"digtalclkdivide\" for hierarchy \"digtalclkdivide:inst\"" {  } { { "digitalclock.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 240 384 496 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 digtalclkdivide:inst\|lpm_compare2:inst " "Elaborating entity \"lpm_compare2\" for hierarchy \"digtalclkdivide:inst\|lpm_compare2:inst\"" {  } { { "digtalclkdivide.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 248 712 840 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381824405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824405 ""}  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381824405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kcj " "Found entity 1: cmpr_kcj" {  } { { "db/cmpr_kcj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_kcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381824563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381824563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kcj digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_kcj:auto_generated " "Elaborating entity \"cmpr_kcj\" for hierarchy \"digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_kcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 digtalclkdivide:inst\|lpm_counter2:inst2 " "Elaborating entity \"lpm_counter2\" for hierarchy \"digtalclkdivide:inst\|lpm_counter2:inst2\"" {  } { { "digtalclkdivide.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 240 536 680 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500000 " "Parameter \"lpm_modulus\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381824988 ""}  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381824988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8bj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8bj " "Found entity 1: cntr_8bj" {  } { { "db/cntr_8bj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_8bj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381825138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381825138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8bj digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8bj:auto_generated " "Elaborating entity \"cntr_8bj\" for hierarchy \"digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8bj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5hc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5hc " "Found entity 1: cmpr_5hc" {  } { { "db/cmpr_5hc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_5hc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381825397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381825397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5hc digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8bj:auto_generated\|cmpr_5hc:cmpr1 " "Elaborating entity \"cmpr_5hc\" for hierarchy \"digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8bj:auto_generated\|cmpr_5hc:cmpr1\"" {  } { { "db/cntr_8bj.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_8bj.tdf" 164 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 digtalclkdivide:inst\|lpm_counter5:inst3 " "Elaborating entity \"lpm_counter5\" for hierarchy \"digtalclkdivide:inst\|lpm_counter5:inst3\"" {  } { { "digtalclkdivide.bdf" "inst3" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 264 872 1016 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 60 " "Parameter \"lpm_modulus\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381825782 ""}  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427381825782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iij " "Found entity 1: cntr_iij" {  } { { "db/cntr_iij.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_iij.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381825920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381825920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iij digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated " "Elaborating entity \"cntr_iij\" for hierarchy \"digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381826002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427381826157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427381826157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jfc digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\|cmpr_jfc:cmpr1 " "Elaborating entity \"cmpr_jfc\" for hierarchy \"digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\|cmpr_jfc:cmpr1\"" {  } { { "db/cntr_iij.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_iij.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427381826237 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427381827493 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427381827520 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427381827521 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427381827531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "digitalclock.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 744 1528 1704 760 "dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427381829329 "|digitalclock|dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427381829329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1427381829539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1427381829827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427381837039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427381837039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427381837515 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427381837515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427381837515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427381837515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427381837963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 14:57:17 2015 " "Processing ended: Thu Mar 26 14:57:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427381837963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427381837963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427381837963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427381837963 ""}
