<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1343</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1343-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1343.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-63</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft02">When&#160;this&#160;bit is clear (0, default), the processor does&#160;not change&#160;</p>
<p style="position:absolute;top:205px;left:450px;white-space:nowrap" class="ft02">the VID signals or&#160;the&#160;bus to&#160;core&#160;ratio&#160;when&#160;the processor&#160;enters&#160;</p>
<p style="position:absolute;top:222px;left:450px;white-space:nowrap" class="ft04">a&#160;thermally managed state.&#160;<br/>The BIOS&#160;must&#160;enable&#160;this&#160;feature&#160;if&#160;the TM2&#160;feature&#160;flag&#160;</p>
<p style="position:absolute;top:259px;left:450px;white-space:nowrap" class="ft02">(CPUID.1:ECX[8]) is&#160;set;&#160;if the TM2 feature flag is not set, this&#160;</p>
<p style="position:absolute;top:276px;left:450px;white-space:nowrap" class="ft02">feature is&#160;not supported&#160;and BIOS&#160;must&#160;not alter&#160;the contents of&#160;</p>
<p style="position:absolute;top:292px;left:450px;white-space:nowrap" class="ft04">the TM2 bit location.&#160;<br/>The processor is operating out of&#160;specification if&#160;both&#160;this bit and&#160;</p>
<p style="position:absolute;top:330px;left:450px;white-space:nowrap" class="ft02">the TM1 bit are set to&#160;0.</p>
<p style="position:absolute;top:353px;left:186px;white-space:nowrap" class="ft02">15:14</p>
<p style="position:absolute;top:353px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:378px;left:186px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:378px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:378px;left:450px;white-space:nowrap" class="ft05">Enhanced&#160;Intel SpeedStep&#160;Technology&#160;Enable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:423px;left:186px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:423px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:423px;left:450px;white-space:nowrap" class="ft05">ENABLE&#160;MONITOR FSM&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:468px;left:186px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:468px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:492px;left:186px;white-space:nowrap" class="ft02">20</p>
<p style="position:absolute;top:492px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:492px;left:450px;white-space:nowrap" class="ft05">Enhanced&#160;Intel SpeedStep&#160;Technology&#160;Select&#160;Lock&#160;(R/WO)<br/>When set, this bit causes the following&#160;bits to&#160;become&#160;read-only:<br/>•&#160;Enhanced&#160;Intel SpeedStep Technology Select Lock (this&#160;bit),&#160;</p>
<p style="position:absolute;top:549px;left:450px;white-space:nowrap" class="ft02">•&#160;Enhanced&#160;Intel SpeedStep Technology Enable bit.</p>
<p style="position:absolute;top:579px;left:450px;white-space:nowrap" class="ft02">The&#160;bit must&#160;be&#160;set before&#160;an&#160;Enhanced&#160;Intel SpeedStep&#160;</p>
<p style="position:absolute;top:595px;left:450px;white-space:nowrap" class="ft02">Technology transition is requested.&#160;This&#160;bit is&#160;cleared&#160;on reset.</p>
<p style="position:absolute;top:619px;left:186px;white-space:nowrap" class="ft02">21</p>
<p style="position:absolute;top:619px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:643px;left:186px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:643px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:643px;left:450px;white-space:nowrap" class="ft05">Limit CPUID&#160;Maxval (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:688px;left:186px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:688px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:688px;left:450px;white-space:nowrap" class="ft05">xTPR&#160;Message Disable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:733px;left:186px;white-space:nowrap" class="ft02">33:24</p>
<p style="position:absolute;top:733px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:757px;left:186px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:757px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:757px;left:450px;white-space:nowrap" class="ft04">XD&#160;Bit Disable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:802px;left:186px;white-space:nowrap" class="ft02">63:35</p>
<p style="position:absolute;top:802px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:826px;left:81px;white-space:nowrap" class="ft02">1C9H</p>
<p style="position:absolute;top:826px;left:141px;white-space:nowrap" class="ft02">457</p>
<p style="position:absolute;top:826px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:826px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:826px;left:450px;white-space:nowrap" class="ft04">Last&#160;Branch Record&#160;Stack TOS (R/W)&#160;<br/>Contains&#160;an&#160;index (bits 0-2)&#160;that&#160;points to&#160;the MSR&#160;containing the&#160;</p>
<p style="position:absolute;top:863px;left:450px;white-space:nowrap" class="ft05">most&#160;recent&#160;branch record.<br/>See MSR_LASTBRANCH_0_FROM_IP (at 40H).</p>
<p style="position:absolute;top:908px;left:80px;white-space:nowrap" class="ft02">1D9H</p>
<p style="position:absolute;top:908px;left:141px;white-space:nowrap" class="ft02">473</p>
<p style="position:absolute;top:908px;left:186px;white-space:nowrap" class="ft02">IA32_DEBUGCTL</p>
<p style="position:absolute;top:908px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:908px;left:450px;white-space:nowrap" class="ft05">Debug Control&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:953px;left:80px;white-space:nowrap" class="ft02">1DDH</p>
<p style="position:absolute;top:953px;left:141px;white-space:nowrap" class="ft02">477</p>
<p style="position:absolute;top:953px;left:186px;white-space:nowrap" class="ft02">MSR_LER_FROM_LIP Unique</p>
<p style="position:absolute;top:953px;left:450px;white-space:nowrap" class="ft05">Last&#160;Exception&#160;Record&#160;From&#160;Linear&#160;IP (R)&#160;<br/>Contains a pointer&#160;to&#160;the last branch instruction that&#160;the processor&#160;</p>
<p style="position:absolute;top:991px;left:450px;white-space:nowrap" class="ft02">executed&#160;prior&#160;to&#160;the&#160;last exception that&#160;was generated or the last&#160;</p>
<p style="position:absolute;top:1007px;left:450px;white-space:nowrap" class="ft02">interrupt that&#160;was handled.</p>
<p style="position:absolute;top:100px;left:193px;white-space:nowrap" class="ft03">Table 35-4.&#160;&#160;MSRs in 45&#160;nm and 32&#160;nm&#160;Intel® Atom™ Processor&#160;Family (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:374px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:376px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
