<stg><name>case_3_Pipeline_L_n11_1_L_n11_2</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_n11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n11_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten116"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %sext_ln22_3_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln22_3

]]></Node>
<StgValue><ssdm name="sext_ln22_3_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %in_scalar_load_6_cast34_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_scalar_load_6_cast34

]]></Node>
<StgValue><ssdm name="in_scalar_load_6_cast34_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %m27_17_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_17_reload

]]></Node>
<StgValue><ssdm name="m27_17_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="7">
<![CDATA[
newFuncRoot:6 %sext_ln22_3_cast = sext i7 %sext_ln22_3_read

]]></Node>
<StgValue><ssdm name="sext_ln22_3_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %in_scalar_load_6_cast34_cast = sext i4 %in_scalar_load_6_cast34_read

]]></Node>
<StgValue><ssdm name="in_scalar_load_6_cast34_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %indvar_flatten116

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln235 = store i4 0, i4 %i_n11_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln22 = store i16 %m27_17_reload_read, i16 %m27

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc771

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc771:0 %indvar_flatten116_load = load i7 %indvar_flatten116

]]></Node>
<StgValue><ssdm name="indvar_flatten116_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc771:1 %icmp_ln234 = icmp_eq  i7 %indvar_flatten116_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc771:2 %add_ln234 = add i7 %indvar_flatten116_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc771:3 %br_ln234 = br i1 %icmp_ln234, void %for.inc774, void %L_n12_1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc774:1 %i_n11_1_load = load i4 %i_n11_1

]]></Node>
<StgValue><ssdm name="i_n11_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc774:4 %icmp_ln235 = icmp_eq  i4 %i_n11_1_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc774:5 %select_ln22 = select i1 %icmp_ln235, i4 0, i4 %i_n11_1_load

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
for.inc774:6 %zext_ln235 = zext i4 %select_ln22

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc774:8 %in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="in_data_8_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
for.inc774:9 %in_data_8_load = load i4 %in_data_8_addr

]]></Node>
<StgValue><ssdm name="in_data_8_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc774:15 %add_ln235 = add i4 %select_ln22, i4 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc774:16 %store_ln234 = store i7 %add_ln234, i7 %indvar_flatten116

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc774:17 %store_ln235 = store i4 %add_ln235, i4 %i_n11_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
for.inc774:9 %in_data_8_load = load i4 %in_data_8_addr

]]></Node>
<StgValue><ssdm name="in_data_8_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
for.inc774:10 %sext_ln237 = sext i8 %in_data_8_load

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc774:11 %m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc774:11 %m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc774:11 %m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc774:12 %add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
L_n12_1.exitStub:0 %m27_load = load i16 %m27

]]></Node>
<StgValue><ssdm name="m27_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
L_n12_1.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_19_out, i16 %m27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
L_n12_1.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc774:0 %m27_load_6 = load i16 %m27

]]></Node>
<StgValue><ssdm name="m27_load_6"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc774:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n11_1_L_n11_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc774:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc774:7 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc774:12 %add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="12">
<![CDATA[
for.inc774:13 %sext_ln238 = sext i12 %add_ln238

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc774:14 %m27_10 = add i16 %m27_load_6, i16 %sext_ln238

]]></Node>
<StgValue><ssdm name="m27_10"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc774:18 %store_ln22 = store i16 %m27_10, i16 %m27

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc774:19 %br_ln235 = br void %for.inc771

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
