{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646957940266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646957940266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 18:19:00 2022 " "Processing started: Thu Mar 10 18:19:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646957940266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646957940266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646957940266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646957940374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646957940374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C UART.v(26) " "Verilog HDL Declaration information at UART.v(26): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646957945056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 6 6 " "Found 6 design units, including 6 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""} { "Info" "ISGN_ENTITY_NAME" "2 downCounter " "Found entity 2: downCounter" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""} { "Info" "ISGN_ENTITY_NAME" "3 clockdiv " "Found entity 3: clockdiv" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD " "Found entity 4: BCD" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_tx " "Found entity 5: uart_tx" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_rx " "Found entity 6: uart_rx" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646957945058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646957945058 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(257) " "Verilog HDL Parameter Declaration warning at UART.v(257): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 257 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945058 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(258) " "Verilog HDL Parameter Declaration warning at UART.v(258): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 258 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(259) " "Verilog HDL Parameter Declaration warning at UART.v(259): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 259 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(260) " "Verilog HDL Parameter Declaration warning at UART.v(260): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 260 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(261) " "Verilog HDL Parameter Declaration warning at UART.v(261): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 261 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(102) " "Verilog HDL Parameter Declaration warning at UART.v(102): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(103) " "Verilog HDL Parameter Declaration warning at UART.v(103): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(104) " "Verilog HDL Parameter Declaration warning at UART.v(104): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 104 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(105) " "Verilog HDL Parameter Declaration warning at UART.v(105): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(106) " "Verilog HDL Parameter Declaration warning at UART.v(106): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646957945059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646957945084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdiv clockdiv:cd_2 " "Elaborating entity \"clockdiv\" for hierarchy \"clockdiv:cd_2\"" {  } { { "UART.v" "cd_2" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 UART.v(48) " "Verilog HDL assignment warning at UART.v(48): truncated value with size 32 to match size of target (27)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945092 "|UART|clockdiv:cd_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounter downCounter:c " "Elaborating entity \"downCounter\" for hierarchy \"downCounter:c\"" {  } { { "UART.v" "c" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945095 "|UART|downCounter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:r " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:r\"" {  } { { "UART.v" "r" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(315) " "Verilog HDL assignment warning at UART.v(315): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945096 "|UART|uart_rx:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(329) " "Verilog HDL assignment warning at UART.v(329): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945097 "|UART|uart_rx:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(361) " "Verilog HDL assignment warning at UART.v(361): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945097 "|UART|uart_rx:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:t " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:t\"" {  } { { "UART.v" "t" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(146) " "Verilog HDL assignment warning at UART.v(146): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945100 "|UART|uart_tx:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(167) " "Verilog HDL assignment warning at UART.v(167): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945100 "|UART|uart_tx:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(200) " "Verilog HDL assignment warning at UART.v(200): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646957945100 "|UART|uart_tx:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:A " "Elaborating entity \"BCD\" for hierarchy \"BCD:A\"" {  } { { "UART.v" "A" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646957945358 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_DV VCC " "Pin \"o_Rx_DV\" is stuck at VCC" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|o_Rx_DV"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Tx_Done GND " "Pin \"o_Tx_Done\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|o_Tx_Done"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[0\] GND " "Pin \"dispIn1\[0\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[1\] GND " "Pin \"dispIn1\[1\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[2\] GND " "Pin \"dispIn1\[2\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[3\] GND " "Pin \"dispIn1\[3\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[4\] GND " "Pin \"dispIn1\[4\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[5\] GND " "Pin \"dispIn1\[5\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn1\[6\] VCC " "Pin \"dispIn1\[6\]\" is stuck at VCC" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[0\] GND " "Pin \"dispIn2\[0\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[1\] GND " "Pin \"dispIn2\[1\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[2\] GND " "Pin \"dispIn2\[2\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[3\] GND " "Pin \"dispIn2\[3\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[4\] GND " "Pin \"dispIn2\[4\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[5\] GND " "Pin \"dispIn2\[5\]\" is stuck at GND" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispIn2\[6\] VCC " "Pin \"dispIn2\[6\]\" is stuck at VCC" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646957945370 "|UART|dispIn2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646957945370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646957945414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646957945628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/UART/output_files/UART.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646957945643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646957945689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646957945689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646957945727 "|UART|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Rx_Serial " "No output dependent on input pin \"i_Rx_Serial\"" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646957945727 "|UART|i_Rx_Serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646957945727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646957945727 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646957945727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646957945727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646957945727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646957945731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 18:19:05 2022 " "Processing ended: Thu Mar 10 18:19:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646957945731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646957945731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646957945731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646957945731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646958112263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646958112264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 18:21:52 2022 " "Processing started: Thu Mar 10 18:21:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646958112264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp UART -c UART --netlist_type=sgate " "Command: quartus_npp UART -c UART --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646958112306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 18:21:52 2022 " "Processing ended: Thu Mar 10 18:21:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646958112306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646958112306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646958112306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646958112702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646958112703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 18:21:52 2022 " "Processing started: Thu Mar 10 18:21:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646958112703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp UART -c UART --netlist_type=sm_process " "Command: quartus_npp UART -c UART --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646958112754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 18:21:52 2022 " "Processing ended: Thu Mar 10 18:21:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646958112754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646958112754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646958112754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646958112754 ""}
