$date
	Sun Oct 23 00:55:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#480781
b11001 !
1"
#480782
b11001 &
b11001 %
1$
#480783
0"
#480786
b1001100 &
b1001100 %
#480790
b100110 &
b100110 %
#480794
b10011 &
b10011 %
#480798
b111010 &
b111010 %
#480802
b11101 &
b11101 %
#480806
b1011000 &
b1011000 %
#480810
b101100 &
b101100 %
#480814
b10110 &
b10110 %
#480818
b1011 &
b1011 %
#480822
b100010 &
b100010 %
#480826
b10001 &
b10001 %
#480830
b110100 &
b110100 %
#480834
b11010 &
b11010 %
#480838
b1101 &
b1101 %
#480842
b101000 &
b101000 %
#480846
b10100 &
b10100 %
#480850
b1010 &
b1010 %
#480854
b101 &
b101 %
#480858
b10000 &
b10000 %
#480862
b1000 &
b1000 %
#480866
b100 &
b100 %
#480870
b10 &
b10 %
#480874
b1 &
b1 %
1#
#480878
b0 &
0#
b0 %
0$
#1495578
b1000 &
b1000 %
1$
b1000 !
1"
#1495579
0"
#1495582
b100 &
b100 %
#1495586
b10 &
b10 %
#1495590
b1 &
1#
b1 %
#1495594
b0 &
b0 %
0#
0$
#2528545
1"
#2528546
b1000 &
b1000 %
1$
#2528547
0"
#2528550
b100 &
b100 %
#2528554
b10 &
b10 %
#2528558
b1 &
1#
b1 %
#2528562
b0 &
b0 %
0#
0$
#4500012
