`timescale 1ps / 1ps
module module_0 (
    id_1
);
  input id_1;
  logic id_2;
endmodule
