
chonkyboi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000687c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08006a5c  08006a5c  00016a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ae8  08006ae8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006ae8  08006ae8  00016ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006af0  08006af0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006af0  08006af0  00016af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006af4  08006af4  00016af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006af8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000070  08006b68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08006b68  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001668e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002718  00000000  00000000  0003672e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  00038e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012e0  00000000  00000000  0003a210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208c7  00000000  00000000  0003b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015bde  00000000  00000000  0005bdb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc04a  00000000  00000000  00071995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014d9df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bfc  00000000  00000000  0014da30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006a44 	.word	0x08006a44

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08006a44 	.word	0x08006a44

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2iz>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d215      	bcs.n	8000bb2 <__aeabi_d2iz+0x36>
 8000b86:	d511      	bpl.n	8000bac <__aeabi_d2iz+0x30>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d912      	bls.n	8000bb8 <__aeabi_d2iz+0x3c>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba6:	bf18      	it	ne
 8000ba8:	4240      	negne	r0, r0
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb6:	d105      	bne.n	8000bc4 <__aeabi_d2iz+0x48>
 8000bb8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	bf08      	it	eq
 8000bbe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bc2:	4770      	bx	lr
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <__aeabi_uldivmod>:
 8000bcc:	b953      	cbnz	r3, 8000be4 <__aeabi_uldivmod+0x18>
 8000bce:	b94a      	cbnz	r2, 8000be4 <__aeabi_uldivmod+0x18>
 8000bd0:	2900      	cmp	r1, #0
 8000bd2:	bf08      	it	eq
 8000bd4:	2800      	cmpeq	r0, #0
 8000bd6:	bf1c      	itt	ne
 8000bd8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bdc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000be0:	f000 b974 	b.w	8000ecc <__aeabi_idiv0>
 8000be4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bec:	f000 f806 	bl	8000bfc <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4770      	bx	lr

08000bfc <__udivmoddi4>:
 8000bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c00:	9d08      	ldr	r5, [sp, #32]
 8000c02:	4604      	mov	r4, r0
 8000c04:	468e      	mov	lr, r1
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d14d      	bne.n	8000ca6 <__udivmoddi4+0xaa>
 8000c0a:	428a      	cmp	r2, r1
 8000c0c:	4694      	mov	ip, r2
 8000c0e:	d969      	bls.n	8000ce4 <__udivmoddi4+0xe8>
 8000c10:	fab2 f282 	clz	r2, r2
 8000c14:	b152      	cbz	r2, 8000c2c <__udivmoddi4+0x30>
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	f1c2 0120 	rsb	r1, r2, #32
 8000c1e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c22:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c26:	ea41 0e03 	orr.w	lr, r1, r3
 8000c2a:	4094      	lsls	r4, r2
 8000c2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c30:	0c21      	lsrs	r1, r4, #16
 8000c32:	fbbe f6f8 	udiv	r6, lr, r8
 8000c36:	fa1f f78c 	uxth.w	r7, ip
 8000c3a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c42:	fb06 f107 	mul.w	r1, r6, r7
 8000c46:	4299      	cmp	r1, r3
 8000c48:	d90a      	bls.n	8000c60 <__udivmoddi4+0x64>
 8000c4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c52:	f080 811f 	bcs.w	8000e94 <__udivmoddi4+0x298>
 8000c56:	4299      	cmp	r1, r3
 8000c58:	f240 811c 	bls.w	8000e94 <__udivmoddi4+0x298>
 8000c5c:	3e02      	subs	r6, #2
 8000c5e:	4463      	add	r3, ip
 8000c60:	1a5b      	subs	r3, r3, r1
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c68:	fb08 3310 	mls	r3, r8, r0, r3
 8000c6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c70:	fb00 f707 	mul.w	r7, r0, r7
 8000c74:	42a7      	cmp	r7, r4
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x92>
 8000c78:	eb1c 0404 	adds.w	r4, ip, r4
 8000c7c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c80:	f080 810a 	bcs.w	8000e98 <__udivmoddi4+0x29c>
 8000c84:	42a7      	cmp	r7, r4
 8000c86:	f240 8107 	bls.w	8000e98 <__udivmoddi4+0x29c>
 8000c8a:	4464      	add	r4, ip
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c92:	1be4      	subs	r4, r4, r7
 8000c94:	2600      	movs	r6, #0
 8000c96:	b11d      	cbz	r5, 8000ca0 <__udivmoddi4+0xa4>
 8000c98:	40d4      	lsrs	r4, r2
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca0:	4631      	mov	r1, r6
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d909      	bls.n	8000cbe <__udivmoddi4+0xc2>
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	f000 80ef 	beq.w	8000e8e <__udivmoddi4+0x292>
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb6:	4630      	mov	r0, r6
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	fab3 f683 	clz	r6, r3
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d14a      	bne.n	8000d5c <__udivmoddi4+0x160>
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xd4>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 80f9 	bhi.w	8000ec2 <__udivmoddi4+0x2c6>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	469e      	mov	lr, r3
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e0      	beq.n	8000ca0 <__udivmoddi4+0xa4>
 8000cde:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ce2:	e7dd      	b.n	8000ca0 <__udivmoddi4+0xa4>
 8000ce4:	b902      	cbnz	r2, 8000ce8 <__udivmoddi4+0xec>
 8000ce6:	deff      	udf	#255	; 0xff
 8000ce8:	fab2 f282 	clz	r2, r2
 8000cec:	2a00      	cmp	r2, #0
 8000cee:	f040 8092 	bne.w	8000e16 <__udivmoddi4+0x21a>
 8000cf2:	eba1 010c 	sub.w	r1, r1, ip
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f fe8c 	uxth.w	lr, ip
 8000cfe:	2601      	movs	r6, #1
 8000d00:	0c20      	lsrs	r0, r4, #16
 8000d02:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d06:	fb07 1113 	mls	r1, r7, r3, r1
 8000d0a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0e:	fb0e f003 	mul.w	r0, lr, r3
 8000d12:	4288      	cmp	r0, r1
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x12c>
 8000d16:	eb1c 0101 	adds.w	r1, ip, r1
 8000d1a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d1e:	d202      	bcs.n	8000d26 <__udivmoddi4+0x12a>
 8000d20:	4288      	cmp	r0, r1
 8000d22:	f200 80cb 	bhi.w	8000ebc <__udivmoddi4+0x2c0>
 8000d26:	4643      	mov	r3, r8
 8000d28:	1a09      	subs	r1, r1, r0
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d30:	fb07 1110 	mls	r1, r7, r0, r1
 8000d34:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d38:	fb0e fe00 	mul.w	lr, lr, r0
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x156>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d48:	d202      	bcs.n	8000d50 <__udivmoddi4+0x154>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f200 80bb 	bhi.w	8000ec6 <__udivmoddi4+0x2ca>
 8000d50:	4608      	mov	r0, r1
 8000d52:	eba4 040e 	sub.w	r4, r4, lr
 8000d56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d5a:	e79c      	b.n	8000c96 <__udivmoddi4+0x9a>
 8000d5c:	f1c6 0720 	rsb	r7, r6, #32
 8000d60:	40b3      	lsls	r3, r6
 8000d62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d72:	431c      	orrs	r4, r3
 8000d74:	40f9      	lsrs	r1, r7
 8000d76:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d82:	0c20      	lsrs	r0, r4, #16
 8000d84:	fa1f fe8c 	uxth.w	lr, ip
 8000d88:	fb09 1118 	mls	r1, r9, r8, r1
 8000d8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d90:	fb08 f00e 	mul.w	r0, r8, lr
 8000d94:	4288      	cmp	r0, r1
 8000d96:	fa02 f206 	lsl.w	r2, r2, r6
 8000d9a:	d90b      	bls.n	8000db4 <__udivmoddi4+0x1b8>
 8000d9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000da0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000da4:	f080 8088 	bcs.w	8000eb8 <__udivmoddi4+0x2bc>
 8000da8:	4288      	cmp	r0, r1
 8000daa:	f240 8085 	bls.w	8000eb8 <__udivmoddi4+0x2bc>
 8000dae:	f1a8 0802 	sub.w	r8, r8, #2
 8000db2:	4461      	add	r1, ip
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dbc:	fb09 1110 	mls	r1, r9, r0, r1
 8000dc0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	458e      	cmp	lr, r1
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x1e2>
 8000dcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dd4:	d26c      	bcs.n	8000eb0 <__udivmoddi4+0x2b4>
 8000dd6:	458e      	cmp	lr, r1
 8000dd8:	d96a      	bls.n	8000eb0 <__udivmoddi4+0x2b4>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	4461      	add	r1, ip
 8000dde:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de2:	fba0 9402 	umull	r9, r4, r0, r2
 8000de6:	eba1 010e 	sub.w	r1, r1, lr
 8000dea:	42a1      	cmp	r1, r4
 8000dec:	46c8      	mov	r8, r9
 8000dee:	46a6      	mov	lr, r4
 8000df0:	d356      	bcc.n	8000ea0 <__udivmoddi4+0x2a4>
 8000df2:	d053      	beq.n	8000e9c <__udivmoddi4+0x2a0>
 8000df4:	b15d      	cbz	r5, 8000e0e <__udivmoddi4+0x212>
 8000df6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dfa:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfe:	fa01 f707 	lsl.w	r7, r1, r7
 8000e02:	fa22 f306 	lsr.w	r3, r2, r6
 8000e06:	40f1      	lsrs	r1, r6
 8000e08:	431f      	orrs	r7, r3
 8000e0a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0e:	2600      	movs	r6, #0
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	f1c2 0320 	rsb	r3, r2, #32
 8000e1a:	40d8      	lsrs	r0, r3
 8000e1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e20:	fa21 f303 	lsr.w	r3, r1, r3
 8000e24:	4091      	lsls	r1, r2
 8000e26:	4301      	orrs	r1, r0
 8000e28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2c:	fa1f fe8c 	uxth.w	lr, ip
 8000e30:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e34:	fb07 3610 	mls	r6, r7, r0, r3
 8000e38:	0c0b      	lsrs	r3, r1, #16
 8000e3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e42:	429e      	cmp	r6, r3
 8000e44:	fa04 f402 	lsl.w	r4, r4, r2
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x260>
 8000e4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e52:	d22f      	bcs.n	8000eb4 <__udivmoddi4+0x2b8>
 8000e54:	429e      	cmp	r6, r3
 8000e56:	d92d      	bls.n	8000eb4 <__udivmoddi4+0x2b8>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	4463      	add	r3, ip
 8000e5c:	1b9b      	subs	r3, r3, r6
 8000e5e:	b289      	uxth	r1, r1
 8000e60:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e64:	fb07 3316 	mls	r3, r7, r6, r3
 8000e68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e6c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e70:	428b      	cmp	r3, r1
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x28a>
 8000e74:	eb1c 0101 	adds.w	r1, ip, r1
 8000e78:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e7c:	d216      	bcs.n	8000eac <__udivmoddi4+0x2b0>
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	d914      	bls.n	8000eac <__udivmoddi4+0x2b0>
 8000e82:	3e02      	subs	r6, #2
 8000e84:	4461      	add	r1, ip
 8000e86:	1ac9      	subs	r1, r1, r3
 8000e88:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e8c:	e738      	b.n	8000d00 <__udivmoddi4+0x104>
 8000e8e:	462e      	mov	r6, r5
 8000e90:	4628      	mov	r0, r5
 8000e92:	e705      	b.n	8000ca0 <__udivmoddi4+0xa4>
 8000e94:	4606      	mov	r6, r0
 8000e96:	e6e3      	b.n	8000c60 <__udivmoddi4+0x64>
 8000e98:	4618      	mov	r0, r3
 8000e9a:	e6f8      	b.n	8000c8e <__udivmoddi4+0x92>
 8000e9c:	454b      	cmp	r3, r9
 8000e9e:	d2a9      	bcs.n	8000df4 <__udivmoddi4+0x1f8>
 8000ea0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	e7a3      	b.n	8000df4 <__udivmoddi4+0x1f8>
 8000eac:	4646      	mov	r6, r8
 8000eae:	e7ea      	b.n	8000e86 <__udivmoddi4+0x28a>
 8000eb0:	4620      	mov	r0, r4
 8000eb2:	e794      	b.n	8000dde <__udivmoddi4+0x1e2>
 8000eb4:	4640      	mov	r0, r8
 8000eb6:	e7d1      	b.n	8000e5c <__udivmoddi4+0x260>
 8000eb8:	46d0      	mov	r8, sl
 8000eba:	e77b      	b.n	8000db4 <__udivmoddi4+0x1b8>
 8000ebc:	3b02      	subs	r3, #2
 8000ebe:	4461      	add	r1, ip
 8000ec0:	e732      	b.n	8000d28 <__udivmoddi4+0x12c>
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	e709      	b.n	8000cda <__udivmoddi4+0xde>
 8000ec6:	4464      	add	r4, ip
 8000ec8:	3802      	subs	r0, #2
 8000eca:	e742      	b.n	8000d52 <__udivmoddi4+0x156>

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed6:	f000 fdbe 	bl	8001a56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eda:	f000 f8d5 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ede:	f000 fabf 	bl	8001460 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ee2:	f000 fa71 	bl	80013c8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000ee6:	f000 f9f9 	bl	80012dc <MX_TIM2_Init>
  MX_ADC2_Init();
 8000eea:	f000 f991 	bl	8001210 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000eee:	f000 f917 	bl	8001120 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  uint32_t adc2_val;
  double adc2_value;
  int pwm_val = 500;
 8000ef2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ef6:	61fb      	str	r3, [r7, #28]
  int dir = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61bb      	str	r3, [r7, #24]
  uint32_t adc1_val;
  double adc1_value;


  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000efc:	2100      	movs	r1, #0
 8000efe:	485b      	ldr	r0, [pc, #364]	; (800106c <main+0x19c>)
 8000f00:	f003 fab0 	bl	8004464 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	2110      	movs	r1, #16
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0c:	f002 fa12 	bl	8003334 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2120      	movs	r1, #32
 8000f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f18:	f002 fa0c 	bl	8003334 <HAL_GPIO_WritePin>
  //nFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);


  TIM1->CCR1 = 500;
 8000f1c:	4b54      	ldr	r3, [pc, #336]	; (8001070 <main+0x1a0>)
 8000f1e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f22:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000f24:	2100      	movs	r1, #0
 8000f26:	4851      	ldr	r0, [pc, #324]	; (800106c <main+0x19c>)
 8000f28:	f003 fa9c 	bl	8004464 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc2);
 8000f2c:	4851      	ldr	r0, [pc, #324]	; (8001074 <main+0x1a4>)
 8000f2e:	f001 f99d 	bl	800226c <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc1);
 8000f32:	4851      	ldr	r0, [pc, #324]	; (8001078 <main+0x1a8>)
 8000f34:	f001 f99a 	bl	800226c <HAL_ADC_Start>
	  adc2_val = HAL_ADC_GetValue(&hadc2);
 8000f38:	484e      	ldr	r0, [pc, #312]	; (8001074 <main+0x1a4>)
 8000f3a:	f001 fa53 	bl	80023e4 <HAL_ADC_GetValue>
 8000f3e:	6178      	str	r0, [r7, #20]
	  adc1_val = HAL_ADC_GetValue(&hadc1);
 8000f40:	484d      	ldr	r0, [pc, #308]	; (8001078 <main+0x1a8>)
 8000f42:	f001 fa4f 	bl	80023e4 <HAL_ADC_GetValue>
 8000f46:	6138      	str	r0, [r7, #16]
	  adc2_value = adc2_val;
 8000f48:	6978      	ldr	r0, [r7, #20]
 8000f4a:	f7ff fb03 	bl	8000554 <__aeabi_ui2d>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	460b      	mov	r3, r1
 8000f52:	e9c7 2302 	strd	r2, r3, [r7, #8]
	  adc1_value = adc1_val;
 8000f56:	6938      	ldr	r0, [r7, #16]
 8000f58:	f7ff fafc 	bl	8000554 <__aeabi_ui2d>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	e9c7 2300 	strd	r2, r3, [r7]
	  if(adc2_value < 2048){
 8000f64:	f04f 0200 	mov.w	r2, #0
 8000f68:	4b44      	ldr	r3, [pc, #272]	; (800107c <main+0x1ac>)
 8000f6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f6e:	f7ff fddd 	bl	8000b2c <__aeabi_dcmplt>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d002      	beq.n	8000f7e <main+0xae>
		  dir = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	e001      	b.n	8000f82 <main+0xb2>
	  }
	  else{
		  dir = 1;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	61bb      	str	r3, [r7, #24]
	  }
	  if(dir){
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d027      	beq.n	8000fd8 <main+0x108>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f90:	f002 f9d0 	bl	8003334 <HAL_GPIO_WritePin>
		  pwm_val = 1000.0 * ((adc2_value - 2048.0) / 2048.0);
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	4b38      	ldr	r3, [pc, #224]	; (800107c <main+0x1ac>)
 8000f9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f9e:	f7ff f99b 	bl	80002d8 <__aeabi_dsub>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	4b33      	ldr	r3, [pc, #204]	; (800107c <main+0x1ac>)
 8000fb0:	f7ff fc74 	bl	800089c <__aeabi_ddiv>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	4610      	mov	r0, r2
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	4b2f      	ldr	r3, [pc, #188]	; (8001080 <main+0x1b0>)
 8000fc2:	f7ff fb41 	bl	8000648 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	4610      	mov	r0, r2
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f7ff fdd5 	bl	8000b7c <__aeabi_d2iz>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	61fb      	str	r3, [r7, #28]
 8000fd6:	e026      	b.n	8001026 <main+0x156>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2110      	movs	r1, #16
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe0:	f002 f9a8 	bl	8003334 <HAL_GPIO_WritePin>
		  pwm_val = 1000.0 * ((2048.0 - adc2_value) / 2048.0);
 8000fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	4923      	ldr	r1, [pc, #140]	; (800107c <main+0x1ac>)
 8000fee:	f7ff f973 	bl	80002d8 <__aeabi_dsub>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	; (800107c <main+0x1ac>)
 8001000:	f7ff fc4c 	bl	800089c <__aeabi_ddiv>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <main+0x1b0>)
 8001012:	f7ff fb19 	bl	8000648 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4610      	mov	r0, r2
 800101c:	4619      	mov	r1, r3
 800101e:	f7ff fdad 	bl	8000b7c <__aeabi_d2iz>
 8001022:	4603      	mov	r3, r0
 8001024:	61fb      	str	r3, [r7, #28]
	  }
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_val);
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <main+0x19c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	635a      	str	r2, [r3, #52]	; 0x34
	  if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)){
 800102e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001036:	f002 f965 	bl	8003304 <HAL_GPIO_ReadPin>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d106      	bne.n	800104e <main+0x17e>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001040:	2201      	movs	r2, #1
 8001042:	2140      	movs	r1, #64	; 0x40
 8001044:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001048:	f002 f974 	bl	8003334 <HAL_GPIO_WritePin>
 800104c:	e005      	b.n	800105a <main+0x18a>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2140      	movs	r1, #64	; 0x40
 8001052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001056:	f002 f96d 	bl	8003334 <HAL_GPIO_WritePin>
	  }
	 UART_PRINT_TEXT("\nADC reading: ");
 800105a:	480a      	ldr	r0, [pc, #40]	; (8001084 <main+0x1b4>)
 800105c:	f000 fad2 	bl	8001604 <UART_PRINT_TEXT>
	 UART_PRINT_VAL(adc1_value);
 8001060:	ed97 0b00 	vldr	d0, [r7]
 8001064:	f000 fa60 	bl	8001528 <UART_PRINT_VAL>
  {
 8001068:	e760      	b.n	8000f2c <main+0x5c>
 800106a:	bf00      	nop
 800106c:	20000164 	.word	0x20000164
 8001070:	40012c00 	.word	0x40012c00
 8001074:	200000f8 	.word	0x200000f8
 8001078:	2000008c 	.word	0x2000008c
 800107c:	40a00000 	.word	0x40a00000
 8001080:	408f4000 	.word	0x408f4000
 8001084:	08006a5c 	.word	0x08006a5c

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b094      	sub	sp, #80	; 0x50
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0318 	add.w	r3, r7, #24
 8001092:	2238      	movs	r2, #56	; 0x38
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f005 f850 	bl	800613c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80010aa:	2000      	movs	r0, #0
 80010ac:	f002 f95a 	bl	8003364 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010b0:	2302      	movs	r3, #2
 80010b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ba:	2340      	movs	r3, #64	; 0x40
 80010bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010be:	2302      	movs	r3, #2
 80010c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010c2:	2302      	movs	r3, #2
 80010c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80010c6:	2304      	movs	r3, #4
 80010c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80010ca:	2355      	movs	r3, #85	; 0x55
 80010cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010d2:	2302      	movs	r3, #2
 80010d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010d6:	2302      	movs	r3, #2
 80010d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010da:	f107 0318 	add.w	r3, r7, #24
 80010de:	4618      	mov	r0, r3
 80010e0:	f002 f9e4 	bl	80034ac <HAL_RCC_OscConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80010ea:	f000 fa9f 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f2:	2303      	movs	r3, #3
 80010f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2104      	movs	r1, #4
 8001106:	4618      	mov	r0, r3
 8001108:	f002 fce8 	bl	8003adc <HAL_RCC_ClockConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001112:	f000 fa8b 	bl	800162c <Error_Handler>
  }
}
 8001116:	bf00      	nop
 8001118:	3750      	adds	r7, #80	; 0x50
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08c      	sub	sp, #48	; 0x30
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2220      	movs	r2, #32
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f004 ffff 	bl	800613c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800113e:	4b32      	ldr	r3, [pc, #200]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001140:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001144:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001146:	4b30      	ldr	r3, [pc, #192]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001148:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800114c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800114e:	4b2e      	ldr	r3, [pc, #184]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001154:	4b2c      	ldr	r3, [pc, #176]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800115a:	4b2b      	ldr	r3, [pc, #172]	; (8001208 <MX_ADC1_Init+0xe8>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001160:	4b29      	ldr	r3, [pc, #164]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001166:	4b28      	ldr	r3, [pc, #160]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001168:	2204      	movs	r2, #4
 800116a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800116c:	4b26      	ldr	r3, [pc, #152]	; (8001208 <MX_ADC1_Init+0xe8>)
 800116e:	2200      	movs	r2, #0
 8001170:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001172:	4b25      	ldr	r3, [pc, #148]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001174:	2200      	movs	r2, #0
 8001176:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001178:	4b23      	ldr	r3, [pc, #140]	; (8001208 <MX_ADC1_Init+0xe8>)
 800117a:	2201      	movs	r2, #1
 800117c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800117e:	4b22      	ldr	r3, [pc, #136]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001180:	2200      	movs	r2, #0
 8001182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001186:	4b20      	ldr	r3, [pc, #128]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001188:	2200      	movs	r2, #0
 800118a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118c:	4b1e      	ldr	r3, [pc, #120]	; (8001208 <MX_ADC1_Init+0xe8>)
 800118e:	2200      	movs	r2, #0
 8001190:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <MX_ADC1_Init+0xe8>)
 8001194:	2200      	movs	r2, #0
 8001196:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800119a:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <MX_ADC1_Init+0xe8>)
 800119c:	2200      	movs	r2, #0
 800119e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <MX_ADC1_Init+0xe8>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011a8:	4817      	ldr	r0, [pc, #92]	; (8001208 <MX_ADC1_Init+0xe8>)
 80011aa:	f000 fed5 	bl	8001f58 <HAL_ADC_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80011b4:	f000 fa3a 	bl	800162c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c0:	4619      	mov	r1, r3
 80011c2:	4811      	ldr	r0, [pc, #68]	; (8001208 <MX_ADC1_Init+0xe8>)
 80011c4:	f001 fd94 	bl	8002cf0 <HAL_ADCEx_MultiModeConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80011ce:	f000 fa2d 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_ADC1_Init+0xec>)
 80011d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d6:	2306      	movs	r3, #6
 80011d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011de:	237f      	movs	r3, #127	; 0x7f
 80011e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011e2:	2304      	movs	r3, #4
 80011e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	; (8001208 <MX_ADC1_Init+0xe8>)
 80011f0:	f001 f906 	bl	8002400 <HAL_ADC_ConfigChannel>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80011fa:	f000 fa17 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3730      	adds	r7, #48	; 0x30
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000008c 	.word	0x2000008c
 800120c:	3ef08000 	.word	0x3ef08000

08001210 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001216:	463b      	mov	r3, r7
 8001218:	2220      	movs	r2, #32
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f004 ff8d 	bl	800613c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001222:	4b2b      	ldr	r3, [pc, #172]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001224:	4a2b      	ldr	r2, [pc, #172]	; (80012d4 <MX_ADC2_Init+0xc4>)
 8001226:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001228:	4b29      	ldr	r3, [pc, #164]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800122a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800122e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001230:	4b27      	ldr	r3, [pc, #156]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001236:	4b26      	ldr	r3, [pc, #152]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001238:	2200      	movs	r2, #0
 800123a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800123c:	4b24      	ldr	r3, [pc, #144]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001242:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800124a:	2204      	movs	r2, #4
 800124c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001250:	2200      	movs	r2, #0
 8001252:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001254:	4b1e      	ldr	r3, [pc, #120]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001256:	2200      	movs	r2, #0
 8001258:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800125a:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800125c:	2201      	movs	r2, #1
 800125e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001268:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800126a:	2200      	movs	r2, #0
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126e:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001270:	2200      	movs	r2, #0
 8001272:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001274:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800127c:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800127e:	2200      	movs	r2, #0
 8001280:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001282:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <MX_ADC2_Init+0xc0>)
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800128a:	4811      	ldr	r0, [pc, #68]	; (80012d0 <MX_ADC2_Init+0xc0>)
 800128c:	f000 fe64 	bl	8001f58 <HAL_ADC_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001296:	f000 f9c9 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_ADC2_Init+0xc8>)
 800129c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800129e:	2306      	movs	r3, #6
 80012a0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012a6:	237f      	movs	r3, #127	; 0x7f
 80012a8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012aa:	2304      	movs	r3, #4
 80012ac:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <MX_ADC2_Init+0xc0>)
 80012b8:	f001 f8a2 	bl	8002400 <HAL_ADC_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80012c2:	f000 f9b3 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3720      	adds	r7, #32
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200000f8 	.word	0x200000f8
 80012d4:	50000100 	.word	0x50000100
 80012d8:	08600004 	.word	0x08600004

080012dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	; 0x38
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012fc:	463b      	mov	r3, r7
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]
 800130a:	615a      	str	r2, [r3, #20]
 800130c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800130e:	4b2d      	ldr	r3, [pc, #180]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001310:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001314:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001316:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001318:	2200      	movs	r2, #0
 800131a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131c:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <MX_TIM2_Init+0xe8>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001322:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001324:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001328:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <MX_TIM2_Init+0xe8>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001330:	4b24      	ldr	r3, [pc, #144]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001332:	2280      	movs	r2, #128	; 0x80
 8001334:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001336:	4823      	ldr	r0, [pc, #140]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001338:	f002 ffdc 	bl	80042f4 <HAL_TIM_Base_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001342:	f000 f973 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800134a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800134c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001350:	4619      	mov	r1, r3
 8001352:	481c      	ldr	r0, [pc, #112]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001354:	f003 fa9a 	bl	800488c <HAL_TIM_ConfigClockSource>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800135e:	f000 f965 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001362:	4818      	ldr	r0, [pc, #96]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001364:	f003 f81d 	bl	80043a2 <HAL_TIM_PWM_Init>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800136e:	f000 f95d 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137a:	f107 031c 	add.w	r3, r7, #28
 800137e:	4619      	mov	r1, r3
 8001380:	4810      	ldr	r0, [pc, #64]	; (80013c4 <MX_TIM2_Init+0xe8>)
 8001382:	f003 ffc5 	bl	8005310 <HAL_TIMEx_MasterConfigSynchronization>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800138c:	f000 f94e 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001390:	2360      	movs	r3, #96	; 0x60
 8001392:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001398:	2300      	movs	r3, #0
 800139a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	4619      	mov	r1, r3
 80013a6:	4807      	ldr	r0, [pc, #28]	; (80013c4 <MX_TIM2_Init+0xe8>)
 80013a8:	f003 f95c 	bl	8004664 <HAL_TIM_PWM_ConfigChannel>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80013b2:	f000 f93b 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013b6:	4803      	ldr	r0, [pc, #12]	; (80013c4 <MX_TIM2_Init+0xe8>)
 80013b8:	f000 fa26 	bl	8001808 <HAL_TIM_MspPostInit>

}
 80013bc:	bf00      	nop
 80013be:	3738      	adds	r7, #56	; 0x38
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000164 	.word	0x20000164

080013c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013cc:	4b22      	ldr	r3, [pc, #136]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013ce:	4a23      	ldr	r2, [pc, #140]	; (800145c <MX_USART2_UART_Init+0x94>)
 80013d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013d2:	4b21      	ldr	r3, [pc, #132]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013da:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e0:	4b1d      	ldr	r3, [pc, #116]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013e6:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ec:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013ee:	220c      	movs	r2, #12
 80013f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f2:	4b19      	ldr	r3, [pc, #100]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <MX_USART2_UART_Init+0x90>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013fe:	4b16      	ldr	r3, [pc, #88]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001400:	2200      	movs	r2, #0
 8001402:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001404:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001406:	2200      	movs	r2, #0
 8001408:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800140a:	4b13      	ldr	r3, [pc, #76]	; (8001458 <MX_USART2_UART_Init+0x90>)
 800140c:	2200      	movs	r2, #0
 800140e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001410:	4811      	ldr	r0, [pc, #68]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001412:	f003 ffff 	bl	8005414 <HAL_UART_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800141c:	f000 f906 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001420:	2100      	movs	r1, #0
 8001422:	480d      	ldr	r0, [pc, #52]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001424:	f004 fd96 	bl	8005f54 <HAL_UARTEx_SetTxFifoThreshold>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800142e:	f000 f8fd 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001432:	2100      	movs	r1, #0
 8001434:	4808      	ldr	r0, [pc, #32]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001436:	f004 fdcb 	bl	8005fd0 <HAL_UARTEx_SetRxFifoThreshold>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001440:	f000 f8f4 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001444:	4804      	ldr	r0, [pc, #16]	; (8001458 <MX_USART2_UART_Init+0x90>)
 8001446:	f004 fd4c 	bl	8005ee2 <HAL_UARTEx_DisableFifoMode>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001450:	f000 f8ec 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200001b0 	.word	0x200001b0
 800145c:	40004400 	.word	0x40004400

08001460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	4b2a      	ldr	r3, [pc, #168]	; (8001520 <MX_GPIO_Init+0xc0>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	4a29      	ldr	r2, [pc, #164]	; (8001520 <MX_GPIO_Init+0xc0>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001482:	4b27      	ldr	r3, [pc, #156]	; (8001520 <MX_GPIO_Init+0xc0>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148e:	4b24      	ldr	r3, [pc, #144]	; (8001520 <MX_GPIO_Init+0xc0>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	4a23      	ldr	r2, [pc, #140]	; (8001520 <MX_GPIO_Init+0xc0>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149a:	4b21      	ldr	r3, [pc, #132]	; (8001520 <MX_GPIO_Init+0xc0>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2170      	movs	r1, #112	; 0x70
 80014aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ae:	f001 ff41 	bl	8003334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014b8:	481a      	ldr	r0, [pc, #104]	; (8001524 <MX_GPIO_Init+0xc4>)
 80014ba:	f001 ff3b 	bl	8003334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014be:	2370      	movs	r3, #112	; 0x70
 80014c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 030c 	add.w	r3, r7, #12
 80014d2:	4619      	mov	r1, r3
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d8:	f001 fd92 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	4619      	mov	r1, r3
 80014f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f4:	f001 fd84 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <MX_GPIO_Init+0xc4>)
 8001512:	f001 fd75 	bl	8003000 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001516:	bf00      	nop
 8001518:	3720      	adds	r7, #32
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000
 8001524:	48000400 	.word	0x48000400

08001528 <UART_PRINT_VAL>:

/* USER CODE BEGIN 4 */
void UART_PRINT_VAL(double value){
 8001528:	b580      	push	{r7, lr}
 800152a:	b094      	sub	sp, #80	; 0x50
 800152c:	af00      	add	r7, sp, #0
 800152e:	ed87 0b00 	vstr	d0, [r7]
	char total[50];
	sprintf(total, "%i", (int)value);
 8001532:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001536:	f7ff fb21 	bl	8000b7c <__aeabi_d2iz>
 800153a:	4602      	mov	r2, r0
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	492d      	ldr	r1, [pc, #180]	; (80015f8 <UART_PRINT_VAL+0xd0>)
 8001542:	4618      	mov	r0, r3
 8001544:	f004 fe02 	bl	800614c <siprintf>
	strcat(total, ".");
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4618      	mov	r0, r3
 800154e:	f7fe fe67 	bl	8000220 <strlen>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4413      	add	r3, r2
 800155c:	4927      	ldr	r1, [pc, #156]	; (80015fc <UART_PRINT_VAL+0xd4>)
 800155e:	461a      	mov	r2, r3
 8001560:	460b      	mov	r3, r1
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	8013      	strh	r3, [r2, #0]
	int y = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	64fb      	str	r3, [r7, #76]	; 0x4c
	int val = abs((int)((value - (int)value) * 10000000));
 800156a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800156e:	f7ff fb05 	bl	8000b7c <__aeabi_d2iz>
 8001572:	4603      	mov	r3, r0
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe fffd 	bl	8000574 <__aeabi_i2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001582:	f7fe fea9 	bl	80002d8 <__aeabi_dsub>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	a318      	add	r3, pc, #96	; (adr r3, 80015f0 <UART_PRINT_VAL+0xc8>)
 8001590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001594:	f7ff f858 	bl	8000648 <__aeabi_dmul>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	f7ff faec 	bl	8000b7c <__aeabi_d2iz>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	bfb8      	it	lt
 80015aa:	425b      	neglt	r3, r3
 80015ac:	64bb      	str	r3, [r7, #72]	; 0x48
	char temp[10];
	sprintf(temp, "%i", val);
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80015b4:	4910      	ldr	r1, [pc, #64]	; (80015f8 <UART_PRINT_VAL+0xd0>)
 80015b6:	4618      	mov	r0, r3
 80015b8:	f004 fdc8 	bl	800614c <siprintf>
	strcat(total, temp);
 80015bc:	f107 0208 	add.w	r2, r7, #8
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4611      	mov	r1, r2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 fde0 	bl	800618c <strcat>
	HAL_UART_Transmit(&huart2, total, strlen(total), 100);
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe fe25 	bl	8000220 <strlen>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	f107 0114 	add.w	r1, r7, #20
 80015de:	2364      	movs	r3, #100	; 0x64
 80015e0:	4807      	ldr	r0, [pc, #28]	; (8001600 <UART_PRINT_VAL+0xd8>)
 80015e2:	f003 ff67 	bl	80054b4 <HAL_UART_Transmit>
}
 80015e6:	bf00      	nop
 80015e8:	3750      	adds	r7, #80	; 0x50
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	00000000 	.word	0x00000000
 80015f4:	416312d0 	.word	0x416312d0
 80015f8:	08006a6c 	.word	0x08006a6c
 80015fc:	08006a70 	.word	0x08006a70
 8001600:	200001b0 	.word	0x200001b0

08001604 <UART_PRINT_TEXT>:
void UART_PRINT_TEXT(uint8_t* MSG){
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, MSG, strlen(MSG), 100);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7fe fe07 	bl	8000220 <strlen>
 8001612:	4603      	mov	r3, r0
 8001614:	b29a      	uxth	r2, r3
 8001616:	2364      	movs	r3, #100	; 0x64
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4803      	ldr	r0, [pc, #12]	; (8001628 <UART_PRINT_TEXT+0x24>)
 800161c:	f003 ff4a 	bl	80054b4 <HAL_UART_Transmit>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	200001b0 	.word	0x200001b0

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	e7fe      	b.n	8001634 <Error_Handler+0x8>
	...

08001638 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <HAL_MspInit+0x44>)
 8001640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_MspInit+0x44>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6613      	str	r3, [r2, #96]	; 0x60
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <HAL_MspInit+0x44>)
 800164c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <HAL_MspInit+0x44>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165a:	4a08      	ldr	r2, [pc, #32]	; (800167c <HAL_MspInit+0x44>)
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001660:	6593      	str	r3, [r2, #88]	; 0x58
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_MspInit+0x44>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	603b      	str	r3, [r7, #0]
 800166c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000

08001680 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b09c      	sub	sp, #112	; 0x70
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	2244      	movs	r2, #68	; 0x44
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f004 fd4b 	bl	800613c <memset>
  if(hadc->Instance==ADC1)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016ae:	d13d      	bne.n	800172c <HAL_ADC_MspInit+0xac>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80016ba:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016bc:	f107 0318 	add.w	r3, r7, #24
 80016c0:	4618      	mov	r0, r3
 80016c2:	f002 fc27 	bl	8003f14 <HAL_RCCEx_PeriphCLKConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80016cc:	f7ff ffae 	bl	800162c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80016d0:	4b3a      	ldr	r3, [pc, #232]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	3301      	adds	r3, #1
 80016d6:	4a39      	ldr	r2, [pc, #228]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 80016d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016da:	4b38      	ldr	r3, [pc, #224]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d10b      	bne.n	80016fa <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016e2:	4b37      	ldr	r3, [pc, #220]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e6:	4a36      	ldr	r2, [pc, #216]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 80016e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ee:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	4b31      	ldr	r3, [pc, #196]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	4a30      	ldr	r2, [pc, #192]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001706:	4b2e      	ldr	r3, [pc, #184]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001712:	2301      	movs	r3, #1
 8001714:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001716:	2303      	movs	r3, #3
 8001718:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001722:	4619      	mov	r1, r3
 8001724:	4827      	ldr	r0, [pc, #156]	; (80017c4 <HAL_ADC_MspInit+0x144>)
 8001726:	f001 fc6b 	bl	8003000 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800172a:	e042      	b.n	80017b2 <HAL_ADC_MspInit+0x132>
  else if(hadc->Instance==ADC2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a25      	ldr	r2, [pc, #148]	; (80017c8 <HAL_ADC_MspInit+0x148>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d13d      	bne.n	80017b2 <HAL_ADC_MspInit+0x132>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800173a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800173c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001740:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001742:	f107 0318 	add.w	r3, r7, #24
 8001746:	4618      	mov	r0, r3
 8001748:	f002 fbe4 	bl	8003f14 <HAL_RCCEx_PeriphCLKConfig>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_ADC_MspInit+0xd6>
      Error_Handler();
 8001752:	f7ff ff6b 	bl	800162c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001756:	4b19      	ldr	r3, [pc, #100]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	3301      	adds	r3, #1
 800175c:	4a17      	ldr	r2, [pc, #92]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 800175e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001760:	4b16      	ldr	r3, [pc, #88]	; (80017bc <HAL_ADC_MspInit+0x13c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10b      	bne.n	8001780 <HAL_ADC_MspInit+0x100>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001768:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 800176a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176c:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 800176e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001772:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 8001776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 8001782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001784:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_ADC_MspInit+0x140>)
 800178e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8001798:	2382      	movs	r3, #130	; 0x82
 800179a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179c:	2303      	movs	r3, #3
 800179e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017a8:	4619      	mov	r1, r3
 80017aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ae:	f001 fc27 	bl	8003000 <HAL_GPIO_Init>
}
 80017b2:	bf00      	nop
 80017b4:	3770      	adds	r7, #112	; 0x70
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000240 	.word	0x20000240
 80017c0:	40021000 	.word	0x40021000
 80017c4:	48000400 	.word	0x48000400
 80017c8:	50000100 	.word	0x50000100

080017cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017dc:	d10b      	bne.n	80017f6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_TIM_Base_MspInit+0x38>)
 80017e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e2:	4a08      	ldr	r2, [pc, #32]	; (8001804 <HAL_TIM_Base_MspInit+0x38>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6593      	str	r3, [r2, #88]	; 0x58
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_TIM_Base_MspInit+0x38>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40021000 	.word	0x40021000

08001808 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001810:	f107 030c 	add.w	r3, r7, #12
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001828:	d11c      	bne.n	8001864 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	4b10      	ldr	r3, [pc, #64]	; (800186c <HAL_TIM_MspPostInit+0x64>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	4a0f      	ldr	r2, [pc, #60]	; (800186c <HAL_TIM_MspPostInit+0x64>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_TIM_MspPostInit+0x64>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001842:	2301      	movs	r3, #1
 8001844:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	2300      	movs	r3, #0
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001852:	2301      	movs	r3, #1
 8001854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	4619      	mov	r1, r3
 800185c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001860:	f001 fbce 	bl	8003000 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001864:	bf00      	nop
 8001866:	3720      	adds	r7, #32
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b09a      	sub	sp, #104	; 0x68
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	2244      	movs	r2, #68	; 0x44
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f004 fc53 	bl	800613c <memset>
  if(huart->Instance==USART2)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <HAL_UART_MspInit+0xa8>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d136      	bne.n	800190e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018a0:	2302      	movs	r3, #2
 80018a2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4618      	mov	r0, r3
 80018ae:	f002 fb31 	bl	8003f14 <HAL_RCCEx_PeriphCLKConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018b8:	f7ff feb8 	bl	800162c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <HAL_UART_MspInit+0xac>)
 80018be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c0:	4a16      	ldr	r2, [pc, #88]	; (800191c <HAL_UART_MspInit+0xac>)
 80018c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c6:	6593      	str	r3, [r2, #88]	; 0x58
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <HAL_UART_MspInit+0xac>)
 80018ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <HAL_UART_MspInit+0xac>)
 80018d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d8:	4a10      	ldr	r2, [pc, #64]	; (800191c <HAL_UART_MspInit+0xac>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e0:	4b0e      	ldr	r3, [pc, #56]	; (800191c <HAL_UART_MspInit+0xac>)
 80018e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80018ec:	230c      	movs	r3, #12
 80018ee:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f0:	2302      	movs	r3, #2
 80018f2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018fc:	2307      	movs	r3, #7
 80018fe:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001900:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001904:	4619      	mov	r1, r3
 8001906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190a:	f001 fb79 	bl	8003000 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800190e:	bf00      	nop
 8001910:	3768      	adds	r7, #104	; 0x68
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40004400 	.word	0x40004400
 800191c:	40021000 	.word	0x40021000

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <NMI_Handler+0x4>

08001926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192a:	e7fe      	b.n	800192a <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	e7fe      	b.n	8001930 <MemManage_Handler+0x4>

08001932 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001936:	e7fe      	b.n	8001936 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	e7fe      	b.n	800193c <UsageFault_Handler+0x4>

0800193e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196c:	f000 f8c6 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}

08001974 <_sbrk>:
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
 80019a4:	f004 fba0 	bl	80060e8 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20008000 	.word	0x20008000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	20000244 	.word	0x20000244
 80019dc:	20000260 	.word	0x20000260

080019e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019e4:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <SystemInit+0x20>)
 80019e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ea:	4a05      	ldr	r2, [pc, #20]	; (8001a00 <SystemInit+0x20>)
 80019ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a04:	480d      	ldr	r0, [pc, #52]	; (8001a3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a06:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480d      	ldr	r0, [pc, #52]	; (8001a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0a:	490e      	ldr	r1, [pc, #56]	; (8001a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a0c:	4a0e      	ldr	r2, [pc, #56]	; (8001a48 <LoopForever+0xe>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0b      	ldr	r2, [pc, #44]	; (8001a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a20:	4c0b      	ldr	r4, [pc, #44]	; (8001a50 <LoopForever+0x16>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a2e:	f7ff ffd7 	bl	80019e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a32:	f004 fb5f 	bl	80060f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a36:	f7ff fa4b 	bl	8000ed0 <main>

08001a3a <LoopForever>:

LoopForever:
    b LoopForever
 8001a3a:	e7fe      	b.n	8001a3a <LoopForever>
  ldr   r0, =_estack
 8001a3c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001a48:	08006af8 	.word	0x08006af8
  ldr r2, =_sbss
 8001a4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001a50:	2000025c 	.word	0x2000025c

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>

08001a56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a60:	2003      	movs	r0, #3
 8001a62:	f001 fa9b 	bl	8002f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a66:	2000      	movs	r0, #0
 8001a68:	f000 f80e 	bl	8001a88 <HAL_InitTick>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d002      	beq.n	8001a78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	71fb      	strb	r3, [r7, #7]
 8001a76:	e001      	b.n	8001a7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a78:	f7ff fdde 	bl	8001638 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a7c:	79fb      	ldrb	r3, [r7, #7]

}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a94:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <HAL_InitTick+0x68>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d022      	beq.n	8001ae2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a9c:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <HAL_InitTick+0x6c>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <HAL_InitTick+0x68>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001aa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f001 fa98 	bl	8002fe6 <HAL_SYSTICK_Config>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d10f      	bne.n	8001adc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	d809      	bhi.n	8001ad6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001aca:	f001 fa72 	bl	8002fb2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ace:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <HAL_InitTick+0x70>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	e007      	b.n	8001ae6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e004      	b.n	8001ae6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e001      	b.n	8001ae6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000000 	.word	0x20000000
 8001af8:	20000004 	.word	0x20000004

08001afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <HAL_IncTick+0x1c>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_IncTick+0x20>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a03      	ldr	r2, [pc, #12]	; (8001b18 <HAL_IncTick+0x1c>)
 8001b0c:	6013      	str	r3, [r2, #0]
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	20000248 	.word	0x20000248
 8001b1c:	20000008 	.word	0x20000008

08001b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <HAL_GetTick+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000248 	.word	0x20000248

08001b38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	609a      	str	r2, [r3, #8]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	431a      	orrs	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	609a      	str	r2, [r3, #8]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b087      	sub	sp, #28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
 8001bac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	3360      	adds	r3, #96	; 0x60
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <LL_ADC_SetOffset+0x44>)
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001bd8:	bf00      	nop
 8001bda:	371c      	adds	r7, #28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	03fff000 	.word	0x03fff000

08001be8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3360      	adds	r3, #96	; 0x60
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b087      	sub	sp, #28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3360      	adds	r3, #96	; 0x60
 8001c24:	461a      	mov	r2, r3
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c3e:	bf00      	nop
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b087      	sub	sp, #28
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	3360      	adds	r3, #96	; 0x60
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001c74:	bf00      	nop
 8001c76:	371c      	adds	r7, #28
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b087      	sub	sp, #28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	3360      	adds	r3, #96	; 0x60
 8001c90:	461a      	mov	r2, r3
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	615a      	str	r2, [r3, #20]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	3330      	adds	r3, #48	; 0x30
 8001cec:	461a      	mov	r2, r3
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	f003 030c 	and.w	r3, r3, #12
 8001cf8:	4413      	add	r3, r2
 8001cfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	f003 031f 	and.w	r3, r3, #31
 8001d06:	211f      	movs	r1, #31
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	401a      	ands	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	0e9b      	lsrs	r3, r3, #26
 8001d14:	f003 011f 	and.w	r1, r3, #31
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f003 031f 	and.w	r3, r3, #31
 8001d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d22:	431a      	orrs	r2, r3
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d28:	bf00      	nop
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b087      	sub	sp, #28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	3314      	adds	r3, #20
 8001d44:	461a      	mov	r2, r3
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	0e5b      	lsrs	r3, r3, #25
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	4413      	add	r3, r2
 8001d52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	0d1b      	lsrs	r3, r3, #20
 8001d5c:	f003 031f 	and.w	r3, r3, #31
 8001d60:	2107      	movs	r1, #7
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	401a      	ands	r2, r3
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	0d1b      	lsrs	r3, r3, #20
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	fa01 f303 	lsl.w	r3, r1, r3
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d7e:	bf00      	nop
 8001d80:	371c      	adds	r7, #28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
	...

08001d8c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d10a      	bne.n	8001db6 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dac:	431a      	orrs	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001db4:	e00a      	b.n	8001dcc <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	401a      	ands	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	407f0000 	.word	0x407f0000

08001ddc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 031f 	and.w	r3, r3, #31
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6093      	str	r3, [r2, #8]
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e30:	d101      	bne.n	8001e36 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e80:	d101      	bne.n	8001e86 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e82:	2301      	movs	r3, #1
 8001e84:	e000      	b.n	8001e88 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ea4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ea8:	f043 0201 	orr.w	r2, r3, #1
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <LL_ADC_IsEnabled+0x18>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <LL_ADC_IsEnabled+0x1a>
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ef2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ef6:	f043 0204 	orr.w	r2, r3, #4
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d101      	bne.n	8001f22 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e000      	b.n	8001f24 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d101      	bne.n	8001f48 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f58:	b590      	push	{r4, r7, lr}
 8001f5a:	b089      	sub	sp, #36	; 0x24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e177      	b.n	8002262 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d109      	bne.n	8001f94 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff fb7d 	bl	8001680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ff3f 	bl	8001e1c <LL_ADC_IsDeepPowerDownEnabled>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d004      	beq.n	8001fae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff ff25 	bl	8001df8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff5a 	bl	8001e6c <LL_ADC_IsInternalRegulatorEnabled>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d115      	bne.n	8001fea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff ff3e 	bl	8001e44 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fc8:	4b9c      	ldr	r3, [pc, #624]	; (800223c <HAL_ADC_Init+0x2e4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	099b      	lsrs	r3, r3, #6
 8001fce:	4a9c      	ldr	r2, [pc, #624]	; (8002240 <HAL_ADC_Init+0x2e8>)
 8001fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd4:	099b      	lsrs	r3, r3, #6
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001fdc:	e002      	b.n	8001fe4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f9      	bne.n	8001fde <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff ff3c 	bl	8001e6c <LL_ADC_IsInternalRegulatorEnabled>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10d      	bne.n	8002016 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffe:	f043 0210 	orr.w	r2, r3, #16
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800200a:	f043 0201 	orr.w	r2, r3, #1
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff ff75 	bl	8001f0a <LL_ADC_REG_IsConversionOngoing>
 8002020:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002026:	f003 0310 	and.w	r3, r3, #16
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 8110 	bne.w	8002250 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	2b00      	cmp	r3, #0
 8002034:	f040 810c 	bne.w	8002250 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002040:	f043 0202 	orr.w	r2, r3, #2
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff35 	bl	8001ebc <LL_ADC_IsEnabled>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d111      	bne.n	800207c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002058:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800205c:	f7ff ff2e 	bl	8001ebc <LL_ADC_IsEnabled>
 8002060:	4604      	mov	r4, r0
 8002062:	4878      	ldr	r0, [pc, #480]	; (8002244 <HAL_ADC_Init+0x2ec>)
 8002064:	f7ff ff2a 	bl	8001ebc <LL_ADC_IsEnabled>
 8002068:	4603      	mov	r3, r0
 800206a:	4323      	orrs	r3, r4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d105      	bne.n	800207c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4619      	mov	r1, r3
 8002076:	4874      	ldr	r0, [pc, #464]	; (8002248 <HAL_ADC_Init+0x2f0>)
 8002078:	f7ff fd5e 	bl	8001b38 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7f5b      	ldrb	r3, [r3, #29]
 8002080:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002086:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800208c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002092:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800209a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d106      	bne.n	80020b8 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	3b01      	subs	r3, #1
 80020b0:	045b      	lsls	r3, r3, #17
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d009      	beq.n	80020d4 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020cc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	4b5c      	ldr	r3, [pc, #368]	; (800224c <HAL_ADC_Init+0x2f4>)
 80020dc:	4013      	ands	r3, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	69b9      	ldr	r1, [r7, #24]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff ff01 	bl	8001f0a <LL_ADC_REG_IsConversionOngoing>
 8002108:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff ff0e 	bl	8001f30 <LL_ADC_INJ_IsConversionOngoing>
 8002114:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d16d      	bne.n	80021f8 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d16a      	bne.n	80021f8 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002126:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800212e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800213e:	f023 0302 	bic.w	r3, r3, #2
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	69b9      	ldr	r1, [r7, #24]
 8002148:	430b      	orrs	r3, r1
 800214a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d017      	beq.n	8002184 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	691a      	ldr	r2, [r3, #16]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002162:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800216c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002170:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6911      	ldr	r1, [r2, #16]
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6812      	ldr	r2, [r2, #0]
 800217c:	430b      	orrs	r3, r1
 800217e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002182:	e013      	b.n	80021ac <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002192:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80021a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021a8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d118      	bne.n	80021e8 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80021c0:	f023 0304 	bic.w	r3, r3, #4
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80021cc:	4311      	orrs	r1, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80021d2:	4311      	orrs	r1, r2
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80021d8:	430a      	orrs	r2, r1
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 0201 	orr.w	r2, r2, #1
 80021e4:	611a      	str	r2, [r3, #16]
 80021e6:	e007      	b.n	80021f8 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691a      	ldr	r2, [r3, #16]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0201 	bic.w	r2, r2, #1
 80021f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d10c      	bne.n	800221a <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	f023 010f 	bic.w	r1, r3, #15
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	1e5a      	subs	r2, r3, #1
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	631a      	str	r2, [r3, #48]	; 0x30
 8002218:	e007      	b.n	800222a <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 020f 	bic.w	r2, r2, #15
 8002228:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800222e:	f023 0303 	bic.w	r3, r3, #3
 8002232:	f043 0201 	orr.w	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	65da      	str	r2, [r3, #92]	; 0x5c
 800223a:	e011      	b.n	8002260 <HAL_ADC_Init+0x308>
 800223c:	20000000 	.word	0x20000000
 8002240:	053e2d63 	.word	0x053e2d63
 8002244:	50000100 	.word	0x50000100
 8002248:	50000300 	.word	0x50000300
 800224c:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002254:	f043 0210 	orr.w	r2, r3, #16
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002260:	7ffb      	ldrb	r3, [r7, #31]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3724      	adds	r7, #36	; 0x24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd90      	pop	{r4, r7, pc}
 800226a:	bf00      	nop

0800226c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002274:	4859      	ldr	r0, [pc, #356]	; (80023dc <HAL_ADC_Start+0x170>)
 8002276:	f7ff fdb1 	bl	8001ddc <LL_ADC_GetMultimode>
 800227a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fe42 	bl	8001f0a <LL_ADC_REG_IsConversionOngoing>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	f040 809f 	bne.w	80023cc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_ADC_Start+0x30>
 8002298:	2302      	movs	r3, #2
 800229a:	e09a      	b.n	80023d2 <HAL_ADC_Start+0x166>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 fc9b 	bl	8002be0 <ADC_Enable>
 80022aa:	4603      	mov	r3, r0
 80022ac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022ae:	7dfb      	ldrb	r3, [r7, #23]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f040 8086 	bne.w	80023c2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022be:	f023 0301 	bic.w	r3, r3, #1
 80022c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a44      	ldr	r2, [pc, #272]	; (80023e0 <HAL_ADC_Start+0x174>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d002      	beq.n	80022da <HAL_ADC_Start+0x6e>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	e001      	b.n	80022de <HAL_ADC_Start+0x72>
 80022da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6812      	ldr	r2, [r2, #0]
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d002      	beq.n	80022ec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d105      	bne.n	80022f8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022f0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002304:	d106      	bne.n	8002314 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800230a:	f023 0206 	bic.w	r2, r3, #6
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	661a      	str	r2, [r3, #96]	; 0x60
 8002312:	e002      	b.n	800231a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	221c      	movs	r2, #28
 8002320:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a2c      	ldr	r2, [pc, #176]	; (80023e0 <HAL_ADC_Start+0x174>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d002      	beq.n	800233a <HAL_ADC_Start+0xce>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	e001      	b.n	800233e <HAL_ADC_Start+0xd2>
 800233a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	4293      	cmp	r3, r2
 8002344:	d008      	beq.n	8002358 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d005      	beq.n	8002358 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	2b05      	cmp	r3, #5
 8002350:	d002      	beq.n	8002358 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	2b09      	cmp	r3, #9
 8002356:	d114      	bne.n	8002382 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800236e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fdb1 	bl	8001ee2 <LL_ADC_REG_StartConversion>
 8002380:	e026      	b.n	80023d0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002386:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a13      	ldr	r2, [pc, #76]	; (80023e0 <HAL_ADC_Start+0x174>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d002      	beq.n	800239e <HAL_ADC_Start+0x132>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	e001      	b.n	80023a2 <HAL_ADC_Start+0x136>
 800239e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023a2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00f      	beq.n	80023d0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	65da      	str	r2, [r3, #92]	; 0x5c
 80023c0:	e006      	b.n	80023d0 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80023ca:	e001      	b.n	80023d0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023cc:	2302      	movs	r3, #2
 80023ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80023d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	50000300 	.word	0x50000300
 80023e0:	50000100 	.word	0x50000100

080023e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
	...

08002400 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b0b6      	sub	sp, #216	; 0xd8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x22>
 800241e:	2302      	movs	r3, #2
 8002420:	e3c8      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x7b4>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fd6b 	bl	8001f0a <LL_ADC_REG_IsConversionOngoing>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	f040 83ad 	bne.w	8002b96 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6859      	ldr	r1, [r3, #4]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	461a      	mov	r2, r3
 800244a:	f7ff fc47 	bl	8001cdc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fd59 	bl	8001f0a <LL_ADC_REG_IsConversionOngoing>
 8002458:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff fd65 	bl	8001f30 <LL_ADC_INJ_IsConversionOngoing>
 8002466:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800246a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800246e:	2b00      	cmp	r3, #0
 8002470:	f040 81d9 	bne.w	8002826 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002474:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002478:	2b00      	cmp	r3, #0
 800247a:	f040 81d4 	bne.w	8002826 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002486:	d10f      	bne.n	80024a8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6818      	ldr	r0, [r3, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2200      	movs	r2, #0
 8002492:	4619      	mov	r1, r3
 8002494:	f7ff fc4e 	bl	8001d34 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fc08 	bl	8001cb6 <LL_ADC_SetSamplingTimeCommonConfig>
 80024a6:	e00e      	b.n	80024c6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6818      	ldr	r0, [r3, #0]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	6819      	ldr	r1, [r3, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	461a      	mov	r2, r3
 80024b6:	f7ff fc3d 	bl	8001d34 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2100      	movs	r1, #0
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fbf8 	bl	8001cb6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	695a      	ldr	r2, [r3, #20]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	08db      	lsrs	r3, r3, #3
 80024d2:	f003 0303 	and.w	r3, r3, #3
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d022      	beq.n	800252e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6919      	ldr	r1, [r3, #16]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80024f8:	f7ff fb52 	bl	8001ba0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6818      	ldr	r0, [r3, #0]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	6919      	ldr	r1, [r3, #16]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	461a      	mov	r2, r3
 800250a:	f7ff fb9e 	bl	8001c4a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6818      	ldr	r0, [r3, #0]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	6919      	ldr	r1, [r3, #16]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	7f1b      	ldrb	r3, [r3, #28]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d102      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x124>
 800251e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002522:	e000      	b.n	8002526 <HAL_ADC_ConfigChannel+0x126>
 8002524:	2300      	movs	r3, #0
 8002526:	461a      	mov	r2, r3
 8002528:	f7ff fbaa 	bl	8001c80 <LL_ADC_SetOffsetSaturation>
 800252c:	e17b      	b.n	8002826 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2100      	movs	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff fb57 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 800253a:	4603      	mov	r3, r0
 800253c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <HAL_ADC_ConfigChannel+0x15a>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2100      	movs	r1, #0
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fb4c 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 8002550:	4603      	mov	r3, r0
 8002552:	0e9b      	lsrs	r3, r3, #26
 8002554:	f003 021f 	and.w	r2, r3, #31
 8002558:	e01e      	b.n	8002598 <HAL_ADC_ConfigChannel+0x198>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fb41 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 8002566:	4603      	mov	r3, r0
 8002568:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002570:	fa93 f3a3 	rbit	r3, r3
 8002574:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002578:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800257c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002580:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002588:	2320      	movs	r3, #32
 800258a:	e004      	b.n	8002596 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800258c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d105      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x1b0>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	0e9b      	lsrs	r3, r3, #26
 80025aa:	f003 031f 	and.w	r3, r3, #31
 80025ae:	e018      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x1e2>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80025bc:	fa93 f3a3 	rbit	r3, r3
 80025c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80025c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80025cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80025d4:	2320      	movs	r3, #32
 80025d6:	e004      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80025d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d106      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fb10 	bl	8001c14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2101      	movs	r1, #1
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff faf4 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 8002600:	4603      	mov	r3, r0
 8002602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10a      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x220>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2101      	movs	r1, #1
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fae9 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 8002616:	4603      	mov	r3, r0
 8002618:	0e9b      	lsrs	r3, r3, #26
 800261a:	f003 021f 	and.w	r2, r3, #31
 800261e:	e01e      	b.n	800265e <HAL_ADC_ConfigChannel+0x25e>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2101      	movs	r1, #1
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fade 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 800262c:	4603      	mov	r3, r0
 800262e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002636:	fa93 f3a3 	rbit	r3, r3
 800263a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800263e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002642:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002646:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800264e:	2320      	movs	r3, #32
 8002650:	e004      	b.n	800265c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002652:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002656:	fab3 f383 	clz	r3, r3
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002666:	2b00      	cmp	r3, #0
 8002668:	d105      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x276>
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	0e9b      	lsrs	r3, r3, #26
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	e018      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x2a8>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002682:	fa93 f3a3 	rbit	r3, r3
 8002686:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800268a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800268e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002692:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800269a:	2320      	movs	r3, #32
 800269c:	e004      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800269e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d106      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2200      	movs	r2, #0
 80026b2:	2101      	movs	r1, #1
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff faad 	bl	8001c14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2102      	movs	r1, #2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fa91 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10a      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x2e6>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2102      	movs	r1, #2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff fa86 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 80026dc:	4603      	mov	r3, r0
 80026de:	0e9b      	lsrs	r3, r3, #26
 80026e0:	f003 021f 	and.w	r2, r3, #31
 80026e4:	e01e      	b.n	8002724 <HAL_ADC_ConfigChannel+0x324>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2102      	movs	r1, #2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff fa7b 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026fc:	fa93 f3a3 	rbit	r3, r3
 8002700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002704:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002708:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800270c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002714:	2320      	movs	r3, #32
 8002716:	e004      	b.n	8002722 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002718:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800272c:	2b00      	cmp	r3, #0
 800272e:	d105      	bne.n	800273c <HAL_ADC_ConfigChannel+0x33c>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	0e9b      	lsrs	r3, r3, #26
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	e016      	b.n	800276a <HAL_ADC_ConfigChannel+0x36a>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002744:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002748:	fa93 f3a3 	rbit	r3, r3
 800274c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800274e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002754:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800275c:	2320      	movs	r3, #32
 800275e:	e004      	b.n	800276a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002760:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800276a:	429a      	cmp	r2, r3
 800276c:	d106      	bne.n	800277c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2200      	movs	r2, #0
 8002774:	2102      	movs	r1, #2
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff fa4c 	bl	8001c14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2103      	movs	r1, #3
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fa30 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 8002788:	4603      	mov	r3, r0
 800278a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10a      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x3a8>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2103      	movs	r1, #3
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fa25 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	0e9b      	lsrs	r3, r3, #26
 80027a2:	f003 021f 	and.w	r2, r3, #31
 80027a6:	e017      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x3d8>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2103      	movs	r1, #3
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fa1a 	bl	8001be8 <LL_ADC_GetOffsetChannel>
 80027b4:	4603      	mov	r3, r0
 80027b6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027ba:	fa93 f3a3 	rbit	r3, r3
 80027be:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80027c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027c2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80027c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80027ca:	2320      	movs	r3, #32
 80027cc:	e003      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80027ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027d0:	fab3 f383 	clz	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d105      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x3f0>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0e9b      	lsrs	r3, r3, #26
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	e011      	b.n	8002814 <HAL_ADC_ConfigChannel+0x414>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027f8:	fa93 f3a3 	rbit	r3, r3
 80027fc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80027fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002800:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002802:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002808:	2320      	movs	r3, #32
 800280a:	e003      	b.n	8002814 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800280c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002814:	429a      	cmp	r2, r3
 8002816:	d106      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2200      	movs	r2, #0
 800281e:	2103      	movs	r1, #3
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff f9f7 	bl	8001c14 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fb46 	bl	8001ebc <LL_ADC_IsEnabled>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 8140 	bne.w	8002ab8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	6819      	ldr	r1, [r3, #0]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	461a      	mov	r2, r3
 8002846:	f7ff faa1 	bl	8001d8c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	4a8f      	ldr	r2, [pc, #572]	; (8002a8c <HAL_ADC_ConfigChannel+0x68c>)
 8002850:	4293      	cmp	r3, r2
 8002852:	f040 8131 	bne.w	8002ab8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10b      	bne.n	800287e <HAL_ADC_ConfigChannel+0x47e>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	0e9b      	lsrs	r3, r3, #26
 800286c:	3301      	adds	r3, #1
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	2b09      	cmp	r3, #9
 8002874:	bf94      	ite	ls
 8002876:	2301      	movls	r3, #1
 8002878:	2300      	movhi	r3, #0
 800287a:	b2db      	uxtb	r3, r3
 800287c:	e019      	b.n	80028b2 <HAL_ADC_ConfigChannel+0x4b2>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002884:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002886:	fa93 f3a3 	rbit	r3, r3
 800288a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800288c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800288e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002896:	2320      	movs	r3, #32
 8002898:	e003      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800289a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800289c:	fab3 f383 	clz	r3, r3
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	3301      	adds	r3, #1
 80028a4:	f003 031f 	and.w	r3, r3, #31
 80028a8:	2b09      	cmp	r3, #9
 80028aa:	bf94      	ite	ls
 80028ac:	2301      	movls	r3, #1
 80028ae:	2300      	movhi	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d079      	beq.n	80029aa <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d107      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x4d2>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	0e9b      	lsrs	r3, r3, #26
 80028c8:	3301      	adds	r3, #1
 80028ca:	069b      	lsls	r3, r3, #26
 80028cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028d0:	e015      	b.n	80028fe <HAL_ADC_ConfigChannel+0x4fe>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80028e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80028e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80028ea:	2320      	movs	r3, #32
 80028ec:	e003      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80028ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028f0:	fab3 f383 	clz	r3, r3
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	3301      	adds	r3, #1
 80028f8:	069b      	lsls	r3, r3, #26
 80028fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <HAL_ADC_ConfigChannel+0x51e>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	0e9b      	lsrs	r3, r3, #26
 8002910:	3301      	adds	r3, #1
 8002912:	f003 031f 	and.w	r3, r3, #31
 8002916:	2101      	movs	r1, #1
 8002918:	fa01 f303 	lsl.w	r3, r1, r3
 800291c:	e017      	b.n	800294e <HAL_ADC_ConfigChannel+0x54e>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800292c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800292e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002936:	2320      	movs	r3, #32
 8002938:	e003      	b.n	8002942 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800293a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800293c:	fab3 f383 	clz	r3, r3
 8002940:	b2db      	uxtb	r3, r3
 8002942:	3301      	adds	r3, #1
 8002944:	f003 031f 	and.w	r3, r3, #31
 8002948:	2101      	movs	r1, #1
 800294a:	fa01 f303 	lsl.w	r3, r1, r3
 800294e:	ea42 0103 	orr.w	r1, r2, r3
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10a      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x574>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	0e9b      	lsrs	r3, r3, #26
 8002964:	3301      	adds	r3, #1
 8002966:	f003 021f 	and.w	r2, r3, #31
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	051b      	lsls	r3, r3, #20
 8002972:	e018      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x5a6>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002984:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800298c:	2320      	movs	r3, #32
 800298e:	e003      	b.n	8002998 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002992:	fab3 f383 	clz	r3, r3
 8002996:	b2db      	uxtb	r3, r3
 8002998:	3301      	adds	r3, #1
 800299a:	f003 021f 	and.w	r2, r3, #31
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029a6:	430b      	orrs	r3, r1
 80029a8:	e081      	b.n	8002aae <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d107      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x5c6>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	0e9b      	lsrs	r3, r3, #26
 80029bc:	3301      	adds	r3, #1
 80029be:	069b      	lsls	r3, r3, #26
 80029c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029c4:	e015      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x5f2>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80029d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80029d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80029de:	2320      	movs	r3, #32
 80029e0:	e003      	b.n	80029ea <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80029e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3301      	adds	r3, #1
 80029ec:	069b      	lsls	r3, r3, #26
 80029ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d109      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x612>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	0e9b      	lsrs	r3, r3, #26
 8002a04:	3301      	adds	r3, #1
 8002a06:	f003 031f 	and.w	r3, r3, #31
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a10:	e017      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x642>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	61fb      	str	r3, [r7, #28]
  return result;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002a2a:	2320      	movs	r3, #32
 8002a2c:	e003      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	3301      	adds	r3, #1
 8002a38:	f003 031f 	and.w	r3, r3, #31
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a42:	ea42 0103 	orr.w	r1, r2, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10d      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x66e>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	0e9b      	lsrs	r3, r3, #26
 8002a58:	3301      	adds	r3, #1
 8002a5a:	f003 021f 	and.w	r2, r3, #31
 8002a5e:	4613      	mov	r3, r2
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	4413      	add	r3, r2
 8002a64:	3b1e      	subs	r3, #30
 8002a66:	051b      	lsls	r3, r3, #20
 8002a68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a6c:	e01e      	b.n	8002aac <HAL_ADC_ConfigChannel+0x6ac>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	fa93 f3a3 	rbit	r3, r3
 8002a7a:	613b      	str	r3, [r7, #16]
  return result;
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d104      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002a86:	2320      	movs	r3, #32
 8002a88:	e006      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x698>
 8002a8a:	bf00      	nop
 8002a8c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	fab3 f383 	clz	r3, r3
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f003 021f 	and.w	r2, r3, #31
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b1e      	subs	r3, #30
 8002aa6:	051b      	lsls	r3, r3, #20
 8002aa8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aac:	430b      	orrs	r3, r1
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	6892      	ldr	r2, [r2, #8]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7ff f93e 	bl	8001d34 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4b3f      	ldr	r3, [pc, #252]	; (8002bbc <HAL_ADC_ConfigChannel+0x7bc>)
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d071      	beq.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ac4:	483e      	ldr	r0, [pc, #248]	; (8002bc0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ac6:	f7ff f85d 	bl	8001b84 <LL_ADC_GetCommonPathInternalCh>
 8002aca:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a3c      	ldr	r2, [pc, #240]	; (8002bc4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d004      	beq.n	8002ae2 <HAL_ADC_ConfigChannel+0x6e2>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a3a      	ldr	r2, [pc, #232]	; (8002bc8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d127      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ae2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ae6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d121      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002af6:	d157      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002af8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002afc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b00:	4619      	mov	r1, r3
 8002b02:	482f      	ldr	r0, [pc, #188]	; (8002bc0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b04:	f7ff f82b 	bl	8001b5e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b08:	4b30      	ldr	r3, [pc, #192]	; (8002bcc <HAL_ADC_ConfigChannel+0x7cc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	099b      	lsrs	r3, r3, #6
 8002b0e:	4a30      	ldr	r2, [pc, #192]	; (8002bd0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002b10:	fba2 2303 	umull	r2, r3, r2, r3
 8002b14:	099b      	lsrs	r3, r3, #6
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	4613      	mov	r3, r2
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b22:	e002      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1f9      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b30:	e03a      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a27      	ldr	r2, [pc, #156]	; (8002bd4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d113      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x764>
 8002b3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10d      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a22      	ldr	r2, [pc, #136]	; (8002bd8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d02a      	beq.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4818      	ldr	r0, [pc, #96]	; (8002bc0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b5e:	f7fe fffe 	bl	8001b5e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b62:	e021      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1c      	ldr	r2, [pc, #112]	; (8002bdc <HAL_ADC_ConfigChannel+0x7dc>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d11c      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d116      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a16      	ldr	r2, [pc, #88]	; (8002bd8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d011      	beq.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	480c      	ldr	r0, [pc, #48]	; (8002bc0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b90:	f7fe ffe5 	bl	8001b5e <LL_ADC_SetCommonPathInternalCh>
 8002b94:	e008      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9a:	f043 0220 	orr.w	r2, r3, #32
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002bb0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	37d8      	adds	r7, #216	; 0xd8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	80080000 	.word	0x80080000
 8002bc0:	50000300 	.word	0x50000300
 8002bc4:	c3210000 	.word	0xc3210000
 8002bc8:	90c00010 	.word	0x90c00010
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	053e2d63 	.word	0x053e2d63
 8002bd4:	c7520000 	.word	0xc7520000
 8002bd8:	50000100 	.word	0x50000100
 8002bdc:	cb840000 	.word	0xcb840000

08002be0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff f965 	bl	8001ebc <LL_ADC_IsEnabled>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d14d      	bne.n	8002c94 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	4b28      	ldr	r3, [pc, #160]	; (8002ca0 <ADC_Enable+0xc0>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00d      	beq.n	8002c22 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0a:	f043 0210 	orr.w	r2, r3, #16
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c16:	f043 0201 	orr.w	r2, r3, #1
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e039      	b.n	8002c96 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff f934 	bl	8001e94 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c2c:	f7fe ff78 	bl	8001b20 <HAL_GetTick>
 8002c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c32:	e028      	b.n	8002c86 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff f93f 	bl	8001ebc <LL_ADC_IsEnabled>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d104      	bne.n	8002c4e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff f923 	bl	8001e94 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c4e:	f7fe ff67 	bl	8001b20 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d914      	bls.n	8002c86 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d00d      	beq.n	8002c86 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6e:	f043 0210 	orr.w	r2, r3, #16
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7a:	f043 0201 	orr.w	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e007      	b.n	8002c96 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d1cf      	bne.n	8002c34 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	8000003f 	.word	0x8000003f

08002ca4 <LL_ADC_IsEnabled>:
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d101      	bne.n	8002cbc <LL_ADC_IsEnabled+0x18>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e000      	b.n	8002cbe <LL_ADC_IsEnabled+0x1a>
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <LL_ADC_REG_IsConversionOngoing>:
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d101      	bne.n	8002ce2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b0a1      	sub	sp, #132	; 0x84
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e08b      	b.n	8002e26 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002d16:	2300      	movs	r3, #0
 8002d18:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d26:	d102      	bne.n	8002d2e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002d28:	4b41      	ldr	r3, [pc, #260]	; (8002e30 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002d2a:	60bb      	str	r3, [r7, #8]
 8002d2c:	e001      	b.n	8002d32 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3c:	f043 0220 	orr.w	r2, r3, #32
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e06a      	b.n	8002e26 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ffb9 	bl	8002cca <LL_ADC_REG_IsConversionOngoing>
 8002d58:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff ffb3 	bl	8002cca <LL_ADC_REG_IsConversionOngoing>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d14c      	bne.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002d6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d149      	bne.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d70:	4b30      	ldr	r3, [pc, #192]	; (8002e34 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002d72:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d028      	beq.n	8002dce <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002d7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d8e:	035b      	lsls	r3, r3, #13
 8002d90:	430b      	orrs	r3, r1
 8002d92:	431a      	orrs	r2, r3
 8002d94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d96:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d98:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d9c:	f7ff ff82 	bl	8002ca4 <LL_ADC_IsEnabled>
 8002da0:	4604      	mov	r4, r0
 8002da2:	4823      	ldr	r0, [pc, #140]	; (8002e30 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002da4:	f7ff ff7e 	bl	8002ca4 <LL_ADC_IsEnabled>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4323      	orrs	r3, r4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d133      	bne.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002db0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002db8:	f023 030f 	bic.w	r3, r3, #15
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	6811      	ldr	r1, [r2, #0]
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	6892      	ldr	r2, [r2, #8]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dca:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dcc:	e024      	b.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002dce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dd8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002dda:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002dde:	f7ff ff61 	bl	8002ca4 <LL_ADC_IsEnabled>
 8002de2:	4604      	mov	r4, r0
 8002de4:	4812      	ldr	r0, [pc, #72]	; (8002e30 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002de6:	f7ff ff5d 	bl	8002ca4 <LL_ADC_IsEnabled>
 8002dea:	4603      	mov	r3, r0
 8002dec:	4323      	orrs	r3, r4
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d112      	bne.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002dfa:	f023 030f 	bic.w	r3, r3, #15
 8002dfe:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002e00:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e02:	e009      	b.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e08:	f043 0220 	orr.w	r2, r3, #32
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002e16:	e000      	b.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e18:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002e22:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3784      	adds	r7, #132	; 0x84
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd90      	pop	{r4, r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	50000100 	.word	0x50000100
 8002e34:	50000300 	.word	0x50000300

08002e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e54:	4013      	ands	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e6a:	4a04      	ldr	r2, [pc, #16]	; (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	60d3      	str	r3, [r2, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e84:	4b04      	ldr	r3, [pc, #16]	; (8002e98 <__NVIC_GetPriorityGrouping+0x18>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	0a1b      	lsrs	r3, r3, #8
 8002e8a:	f003 0307 	and.w	r3, r3, #7
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	6039      	str	r1, [r7, #0]
 8002ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	db0a      	blt.n	8002ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	490c      	ldr	r1, [pc, #48]	; (8002ee8 <__NVIC_SetPriority+0x4c>)
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	0112      	lsls	r2, r2, #4
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ec4:	e00a      	b.n	8002edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	4908      	ldr	r1, [pc, #32]	; (8002eec <__NVIC_SetPriority+0x50>)
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	3b04      	subs	r3, #4
 8002ed4:	0112      	lsls	r2, r2, #4
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	440b      	add	r3, r1
 8002eda:	761a      	strb	r2, [r3, #24]
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	e000e100 	.word	0xe000e100
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b089      	sub	sp, #36	; 0x24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	f1c3 0307 	rsb	r3, r3, #7
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	bf28      	it	cs
 8002f0e:	2304      	movcs	r3, #4
 8002f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	3304      	adds	r3, #4
 8002f16:	2b06      	cmp	r3, #6
 8002f18:	d902      	bls.n	8002f20 <NVIC_EncodePriority+0x30>
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	3b03      	subs	r3, #3
 8002f1e:	e000      	b.n	8002f22 <NVIC_EncodePriority+0x32>
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43da      	mvns	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	401a      	ands	r2, r3
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f42:	43d9      	mvns	r1, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f48:	4313      	orrs	r3, r2
         );
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3724      	adds	r7, #36	; 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
	...

08002f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f68:	d301      	bcc.n	8002f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e00f      	b.n	8002f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	; (8002f98 <SysTick_Config+0x40>)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f76:	210f      	movs	r1, #15
 8002f78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f7c:	f7ff ff8e 	bl	8002e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <SysTick_Config+0x40>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f86:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <SysTick_Config+0x40>)
 8002f88:	2207      	movs	r2, #7
 8002f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	e000e010 	.word	0xe000e010

08002f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff ff47 	bl	8002e38 <__NVIC_SetPriorityGrouping>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b086      	sub	sp, #24
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	4603      	mov	r3, r0
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
 8002fbe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fc0:	f7ff ff5e 	bl	8002e80 <__NVIC_GetPriorityGrouping>
 8002fc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	68b9      	ldr	r1, [r7, #8]
 8002fca:	6978      	ldr	r0, [r7, #20]
 8002fcc:	f7ff ff90 	bl	8002ef0 <NVIC_EncodePriority>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd6:	4611      	mov	r1, r2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff5f 	bl	8002e9c <__NVIC_SetPriority>
}
 8002fde:	bf00      	nop
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ffb2 	bl	8002f58 <SysTick_Config>
 8002ff4:	4603      	mov	r3, r0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
	...

08003000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800300e:	e15a      	b.n	80032c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	2101      	movs	r1, #1
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 814c 	beq.w	80032c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	2b01      	cmp	r3, #1
 8003032:	d005      	beq.n	8003040 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800303c:	2b02      	cmp	r3, #2
 800303e:	d130      	bne.n	80030a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	2203      	movs	r2, #3
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003076:	2201      	movs	r2, #1
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43db      	mvns	r3, r3
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	091b      	lsrs	r3, r3, #4
 800308c:	f003 0201 	and.w	r2, r3, #1
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d017      	beq.n	80030de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	2203      	movs	r2, #3
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43db      	mvns	r3, r3
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4013      	ands	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d123      	bne.n	8003132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	08da      	lsrs	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3208      	adds	r2, #8
 80030f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	220f      	movs	r2, #15
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	43db      	mvns	r3, r3
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4013      	ands	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	08da      	lsrs	r2, r3, #3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3208      	adds	r2, #8
 800312c:	6939      	ldr	r1, [r7, #16]
 800312e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2203      	movs	r2, #3
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f003 0203 	and.w	r2, r3, #3
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 80a6 	beq.w	80032c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003174:	4b5b      	ldr	r3, [pc, #364]	; (80032e4 <HAL_GPIO_Init+0x2e4>)
 8003176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003178:	4a5a      	ldr	r2, [pc, #360]	; (80032e4 <HAL_GPIO_Init+0x2e4>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6613      	str	r3, [r2, #96]	; 0x60
 8003180:	4b58      	ldr	r3, [pc, #352]	; (80032e4 <HAL_GPIO_Init+0x2e4>)
 8003182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800318c:	4a56      	ldr	r2, [pc, #344]	; (80032e8 <HAL_GPIO_Init+0x2e8>)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	089b      	lsrs	r3, r3, #2
 8003192:	3302      	adds	r3, #2
 8003194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031b6:	d01f      	beq.n	80031f8 <HAL_GPIO_Init+0x1f8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a4c      	ldr	r2, [pc, #304]	; (80032ec <HAL_GPIO_Init+0x2ec>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d019      	beq.n	80031f4 <HAL_GPIO_Init+0x1f4>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a4b      	ldr	r2, [pc, #300]	; (80032f0 <HAL_GPIO_Init+0x2f0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d013      	beq.n	80031f0 <HAL_GPIO_Init+0x1f0>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a4a      	ldr	r2, [pc, #296]	; (80032f4 <HAL_GPIO_Init+0x2f4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00d      	beq.n	80031ec <HAL_GPIO_Init+0x1ec>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a49      	ldr	r2, [pc, #292]	; (80032f8 <HAL_GPIO_Init+0x2f8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d007      	beq.n	80031e8 <HAL_GPIO_Init+0x1e8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a48      	ldr	r2, [pc, #288]	; (80032fc <HAL_GPIO_Init+0x2fc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d101      	bne.n	80031e4 <HAL_GPIO_Init+0x1e4>
 80031e0:	2305      	movs	r3, #5
 80031e2:	e00a      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031e4:	2306      	movs	r3, #6
 80031e6:	e008      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031e8:	2304      	movs	r3, #4
 80031ea:	e006      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031ec:	2303      	movs	r3, #3
 80031ee:	e004      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e002      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f8:	2300      	movs	r3, #0
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	f002 0203 	and.w	r2, r2, #3
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	4093      	lsls	r3, r2
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800320a:	4937      	ldr	r1, [pc, #220]	; (80032e8 <HAL_GPIO_Init+0x2e8>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003218:	4b39      	ldr	r3, [pc, #228]	; (8003300 <HAL_GPIO_Init+0x300>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800323c:	4a30      	ldr	r2, [pc, #192]	; (8003300 <HAL_GPIO_Init+0x300>)
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003242:	4b2f      	ldr	r3, [pc, #188]	; (8003300 <HAL_GPIO_Init+0x300>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003266:	4a26      	ldr	r2, [pc, #152]	; (8003300 <HAL_GPIO_Init+0x300>)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800326c:	4b24      	ldr	r3, [pc, #144]	; (8003300 <HAL_GPIO_Init+0x300>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	43db      	mvns	r3, r3
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	4013      	ands	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003290:	4a1b      	ldr	r2, [pc, #108]	; (8003300 <HAL_GPIO_Init+0x300>)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003296:	4b1a      	ldr	r3, [pc, #104]	; (8003300 <HAL_GPIO_Init+0x300>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	43db      	mvns	r3, r3
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	4013      	ands	r3, r2
 80032a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80032ba:	4a11      	ldr	r2, [pc, #68]	; (8003300 <HAL_GPIO_Init+0x300>)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f47f ae9d 	bne.w	8003010 <HAL_GPIO_Init+0x10>
  }
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010000 	.word	0x40010000
 80032ec:	48000400 	.word	0x48000400
 80032f0:	48000800 	.word	0x48000800
 80032f4:	48000c00 	.word	0x48000c00
 80032f8:	48001000 	.word	0x48001000
 80032fc:	48001400 	.word	0x48001400
 8003300:	40010400 	.word	0x40010400

08003304 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	460b      	mov	r3, r1
 800330e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	887b      	ldrh	r3, [r7, #2]
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e001      	b.n	8003326 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003322:	2300      	movs	r3, #0
 8003324:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003326:	7bfb      	ldrb	r3, [r7, #15]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3714      	adds	r7, #20
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	807b      	strh	r3, [r7, #2]
 8003340:	4613      	mov	r3, r2
 8003342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003344:	787b      	ldrb	r3, [r7, #1]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d003      	beq.n	8003352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800334a:	887a      	ldrh	r2, [r7, #2]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003350:	e002      	b.n	8003358 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003352:	887a      	ldrh	r2, [r7, #2]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d141      	bne.n	80033f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003372:	4b4b      	ldr	r3, [pc, #300]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800337a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800337e:	d131      	bne.n	80033e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003380:	4b47      	ldr	r3, [pc, #284]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003382:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003386:	4a46      	ldr	r2, [pc, #280]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800338c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003390:	4b43      	ldr	r3, [pc, #268]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003398:	4a41      	ldr	r2, [pc, #260]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800339a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800339e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033a0:	4b40      	ldr	r3, [pc, #256]	; (80034a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2232      	movs	r2, #50	; 0x32
 80033a6:	fb02 f303 	mul.w	r3, r2, r3
 80033aa:	4a3f      	ldr	r2, [pc, #252]	; (80034a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033ac:	fba2 2303 	umull	r2, r3, r2, r3
 80033b0:	0c9b      	lsrs	r3, r3, #18
 80033b2:	3301      	adds	r3, #1
 80033b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033b6:	e002      	b.n	80033be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033be:	4b38      	ldr	r3, [pc, #224]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ca:	d102      	bne.n	80033d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1f2      	bne.n	80033b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033d2:	4b33      	ldr	r3, [pc, #204]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033de:	d158      	bne.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e057      	b.n	8003494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033e4:	4b2e      	ldr	r3, [pc, #184]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033ea:	4a2d      	ldr	r2, [pc, #180]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80033f4:	e04d      	b.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033fc:	d141      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033fe:	4b28      	ldr	r3, [pc, #160]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800340a:	d131      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800340c:	4b24      	ldr	r3, [pc, #144]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003412:	4a23      	ldr	r2, [pc, #140]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800341c:	4b20      	ldr	r3, [pc, #128]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003424:	4a1e      	ldr	r2, [pc, #120]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800342a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800342c:	4b1d      	ldr	r3, [pc, #116]	; (80034a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2232      	movs	r2, #50	; 0x32
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	4a1c      	ldr	r2, [pc, #112]	; (80034a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003438:	fba2 2303 	umull	r2, r3, r2, r3
 800343c:	0c9b      	lsrs	r3, r3, #18
 800343e:	3301      	adds	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003442:	e002      	b.n	800344a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	3b01      	subs	r3, #1
 8003448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800344a:	4b15      	ldr	r3, [pc, #84]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003456:	d102      	bne.n	800345e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f2      	bne.n	8003444 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800346a:	d112      	bne.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e011      	b.n	8003494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003470:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003476:	4a0a      	ldr	r2, [pc, #40]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800347c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003480:	e007      	b.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003482:	4b07      	ldr	r3, [pc, #28]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800348a:	4a05      	ldr	r2, [pc, #20]	; (80034a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800348c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003490:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	40007000 	.word	0x40007000
 80034a4:	20000000 	.word	0x20000000
 80034a8:	431bde83 	.word	0x431bde83

080034ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e306      	b.n	8003acc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d075      	beq.n	80035b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ca:	4b97      	ldr	r3, [pc, #604]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
 80034d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034d4:	4b94      	ldr	r3, [pc, #592]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b0c      	cmp	r3, #12
 80034e2:	d102      	bne.n	80034ea <HAL_RCC_OscConfig+0x3e>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d002      	beq.n	80034f0 <HAL_RCC_OscConfig+0x44>
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d10b      	bne.n	8003508 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	4b8d      	ldr	r3, [pc, #564]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d05b      	beq.n	80035b4 <HAL_RCC_OscConfig+0x108>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d157      	bne.n	80035b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e2e1      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003510:	d106      	bne.n	8003520 <HAL_RCC_OscConfig+0x74>
 8003512:	4b85      	ldr	r3, [pc, #532]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a84      	ldr	r2, [pc, #528]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e01d      	b.n	800355c <HAL_RCC_OscConfig+0xb0>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003528:	d10c      	bne.n	8003544 <HAL_RCC_OscConfig+0x98>
 800352a:	4b7f      	ldr	r3, [pc, #508]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a7e      	ldr	r2, [pc, #504]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003534:	6013      	str	r3, [r2, #0]
 8003536:	4b7c      	ldr	r3, [pc, #496]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a7b      	ldr	r2, [pc, #492]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	e00b      	b.n	800355c <HAL_RCC_OscConfig+0xb0>
 8003544:	4b78      	ldr	r3, [pc, #480]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a77      	ldr	r2, [pc, #476]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 800354a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800354e:	6013      	str	r3, [r2, #0]
 8003550:	4b75      	ldr	r3, [pc, #468]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a74      	ldr	r2, [pc, #464]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800355a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d013      	beq.n	800358c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fe fadc 	bl	8001b20 <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800356c:	f7fe fad8 	bl	8001b20 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b64      	cmp	r3, #100	; 0x64
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e2a6      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800357e:	4b6a      	ldr	r3, [pc, #424]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0f0      	beq.n	800356c <HAL_RCC_OscConfig+0xc0>
 800358a:	e014      	b.n	80035b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358c:	f7fe fac8 	bl	8001b20 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003594:	f7fe fac4 	bl	8001b20 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b64      	cmp	r3, #100	; 0x64
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e292      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035a6:	4b60      	ldr	r3, [pc, #384]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f0      	bne.n	8003594 <HAL_RCC_OscConfig+0xe8>
 80035b2:	e000      	b.n	80035b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d075      	beq.n	80036ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035c2:	4b59      	ldr	r3, [pc, #356]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035cc:	4b56      	ldr	r3, [pc, #344]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f003 0303 	and.w	r3, r3, #3
 80035d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	2b0c      	cmp	r3, #12
 80035da:	d102      	bne.n	80035e2 <HAL_RCC_OscConfig+0x136>
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d002      	beq.n	80035e8 <HAL_RCC_OscConfig+0x13c>
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d11f      	bne.n	8003628 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035e8:	4b4f      	ldr	r3, [pc, #316]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_OscConfig+0x154>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e265      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003600:	4b49      	ldr	r3, [pc, #292]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	061b      	lsls	r3, r3, #24
 800360e:	4946      	ldr	r1, [pc, #280]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003610:	4313      	orrs	r3, r2
 8003612:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003614:	4b45      	ldr	r3, [pc, #276]	; (800372c <HAL_RCC_OscConfig+0x280>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7fe fa35 	bl	8001a88 <HAL_InitTick>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d043      	beq.n	80036ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e251      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d023      	beq.n	8003678 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003630:	4b3d      	ldr	r3, [pc, #244]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a3c      	ldr	r2, [pc, #240]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800363a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7fe fa70 	bl	8001b20 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003644:	f7fe fa6c 	bl	8001b20 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e23a      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003656:	4b34      	ldr	r3, [pc, #208]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003662:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	061b      	lsls	r3, r3, #24
 8003670:	492d      	ldr	r1, [pc, #180]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003672:	4313      	orrs	r3, r2
 8003674:	604b      	str	r3, [r1, #4]
 8003676:	e01a      	b.n	80036ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003678:	4b2b      	ldr	r3, [pc, #172]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a2a      	ldr	r2, [pc, #168]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 800367e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003682:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003684:	f7fe fa4c 	bl	8001b20 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368c:	f7fe fa48 	bl	8001b20 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e216      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800369e:	4b22      	ldr	r3, [pc, #136]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x1e0>
 80036aa:	e000      	b.n	80036ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d041      	beq.n	800373e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01c      	beq.n	80036fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036c2:	4b19      	ldr	r3, [pc, #100]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80036c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036c8:	4a17      	ldr	r2, [pc, #92]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80036ca:	f043 0301 	orr.w	r3, r3, #1
 80036ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d2:	f7fe fa25 	bl	8001b20 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036da:	f7fe fa21 	bl	8001b20 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e1ef      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036ec:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80036ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0ef      	beq.n	80036da <HAL_RCC_OscConfig+0x22e>
 80036fa:	e020      	b.n	800373e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036fc:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 80036fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003702:	4a09      	ldr	r2, [pc, #36]	; (8003728 <HAL_RCC_OscConfig+0x27c>)
 8003704:	f023 0301 	bic.w	r3, r3, #1
 8003708:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7fe fa08 	bl	8001b20 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003712:	e00d      	b.n	8003730 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003714:	f7fe fa04 	bl	8001b20 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d906      	bls.n	8003730 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e1d2      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
 8003726:	bf00      	nop
 8003728:	40021000 	.word	0x40021000
 800372c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003730:	4b8c      	ldr	r3, [pc, #560]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1ea      	bne.n	8003714 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 80a6 	beq.w	8003898 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374c:	2300      	movs	r3, #0
 800374e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003750:	4b84      	ldr	r3, [pc, #528]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_RCC_OscConfig+0x2b4>
 800375c:	2301      	movs	r3, #1
 800375e:	e000      	b.n	8003762 <HAL_RCC_OscConfig+0x2b6>
 8003760:	2300      	movs	r3, #0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00d      	beq.n	8003782 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003766:	4b7f      	ldr	r3, [pc, #508]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800376a:	4a7e      	ldr	r2, [pc, #504]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800376c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003770:	6593      	str	r3, [r2, #88]	; 0x58
 8003772:	4b7c      	ldr	r3, [pc, #496]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800377e:	2301      	movs	r3, #1
 8003780:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003782:	4b79      	ldr	r3, [pc, #484]	; (8003968 <HAL_RCC_OscConfig+0x4bc>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378a:	2b00      	cmp	r3, #0
 800378c:	d118      	bne.n	80037c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800378e:	4b76      	ldr	r3, [pc, #472]	; (8003968 <HAL_RCC_OscConfig+0x4bc>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a75      	ldr	r2, [pc, #468]	; (8003968 <HAL_RCC_OscConfig+0x4bc>)
 8003794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379a:	f7fe f9c1 	bl	8001b20 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a2:	f7fe f9bd 	bl	8001b20 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e18b      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037b4:	4b6c      	ldr	r3, [pc, #432]	; (8003968 <HAL_RCC_OscConfig+0x4bc>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0f0      	beq.n	80037a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d108      	bne.n	80037da <HAL_RCC_OscConfig+0x32e>
 80037c8:	4b66      	ldr	r3, [pc, #408]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ce:	4a65      	ldr	r2, [pc, #404]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037d8:	e024      	b.n	8003824 <HAL_RCC_OscConfig+0x378>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b05      	cmp	r3, #5
 80037e0:	d110      	bne.n	8003804 <HAL_RCC_OscConfig+0x358>
 80037e2:	4b60      	ldr	r3, [pc, #384]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e8:	4a5e      	ldr	r2, [pc, #376]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037ea:	f043 0304 	orr.w	r3, r3, #4
 80037ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037f2:	4b5c      	ldr	r3, [pc, #368]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f8:	4a5a      	ldr	r2, [pc, #360]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003802:	e00f      	b.n	8003824 <HAL_RCC_OscConfig+0x378>
 8003804:	4b57      	ldr	r3, [pc, #348]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380a:	4a56      	ldr	r2, [pc, #344]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800380c:	f023 0301 	bic.w	r3, r3, #1
 8003810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003814:	4b53      	ldr	r3, [pc, #332]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800381a:	4a52      	ldr	r2, [pc, #328]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800381c:	f023 0304 	bic.w	r3, r3, #4
 8003820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d016      	beq.n	800385a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382c:	f7fe f978 	bl	8001b20 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003832:	e00a      	b.n	800384a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003834:	f7fe f974 	bl	8001b20 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003842:	4293      	cmp	r3, r2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e140      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800384a:	4b46      	ldr	r3, [pc, #280]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800384c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d0ed      	beq.n	8003834 <HAL_RCC_OscConfig+0x388>
 8003858:	e015      	b.n	8003886 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385a:	f7fe f961 	bl	8001b20 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003860:	e00a      	b.n	8003878 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003862:	f7fe f95d 	bl	8001b20 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003870:	4293      	cmp	r3, r2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e129      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003878:	4b3a      	ldr	r3, [pc, #232]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800387a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1ed      	bne.n	8003862 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003886:	7ffb      	ldrb	r3, [r7, #31]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d105      	bne.n	8003898 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388c:	4b35      	ldr	r3, [pc, #212]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800388e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003890:	4a34      	ldr	r2, [pc, #208]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003892:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003896:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0320 	and.w	r3, r3, #32
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d03c      	beq.n	800391e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d01c      	beq.n	80038e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038ac:	4b2d      	ldr	r3, [pc, #180]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80038ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038b2:	4a2c      	ldr	r2, [pc, #176]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038bc:	f7fe f930 	bl	8001b20 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038c4:	f7fe f92c 	bl	8001b20 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e0fa      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038d6:	4b23      	ldr	r3, [pc, #140]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80038d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0ef      	beq.n	80038c4 <HAL_RCC_OscConfig+0x418>
 80038e4:	e01b      	b.n	800391e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038e6:	4b1f      	ldr	r3, [pc, #124]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80038e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038ec:	4a1d      	ldr	r2, [pc, #116]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 80038ee:	f023 0301 	bic.w	r3, r3, #1
 80038f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f6:	f7fe f913 	bl	8001b20 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038fe:	f7fe f90f 	bl	8001b20 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e0dd      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003910:	4b14      	ldr	r3, [pc, #80]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003912:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1ef      	bne.n	80038fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80d1 	beq.w	8003aca <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003928:	4b0e      	ldr	r3, [pc, #56]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 030c 	and.w	r3, r3, #12
 8003930:	2b0c      	cmp	r3, #12
 8003932:	f000 808b 	beq.w	8003a4c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	2b02      	cmp	r3, #2
 800393c:	d15e      	bne.n	80039fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393e:	4b09      	ldr	r3, [pc, #36]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a08      	ldr	r2, [pc, #32]	; (8003964 <HAL_RCC_OscConfig+0x4b8>)
 8003944:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394a:	f7fe f8e9 	bl	8001b20 <HAL_GetTick>
 800394e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003950:	e00c      	b.n	800396c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003952:	f7fe f8e5 	bl	8001b20 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d905      	bls.n	800396c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e0b3      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
 8003964:	40021000 	.word	0x40021000
 8003968:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800396c:	4b59      	ldr	r3, [pc, #356]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1ec      	bne.n	8003952 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003978:	4b56      	ldr	r3, [pc, #344]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	4b56      	ldr	r3, [pc, #344]	; (8003ad8 <HAL_RCC_OscConfig+0x62c>)
 800397e:	4013      	ands	r3, r2
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6a11      	ldr	r1, [r2, #32]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003988:	3a01      	subs	r2, #1
 800398a:	0112      	lsls	r2, r2, #4
 800398c:	4311      	orrs	r1, r2
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003992:	0212      	lsls	r2, r2, #8
 8003994:	4311      	orrs	r1, r2
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800399a:	0852      	lsrs	r2, r2, #1
 800399c:	3a01      	subs	r2, #1
 800399e:	0552      	lsls	r2, r2, #21
 80039a0:	4311      	orrs	r1, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039a6:	0852      	lsrs	r2, r2, #1
 80039a8:	3a01      	subs	r2, #1
 80039aa:	0652      	lsls	r2, r2, #25
 80039ac:	4311      	orrs	r1, r2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80039b2:	06d2      	lsls	r2, r2, #27
 80039b4:	430a      	orrs	r2, r1
 80039b6:	4947      	ldr	r1, [pc, #284]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039bc:	4b45      	ldr	r3, [pc, #276]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a44      	ldr	r2, [pc, #272]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039c8:	4b42      	ldr	r3, [pc, #264]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	4a41      	ldr	r2, [pc, #260]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d4:	f7fe f8a4 	bl	8001b20 <HAL_GetTick>
 80039d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039dc:	f7fe f8a0 	bl	8001b20 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e06e      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ee:	4b39      	ldr	r3, [pc, #228]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0f0      	beq.n	80039dc <HAL_RCC_OscConfig+0x530>
 80039fa:	e066      	b.n	8003aca <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fc:	4b35      	ldr	r3, [pc, #212]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a34      	ldr	r2, [pc, #208]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a06:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a08:	4b32      	ldr	r3, [pc, #200]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a31      	ldr	r2, [pc, #196]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a0e:	f023 0303 	bic.w	r3, r3, #3
 8003a12:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003a14:	4b2f      	ldr	r3, [pc, #188]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a2e      	ldr	r2, [pc, #184]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a1a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a24:	f7fe f87c 	bl	8001b20 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2c:	f7fe f878 	bl	8001b20 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e046      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a3e:	4b25      	ldr	r3, [pc, #148]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f0      	bne.n	8003a2c <HAL_RCC_OscConfig+0x580>
 8003a4a:	e03e      	b.n	8003aca <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e039      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003a58:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 0203 	and.w	r2, r3, #3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d12c      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a76:	3b01      	subs	r3, #1
 8003a78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d123      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a88:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d11b      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d113      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d109      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d001      	beq.n	8003aca <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e000      	b.n	8003acc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3720      	adds	r7, #32
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	019f800c 	.word	0x019f800c

08003adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e11e      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003af4:	4b91      	ldr	r3, [pc, #580]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d910      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b02:	4b8e      	ldr	r3, [pc, #568]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f023 020f 	bic.w	r2, r3, #15
 8003b0a:	498c      	ldr	r1, [pc, #560]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b12:	4b8a      	ldr	r3, [pc, #552]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d001      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e106      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d073      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d129      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b38:	4b81      	ldr	r3, [pc, #516]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e0f4      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003b48:	f000 f99e 	bl	8003e88 <RCC_GetSysClockFreqFromPLLSource>
 8003b4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	4a7c      	ldr	r2, [pc, #496]	; (8003d44 <HAL_RCC_ClockConfig+0x268>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d93f      	bls.n	8003bd6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b56:	4b7a      	ldr	r3, [pc, #488]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d009      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d033      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d12f      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b76:	4b72      	ldr	r3, [pc, #456]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b7e:	4a70      	ldr	r2, [pc, #448]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b86:	2380      	movs	r3, #128	; 0x80
 8003b88:	617b      	str	r3, [r7, #20]
 8003b8a:	e024      	b.n	8003bd6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b94:	4b6a      	ldr	r3, [pc, #424]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d109      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e0c6      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ba4:	4b66      	ldr	r3, [pc, #408]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0be      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003bb4:	f000 f8ce 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003bb8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4a61      	ldr	r2, [pc, #388]	; (8003d44 <HAL_RCC_ClockConfig+0x268>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d909      	bls.n	8003bd6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bc2:	4b5f      	ldr	r3, [pc, #380]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bca:	4a5d      	ldr	r2, [pc, #372]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bd0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003bd2:	2380      	movs	r3, #128	; 0x80
 8003bd4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bd6:	4b5a      	ldr	r3, [pc, #360]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f023 0203 	bic.w	r2, r3, #3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	4957      	ldr	r1, [pc, #348]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be8:	f7fd ff9a 	bl	8001b20 <HAL_GetTick>
 8003bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf0:	f7fd ff96 	bl	8001b20 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e095      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c06:	4b4e      	ldr	r3, [pc, #312]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 020c 	and.w	r2, r3, #12
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d1eb      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d023      	beq.n	8003c6c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d005      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c30:	4b43      	ldr	r3, [pc, #268]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	4a42      	ldr	r2, [pc, #264]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c3a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0308 	and.w	r3, r3, #8
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003c48:	4b3d      	ldr	r3, [pc, #244]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c50:	4a3b      	ldr	r2, [pc, #236]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c58:	4b39      	ldr	r3, [pc, #228]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	4936      	ldr	r1, [pc, #216]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	608b      	str	r3, [r1, #8]
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2b80      	cmp	r3, #128	; 0x80
 8003c70:	d105      	bne.n	8003c7e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c72:	4b33      	ldr	r3, [pc, #204]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	4a32      	ldr	r2, [pc, #200]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003c78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c7c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c7e:	4b2f      	ldr	r3, [pc, #188]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d21d      	bcs.n	8003cc8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8c:	4b2b      	ldr	r3, [pc, #172]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f023 020f 	bic.w	r2, r3, #15
 8003c94:	4929      	ldr	r1, [pc, #164]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c9c:	f7fd ff40 	bl	8001b20 <HAL_GetTick>
 8003ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca2:	e00a      	b.n	8003cba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca4:	f7fd ff3c 	bl	8001b20 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e03b      	b.n	8003d32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 030f 	and.w	r3, r3, #15
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d1ed      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	4917      	ldr	r1, [pc, #92]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d009      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cf2:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	490f      	ldr	r1, [pc, #60]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d06:	f000 f825 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	091b      	lsrs	r3, r3, #4
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	490c      	ldr	r1, [pc, #48]	; (8003d48 <HAL_RCC_ClockConfig+0x26c>)
 8003d18:	5ccb      	ldrb	r3, [r1, r3]
 8003d1a:	f003 031f 	and.w	r3, r3, #31
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	4a0a      	ldr	r2, [pc, #40]	; (8003d4c <HAL_RCC_ClockConfig+0x270>)
 8003d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003d26:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <HAL_RCC_ClockConfig+0x274>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fd feac 	bl	8001a88 <HAL_InitTick>
 8003d30:	4603      	mov	r3, r0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40022000 	.word	0x40022000
 8003d40:	40021000 	.word	0x40021000
 8003d44:	04c4b400 	.word	0x04c4b400
 8003d48:	08006a74 	.word	0x08006a74
 8003d4c:	20000000 	.word	0x20000000
 8003d50:	20000004 	.word	0x20000004

08003d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d5a:	4b2c      	ldr	r3, [pc, #176]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 030c 	and.w	r3, r3, #12
 8003d62:	2b04      	cmp	r3, #4
 8003d64:	d102      	bne.n	8003d6c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d66:	4b2a      	ldr	r3, [pc, #168]	; (8003e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	e047      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d6c:	4b27      	ldr	r3, [pc, #156]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d102      	bne.n	8003d7e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d78:	4b26      	ldr	r3, [pc, #152]	; (8003e14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d7a:	613b      	str	r3, [r7, #16]
 8003d7c:	e03e      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003d7e:	4b23      	ldr	r3, [pc, #140]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	2b0c      	cmp	r3, #12
 8003d88:	d136      	bne.n	8003df8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d8a:	4b20      	ldr	r3, [pc, #128]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d94:	4b1d      	ldr	r3, [pc, #116]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d10c      	bne.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003da8:	4a1a      	ldr	r2, [pc, #104]	; (8003e14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db0:	4a16      	ldr	r2, [pc, #88]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003db2:	68d2      	ldr	r2, [r2, #12]
 8003db4:	0a12      	lsrs	r2, r2, #8
 8003db6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	617b      	str	r3, [r7, #20]
      break;
 8003dc0:	e00c      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003dc2:	4a13      	ldr	r2, [pc, #76]	; (8003e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dca:	4a10      	ldr	r2, [pc, #64]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dcc:	68d2      	ldr	r2, [r2, #12]
 8003dce:	0a12      	lsrs	r2, r2, #8
 8003dd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	617b      	str	r3, [r7, #20]
      break;
 8003dda:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ddc:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	0e5b      	lsrs	r3, r3, #25
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	3301      	adds	r3, #1
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	e001      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003dfc:	693b      	ldr	r3, [r7, #16]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	371c      	adds	r7, #28
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	00f42400 	.word	0x00f42400
 8003e14:	007a1200 	.word	0x007a1200

08003e18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e1c:	4b03      	ldr	r3, [pc, #12]	; (8003e2c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	20000000 	.word	0x20000000

08003e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e34:	f7ff fff0 	bl	8003e18 <HAL_RCC_GetHCLKFreq>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	4b06      	ldr	r3, [pc, #24]	; (8003e54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	0a1b      	lsrs	r3, r3, #8
 8003e40:	f003 0307 	and.w	r3, r3, #7
 8003e44:	4904      	ldr	r1, [pc, #16]	; (8003e58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e46:	5ccb      	ldrb	r3, [r1, r3]
 8003e48:	f003 031f 	and.w	r3, r3, #31
 8003e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40021000 	.word	0x40021000
 8003e58:	08006a84 	.word	0x08006a84

08003e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e60:	f7ff ffda 	bl	8003e18 <HAL_RCC_GetHCLKFreq>
 8003e64:	4602      	mov	r2, r0
 8003e66:	4b06      	ldr	r3, [pc, #24]	; (8003e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	0adb      	lsrs	r3, r3, #11
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	4904      	ldr	r1, [pc, #16]	; (8003e84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e72:	5ccb      	ldrb	r3, [r1, r3]
 8003e74:	f003 031f 	and.w	r3, r3, #31
 8003e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40021000 	.word	0x40021000
 8003e84:	08006a84 	.word	0x08006a84

08003e88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e8e:	4b1e      	ldr	r3, [pc, #120]	; (8003f08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e98:	4b1b      	ldr	r3, [pc, #108]	; (8003f08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	091b      	lsrs	r3, r3, #4
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d10c      	bne.n	8003ec6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003eac:	4a17      	ldr	r2, [pc, #92]	; (8003f0c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb4:	4a14      	ldr	r2, [pc, #80]	; (8003f08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003eb6:	68d2      	ldr	r2, [r2, #12]
 8003eb8:	0a12      	lsrs	r2, r2, #8
 8003eba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ebe:	fb02 f303 	mul.w	r3, r2, r3
 8003ec2:	617b      	str	r3, [r7, #20]
    break;
 8003ec4:	e00c      	b.n	8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ec6:	4a12      	ldr	r2, [pc, #72]	; (8003f10 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ece:	4a0e      	ldr	r2, [pc, #56]	; (8003f08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ed0:	68d2      	ldr	r2, [r2, #12]
 8003ed2:	0a12      	lsrs	r2, r2, #8
 8003ed4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ed8:	fb02 f303 	mul.w	r3, r2, r3
 8003edc:	617b      	str	r3, [r7, #20]
    break;
 8003ede:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ee0:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	0e5b      	lsrs	r3, r3, #25
 8003ee6:	f003 0303 	and.w	r3, r3, #3
 8003eea:	3301      	adds	r3, #1
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003efa:	687b      	ldr	r3, [r7, #4]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	371c      	adds	r7, #28
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	007a1200 	.word	0x007a1200
 8003f10:	00f42400 	.word	0x00f42400

08003f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f20:	2300      	movs	r3, #0
 8003f22:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8098 	beq.w	8004062 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f32:	2300      	movs	r3, #0
 8003f34:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f36:	4b43      	ldr	r3, [pc, #268]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10d      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f42:	4b40      	ldr	r3, [pc, #256]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f46:	4a3f      	ldr	r2, [pc, #252]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	6593      	str	r3, [r2, #88]	; 0x58
 8003f4e:	4b3d      	ldr	r3, [pc, #244]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	60bb      	str	r3, [r7, #8]
 8003f58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f5e:	4b3a      	ldr	r3, [pc, #232]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a39      	ldr	r2, [pc, #228]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f6a:	f7fd fdd9 	bl	8001b20 <HAL_GetTick>
 8003f6e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f70:	e009      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f72:	f7fd fdd5 	bl	8001b20 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d902      	bls.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	74fb      	strb	r3, [r7, #19]
        break;
 8003f84:	e005      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f86:	4b30      	ldr	r3, [pc, #192]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0ef      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003f92:	7cfb      	ldrb	r3, [r7, #19]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d159      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f98:	4b2a      	ldr	r3, [pc, #168]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fa2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d01e      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d019      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fb4:	4b23      	ldr	r3, [pc, #140]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fc0:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc6:	4a1f      	ldr	r2, [pc, #124]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fd0:	4b1c      	ldr	r3, [pc, #112]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd6:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fe0:	4a18      	ldr	r2, [pc, #96]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff2:	f7fd fd95 	bl	8001b20 <HAL_GetTick>
 8003ff6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff8:	e00b      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ffa:	f7fd fd91 	bl	8001b20 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	f241 3288 	movw	r2, #5000	; 0x1388
 8004008:	4293      	cmp	r3, r2
 800400a:	d902      	bls.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	74fb      	strb	r3, [r7, #19]
            break;
 8004010:	e006      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004012:	4b0c      	ldr	r3, [pc, #48]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0ec      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10b      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004026:	4b07      	ldr	r3, [pc, #28]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	4903      	ldr	r1, [pc, #12]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800403c:	e008      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800403e:	7cfb      	ldrb	r3, [r7, #19]
 8004040:	74bb      	strb	r3, [r7, #18]
 8004042:	e005      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004044:	40021000 	.word	0x40021000
 8004048:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800404c:	7cfb      	ldrb	r3, [r7, #19]
 800404e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004050:	7c7b      	ldrb	r3, [r7, #17]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d105      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004056:	4ba6      	ldr	r3, [pc, #664]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405a:	4aa5      	ldr	r2, [pc, #660]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800405c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004060:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800406e:	4ba0      	ldr	r3, [pc, #640]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004074:	f023 0203 	bic.w	r2, r3, #3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	499c      	ldr	r1, [pc, #624]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004090:	4b97      	ldr	r3, [pc, #604]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	f023 020c 	bic.w	r2, r3, #12
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	4994      	ldr	r1, [pc, #592]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040b2:	4b8f      	ldr	r3, [pc, #572]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	498b      	ldr	r1, [pc, #556]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040d4:	4b86      	ldr	r3, [pc, #536]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	4983      	ldr	r1, [pc, #524]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040f6:	4b7e      	ldr	r3, [pc, #504]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	497a      	ldr	r1, [pc, #488]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004118:	4b75      	ldr	r3, [pc, #468]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800411a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	4972      	ldr	r1, [pc, #456]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800413a:	4b6d      	ldr	r3, [pc, #436]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800413c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004140:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	4969      	ldr	r1, [pc, #420]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800415c:	4b64      	ldr	r3, [pc, #400]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800415e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004162:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	4961      	ldr	r1, [pc, #388]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800417e:	4b5c      	ldr	r3, [pc, #368]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004184:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	4958      	ldr	r1, [pc, #352]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800418e:	4313      	orrs	r3, r2
 8004190:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d015      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041a0:	4b53      	ldr	r3, [pc, #332]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	4950      	ldr	r1, [pc, #320]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041be:	d105      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041c0:	4b4b      	ldr	r3, [pc, #300]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d015      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041d8:	4b45      	ldr	r3, [pc, #276]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e6:	4942      	ldr	r1, [pc, #264]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041f6:	d105      	bne.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041f8:	4b3d      	ldr	r3, [pc, #244]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	4a3c      	ldr	r2, [pc, #240]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004202:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d015      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004210:	4b37      	ldr	r3, [pc, #220]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004216:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	4934      	ldr	r1, [pc, #208]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800422e:	d105      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004230:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	4a2e      	ldr	r2, [pc, #184]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800423a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d015      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004248:	4b29      	ldr	r3, [pc, #164]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004256:	4926      	ldr	r1, [pc, #152]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004262:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004266:	d105      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004268:	4b21      	ldr	r3, [pc, #132]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	4a20      	ldr	r2, [pc, #128]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004272:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004280:	4b1b      	ldr	r3, [pc, #108]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004286:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800428e:	4918      	ldr	r1, [pc, #96]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004290:	4313      	orrs	r3, r2
 8004292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800429e:	d105      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042a0:	4b13      	ldr	r3, [pc, #76]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d015      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80042b8:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c6:	490a      	ldr	r1, [pc, #40]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042d6:	d105      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80042d8:	4b05      	ldr	r3, [pc, #20]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	4a04      	ldr	r2, [pc, #16]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80042e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000

080042f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e049      	b.n	800439a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fd fa56 	bl	80017cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	3304      	adds	r3, #4
 8004330:	4619      	mov	r1, r3
 8004332:	4610      	mov	r0, r2
 8004334:	f000 fba4 	bl	8004a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b082      	sub	sp, #8
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e049      	b.n	8004448 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d106      	bne.n	80043ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f841 	bl	8004450 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2202      	movs	r2, #2
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3304      	adds	r3, #4
 80043de:	4619      	mov	r1, r3
 80043e0:	4610      	mov	r0, r2
 80043e2:	f000 fb4d 	bl	8004a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3708      	adds	r7, #8
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d109      	bne.n	8004488 <HAL_TIM_PWM_Start+0x24>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b01      	cmp	r3, #1
 800447e:	bf14      	ite	ne
 8004480:	2301      	movne	r3, #1
 8004482:	2300      	moveq	r3, #0
 8004484:	b2db      	uxtb	r3, r3
 8004486:	e03c      	b.n	8004502 <HAL_TIM_PWM_Start+0x9e>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b04      	cmp	r3, #4
 800448c:	d109      	bne.n	80044a2 <HAL_TIM_PWM_Start+0x3e>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b01      	cmp	r3, #1
 8004498:	bf14      	ite	ne
 800449a:	2301      	movne	r3, #1
 800449c:	2300      	moveq	r3, #0
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	e02f      	b.n	8004502 <HAL_TIM_PWM_Start+0x9e>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d109      	bne.n	80044bc <HAL_TIM_PWM_Start+0x58>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	bf14      	ite	ne
 80044b4:	2301      	movne	r3, #1
 80044b6:	2300      	moveq	r3, #0
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	e022      	b.n	8004502 <HAL_TIM_PWM_Start+0x9e>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d109      	bne.n	80044d6 <HAL_TIM_PWM_Start+0x72>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	bf14      	ite	ne
 80044ce:	2301      	movne	r3, #1
 80044d0:	2300      	moveq	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	e015      	b.n	8004502 <HAL_TIM_PWM_Start+0x9e>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2b10      	cmp	r3, #16
 80044da:	d109      	bne.n	80044f0 <HAL_TIM_PWM_Start+0x8c>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	bf14      	ite	ne
 80044e8:	2301      	movne	r3, #1
 80044ea:	2300      	moveq	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	e008      	b.n	8004502 <HAL_TIM_PWM_Start+0x9e>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	bf14      	ite	ne
 80044fc:	2301      	movne	r3, #1
 80044fe:	2300      	moveq	r3, #0
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e097      	b.n	800463a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <HAL_TIM_PWM_Start+0xb6>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004518:	e023      	b.n	8004562 <HAL_TIM_PWM_Start+0xfe>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b04      	cmp	r3, #4
 800451e:	d104      	bne.n	800452a <HAL_TIM_PWM_Start+0xc6>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004528:	e01b      	b.n	8004562 <HAL_TIM_PWM_Start+0xfe>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b08      	cmp	r3, #8
 800452e:	d104      	bne.n	800453a <HAL_TIM_PWM_Start+0xd6>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004538:	e013      	b.n	8004562 <HAL_TIM_PWM_Start+0xfe>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b0c      	cmp	r3, #12
 800453e:	d104      	bne.n	800454a <HAL_TIM_PWM_Start+0xe6>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004548:	e00b      	b.n	8004562 <HAL_TIM_PWM_Start+0xfe>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b10      	cmp	r3, #16
 800454e:	d104      	bne.n	800455a <HAL_TIM_PWM_Start+0xf6>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004558:	e003      	b.n	8004562 <HAL_TIM_PWM_Start+0xfe>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2201      	movs	r2, #1
 8004568:	6839      	ldr	r1, [r7, #0]
 800456a:	4618      	mov	r0, r3
 800456c:	f000 feaa 	bl	80052c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a33      	ldr	r2, [pc, #204]	; (8004644 <HAL_TIM_PWM_Start+0x1e0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <HAL_TIM_PWM_Start+0x13e>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a32      	ldr	r2, [pc, #200]	; (8004648 <HAL_TIM_PWM_Start+0x1e4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d00e      	beq.n	80045a2 <HAL_TIM_PWM_Start+0x13e>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a30      	ldr	r2, [pc, #192]	; (800464c <HAL_TIM_PWM_Start+0x1e8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d009      	beq.n	80045a2 <HAL_TIM_PWM_Start+0x13e>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a2f      	ldr	r2, [pc, #188]	; (8004650 <HAL_TIM_PWM_Start+0x1ec>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d004      	beq.n	80045a2 <HAL_TIM_PWM_Start+0x13e>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a2d      	ldr	r2, [pc, #180]	; (8004654 <HAL_TIM_PWM_Start+0x1f0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d101      	bne.n	80045a6 <HAL_TIM_PWM_Start+0x142>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e000      	b.n	80045a8 <HAL_TIM_PWM_Start+0x144>
 80045a6:	2300      	movs	r3, #0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d007      	beq.n	80045bc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a20      	ldr	r2, [pc, #128]	; (8004644 <HAL_TIM_PWM_Start+0x1e0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d018      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x194>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ce:	d013      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x194>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a20      	ldr	r2, [pc, #128]	; (8004658 <HAL_TIM_PWM_Start+0x1f4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d00e      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x194>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1f      	ldr	r2, [pc, #124]	; (800465c <HAL_TIM_PWM_Start+0x1f8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d009      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x194>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a17      	ldr	r2, [pc, #92]	; (8004648 <HAL_TIM_PWM_Start+0x1e4>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d004      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x194>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a16      	ldr	r2, [pc, #88]	; (800464c <HAL_TIM_PWM_Start+0x1e8>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d115      	bne.n	8004624 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	4b18      	ldr	r3, [pc, #96]	; (8004660 <HAL_TIM_PWM_Start+0x1fc>)
 8004600:	4013      	ands	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b06      	cmp	r3, #6
 8004608:	d015      	beq.n	8004636 <HAL_TIM_PWM_Start+0x1d2>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004610:	d011      	beq.n	8004636 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0201 	orr.w	r2, r2, #1
 8004620:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004622:	e008      	b.n	8004636 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	e000      	b.n	8004638 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004636:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	40012c00 	.word	0x40012c00
 8004648:	40013400 	.word	0x40013400
 800464c:	40014000 	.word	0x40014000
 8004650:	40014400 	.word	0x40014400
 8004654:	40014800 	.word	0x40014800
 8004658:	40000400 	.word	0x40000400
 800465c:	40000800 	.word	0x40000800
 8004660:	00010007 	.word	0x00010007

08004664 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800467e:	2302      	movs	r3, #2
 8004680:	e0ff      	b.n	8004882 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b14      	cmp	r3, #20
 800468e:	f200 80f0 	bhi.w	8004872 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004692:	a201      	add	r2, pc, #4	; (adr r2, 8004698 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004698:	080046ed 	.word	0x080046ed
 800469c:	08004873 	.word	0x08004873
 80046a0:	08004873 	.word	0x08004873
 80046a4:	08004873 	.word	0x08004873
 80046a8:	0800472d 	.word	0x0800472d
 80046ac:	08004873 	.word	0x08004873
 80046b0:	08004873 	.word	0x08004873
 80046b4:	08004873 	.word	0x08004873
 80046b8:	0800476f 	.word	0x0800476f
 80046bc:	08004873 	.word	0x08004873
 80046c0:	08004873 	.word	0x08004873
 80046c4:	08004873 	.word	0x08004873
 80046c8:	080047af 	.word	0x080047af
 80046cc:	08004873 	.word	0x08004873
 80046d0:	08004873 	.word	0x08004873
 80046d4:	08004873 	.word	0x08004873
 80046d8:	080047f1 	.word	0x080047f1
 80046dc:	08004873 	.word	0x08004873
 80046e0:	08004873 	.word	0x08004873
 80046e4:	08004873 	.word	0x08004873
 80046e8:	08004831 	.word	0x08004831
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fa54 	bl	8004ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699a      	ldr	r2, [r3, #24]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 0208 	orr.w	r2, r2, #8
 8004706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699a      	ldr	r2, [r3, #24]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0204 	bic.w	r2, r2, #4
 8004716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6999      	ldr	r1, [r3, #24]
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	691a      	ldr	r2, [r3, #16]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	619a      	str	r2, [r3, #24]
      break;
 800472a:	e0a5      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fac4 	bl	8004cc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004746:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699a      	ldr	r2, [r3, #24]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004756:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6999      	ldr	r1, [r3, #24]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	021a      	lsls	r2, r3, #8
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	619a      	str	r2, [r3, #24]
      break;
 800476c:	e084      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	4618      	mov	r0, r3
 8004776:	f000 fb2d 	bl	8004dd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69da      	ldr	r2, [r3, #28]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f042 0208 	orr.w	r2, r2, #8
 8004788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69da      	ldr	r2, [r3, #28]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0204 	bic.w	r2, r2, #4
 8004798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69d9      	ldr	r1, [r3, #28]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	691a      	ldr	r2, [r3, #16]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	61da      	str	r2, [r3, #28]
      break;
 80047ac:	e064      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68b9      	ldr	r1, [r7, #8]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fb95 	bl	8004ee4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	69da      	ldr	r2, [r3, #28]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	69d9      	ldr	r1, [r3, #28]
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	021a      	lsls	r2, r3, #8
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	61da      	str	r2, [r3, #28]
      break;
 80047ee:	e043      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fbfe 	bl	8004ff8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0208 	orr.w	r2, r2, #8
 800480a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0204 	bic.w	r2, r2, #4
 800481a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	691a      	ldr	r2, [r3, #16]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800482e:	e023      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68b9      	ldr	r1, [r7, #8]
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fc42 	bl	80050c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800484a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	021a      	lsls	r2, r3, #8
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004870:	e002      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	75fb      	strb	r3, [r7, #23]
      break;
 8004876:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004880:	7dfb      	ldrb	r3, [r7, #23]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop

0800488c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <HAL_TIM_ConfigClockSource+0x1c>
 80048a4:	2302      	movs	r3, #2
 80048a6:	e0de      	b.n	8004a66 <HAL_TIM_ConfigClockSource+0x1da>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80048c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a63      	ldr	r2, [pc, #396]	; (8004a70 <HAL_TIM_ConfigClockSource+0x1e4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	f000 80a9 	beq.w	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 80048e8:	4a61      	ldr	r2, [pc, #388]	; (8004a70 <HAL_TIM_ConfigClockSource+0x1e4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	f200 80ae 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 80048f0:	4a60      	ldr	r2, [pc, #384]	; (8004a74 <HAL_TIM_ConfigClockSource+0x1e8>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	f000 80a1 	beq.w	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 80048f8:	4a5e      	ldr	r2, [pc, #376]	; (8004a74 <HAL_TIM_ConfigClockSource+0x1e8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	f200 80a6 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004900:	4a5d      	ldr	r2, [pc, #372]	; (8004a78 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004902:	4293      	cmp	r3, r2
 8004904:	f000 8099 	beq.w	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004908:	4a5b      	ldr	r2, [pc, #364]	; (8004a78 <HAL_TIM_ConfigClockSource+0x1ec>)
 800490a:	4293      	cmp	r3, r2
 800490c:	f200 809e 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004910:	4a5a      	ldr	r2, [pc, #360]	; (8004a7c <HAL_TIM_ConfigClockSource+0x1f0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	f000 8091 	beq.w	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004918:	4a58      	ldr	r2, [pc, #352]	; (8004a7c <HAL_TIM_ConfigClockSource+0x1f0>)
 800491a:	4293      	cmp	r3, r2
 800491c:	f200 8096 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004920:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004924:	f000 8089 	beq.w	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004928:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800492c:	f200 808e 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004934:	d03e      	beq.n	80049b4 <HAL_TIM_ConfigClockSource+0x128>
 8004936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800493a:	f200 8087 	bhi.w	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 800493e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004942:	f000 8086 	beq.w	8004a52 <HAL_TIM_ConfigClockSource+0x1c6>
 8004946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800494a:	d87f      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 800494c:	2b70      	cmp	r3, #112	; 0x70
 800494e:	d01a      	beq.n	8004986 <HAL_TIM_ConfigClockSource+0xfa>
 8004950:	2b70      	cmp	r3, #112	; 0x70
 8004952:	d87b      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004954:	2b60      	cmp	r3, #96	; 0x60
 8004956:	d050      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x16e>
 8004958:	2b60      	cmp	r3, #96	; 0x60
 800495a:	d877      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 800495c:	2b50      	cmp	r3, #80	; 0x50
 800495e:	d03c      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x14e>
 8004960:	2b50      	cmp	r3, #80	; 0x50
 8004962:	d873      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004964:	2b40      	cmp	r3, #64	; 0x40
 8004966:	d058      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x18e>
 8004968:	2b40      	cmp	r3, #64	; 0x40
 800496a:	d86f      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 800496c:	2b30      	cmp	r3, #48	; 0x30
 800496e:	d064      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004970:	2b30      	cmp	r3, #48	; 0x30
 8004972:	d86b      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 8004974:	2b20      	cmp	r3, #32
 8004976:	d060      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004978:	2b20      	cmp	r3, #32
 800497a:	d867      	bhi.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d05c      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004980:	2b10      	cmp	r3, #16
 8004982:	d05a      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0x1ae>
 8004984:	e062      	b.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6818      	ldr	r0, [r3, #0]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	6899      	ldr	r1, [r3, #8]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	f000 fc75 	bl	8005284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	609a      	str	r2, [r3, #8]
      break;
 80049b2:	e04f      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6818      	ldr	r0, [r3, #0]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	6899      	ldr	r1, [r3, #8]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	f000 fc5e 	bl	8005284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689a      	ldr	r2, [r3, #8]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049d6:	609a      	str	r2, [r3, #8]
      break;
 80049d8:	e03c      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6859      	ldr	r1, [r3, #4]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	461a      	mov	r2, r3
 80049e8:	f000 fbd0 	bl	800518c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2150      	movs	r1, #80	; 0x50
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fc29 	bl	800524a <TIM_ITRx_SetConfig>
      break;
 80049f8:	e02c      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6818      	ldr	r0, [r3, #0]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	6859      	ldr	r1, [r3, #4]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	461a      	mov	r2, r3
 8004a08:	f000 fbef 	bl	80051ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2160      	movs	r1, #96	; 0x60
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fc19 	bl	800524a <TIM_ITRx_SetConfig>
      break;
 8004a18:	e01c      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	6859      	ldr	r1, [r3, #4]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	461a      	mov	r2, r3
 8004a28:	f000 fbb0 	bl	800518c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2140      	movs	r1, #64	; 0x40
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fc09 	bl	800524a <TIM_ITRx_SetConfig>
      break;
 8004a38:	e00c      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4619      	mov	r1, r3
 8004a44:	4610      	mov	r0, r2
 8004a46:	f000 fc00 	bl	800524a <TIM_ITRx_SetConfig>
      break;
 8004a4a:	e003      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a50:	e000      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004a52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	00100070 	.word	0x00100070
 8004a74:	00100040 	.word	0x00100040
 8004a78:	00100030 	.word	0x00100030
 8004a7c:	00100020 	.word	0x00100020

08004a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a3c      	ldr	r2, [pc, #240]	; (8004b84 <TIM_Base_SetConfig+0x104>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00f      	beq.n	8004ab8 <TIM_Base_SetConfig+0x38>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a9e:	d00b      	beq.n	8004ab8 <TIM_Base_SetConfig+0x38>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a39      	ldr	r2, [pc, #228]	; (8004b88 <TIM_Base_SetConfig+0x108>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <TIM_Base_SetConfig+0x38>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a38      	ldr	r2, [pc, #224]	; (8004b8c <TIM_Base_SetConfig+0x10c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_Base_SetConfig+0x38>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a37      	ldr	r2, [pc, #220]	; (8004b90 <TIM_Base_SetConfig+0x110>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d108      	bne.n	8004aca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2d      	ldr	r2, [pc, #180]	; (8004b84 <TIM_Base_SetConfig+0x104>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d01b      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad8:	d017      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2a      	ldr	r2, [pc, #168]	; (8004b88 <TIM_Base_SetConfig+0x108>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d013      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a29      	ldr	r2, [pc, #164]	; (8004b8c <TIM_Base_SetConfig+0x10c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00f      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a28      	ldr	r2, [pc, #160]	; (8004b90 <TIM_Base_SetConfig+0x110>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d00b      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a27      	ldr	r2, [pc, #156]	; (8004b94 <TIM_Base_SetConfig+0x114>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d007      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a26      	ldr	r2, [pc, #152]	; (8004b98 <TIM_Base_SetConfig+0x118>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <TIM_Base_SetConfig+0x8a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a25      	ldr	r2, [pc, #148]	; (8004b9c <TIM_Base_SetConfig+0x11c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d108      	bne.n	8004b1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a10      	ldr	r2, [pc, #64]	; (8004b84 <TIM_Base_SetConfig+0x104>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00f      	beq.n	8004b68 <TIM_Base_SetConfig+0xe8>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a11      	ldr	r2, [pc, #68]	; (8004b90 <TIM_Base_SetConfig+0x110>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00b      	beq.n	8004b68 <TIM_Base_SetConfig+0xe8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a10      	ldr	r2, [pc, #64]	; (8004b94 <TIM_Base_SetConfig+0x114>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d007      	beq.n	8004b68 <TIM_Base_SetConfig+0xe8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a0f      	ldr	r2, [pc, #60]	; (8004b98 <TIM_Base_SetConfig+0x118>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d003      	beq.n	8004b68 <TIM_Base_SetConfig+0xe8>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a0e      	ldr	r2, [pc, #56]	; (8004b9c <TIM_Base_SetConfig+0x11c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d103      	bne.n	8004b70 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	615a      	str	r2, [r3, #20]
}
 8004b76:	bf00      	nop
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40012c00 	.word	0x40012c00
 8004b88:	40000400 	.word	0x40000400
 8004b8c:	40000800 	.word	0x40000800
 8004b90:	40013400 	.word	0x40013400
 8004b94:	40014000 	.word	0x40014000
 8004b98:	40014400 	.word	0x40014400
 8004b9c:	40014800 	.word	0x40014800

08004ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	f023 0201 	bic.w	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0303 	bic.w	r3, r3, #3
 8004bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f023 0302 	bic.w	r3, r3, #2
 8004bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a2c      	ldr	r2, [pc, #176]	; (8004cac <TIM_OC1_SetConfig+0x10c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d00f      	beq.n	8004c20 <TIM_OC1_SetConfig+0x80>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a2b      	ldr	r2, [pc, #172]	; (8004cb0 <TIM_OC1_SetConfig+0x110>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d00b      	beq.n	8004c20 <TIM_OC1_SetConfig+0x80>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a2a      	ldr	r2, [pc, #168]	; (8004cb4 <TIM_OC1_SetConfig+0x114>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d007      	beq.n	8004c20 <TIM_OC1_SetConfig+0x80>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a29      	ldr	r2, [pc, #164]	; (8004cb8 <TIM_OC1_SetConfig+0x118>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d003      	beq.n	8004c20 <TIM_OC1_SetConfig+0x80>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a28      	ldr	r2, [pc, #160]	; (8004cbc <TIM_OC1_SetConfig+0x11c>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d10c      	bne.n	8004c3a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f023 0308 	bic.w	r3, r3, #8
 8004c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f023 0304 	bic.w	r3, r3, #4
 8004c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a1b      	ldr	r2, [pc, #108]	; (8004cac <TIM_OC1_SetConfig+0x10c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d00f      	beq.n	8004c62 <TIM_OC1_SetConfig+0xc2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a1a      	ldr	r2, [pc, #104]	; (8004cb0 <TIM_OC1_SetConfig+0x110>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00b      	beq.n	8004c62 <TIM_OC1_SetConfig+0xc2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a19      	ldr	r2, [pc, #100]	; (8004cb4 <TIM_OC1_SetConfig+0x114>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d007      	beq.n	8004c62 <TIM_OC1_SetConfig+0xc2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a18      	ldr	r2, [pc, #96]	; (8004cb8 <TIM_OC1_SetConfig+0x118>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d003      	beq.n	8004c62 <TIM_OC1_SetConfig+0xc2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a17      	ldr	r2, [pc, #92]	; (8004cbc <TIM_OC1_SetConfig+0x11c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d111      	bne.n	8004c86 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	621a      	str	r2, [r3, #32]
}
 8004ca0:	bf00      	nop
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	40013400 	.word	0x40013400
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400
 8004cbc:	40014800 	.word	0x40014800

08004cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	f023 0210 	bic.w	r2, r3, #16
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	021b      	lsls	r3, r3, #8
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f023 0320 	bic.w	r3, r3, #32
 8004d0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a28      	ldr	r2, [pc, #160]	; (8004dc0 <TIM_OC2_SetConfig+0x100>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d003      	beq.n	8004d2c <TIM_OC2_SetConfig+0x6c>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a27      	ldr	r2, [pc, #156]	; (8004dc4 <TIM_OC2_SetConfig+0x104>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d10d      	bne.n	8004d48 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	011b      	lsls	r3, r3, #4
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a1d      	ldr	r2, [pc, #116]	; (8004dc0 <TIM_OC2_SetConfig+0x100>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d00f      	beq.n	8004d70 <TIM_OC2_SetConfig+0xb0>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a1c      	ldr	r2, [pc, #112]	; (8004dc4 <TIM_OC2_SetConfig+0x104>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d00b      	beq.n	8004d70 <TIM_OC2_SetConfig+0xb0>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a1b      	ldr	r2, [pc, #108]	; (8004dc8 <TIM_OC2_SetConfig+0x108>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d007      	beq.n	8004d70 <TIM_OC2_SetConfig+0xb0>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a1a      	ldr	r2, [pc, #104]	; (8004dcc <TIM_OC2_SetConfig+0x10c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d003      	beq.n	8004d70 <TIM_OC2_SetConfig+0xb0>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a19      	ldr	r2, [pc, #100]	; (8004dd0 <TIM_OC2_SetConfig+0x110>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d113      	bne.n	8004d98 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	621a      	str	r2, [r3, #32]
}
 8004db2:	bf00      	nop
 8004db4:	371c      	adds	r7, #28
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40012c00 	.word	0x40012c00
 8004dc4:	40013400 	.word	0x40013400
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40014400 	.word	0x40014400
 8004dd0:	40014800 	.word	0x40014800

08004dd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b087      	sub	sp, #28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f023 0303 	bic.w	r3, r3, #3
 8004e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a27      	ldr	r2, [pc, #156]	; (8004ed0 <TIM_OC3_SetConfig+0xfc>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d003      	beq.n	8004e3e <TIM_OC3_SetConfig+0x6a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a26      	ldr	r2, [pc, #152]	; (8004ed4 <TIM_OC3_SetConfig+0x100>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d10d      	bne.n	8004e5a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	021b      	lsls	r3, r3, #8
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a1c      	ldr	r2, [pc, #112]	; (8004ed0 <TIM_OC3_SetConfig+0xfc>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00f      	beq.n	8004e82 <TIM_OC3_SetConfig+0xae>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a1b      	ldr	r2, [pc, #108]	; (8004ed4 <TIM_OC3_SetConfig+0x100>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d00b      	beq.n	8004e82 <TIM_OC3_SetConfig+0xae>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a1a      	ldr	r2, [pc, #104]	; (8004ed8 <TIM_OC3_SetConfig+0x104>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d007      	beq.n	8004e82 <TIM_OC3_SetConfig+0xae>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a19      	ldr	r2, [pc, #100]	; (8004edc <TIM_OC3_SetConfig+0x108>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d003      	beq.n	8004e82 <TIM_OC3_SetConfig+0xae>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a18      	ldr	r2, [pc, #96]	; (8004ee0 <TIM_OC3_SetConfig+0x10c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d113      	bne.n	8004eaa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	621a      	str	r2, [r3, #32]
}
 8004ec4:	bf00      	nop
 8004ec6:	371c      	adds	r7, #28
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	40012c00 	.word	0x40012c00
 8004ed4:	40013400 	.word	0x40013400
 8004ed8:	40014000 	.word	0x40014000
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	40014800 	.word	0x40014800

08004ee4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	021b      	lsls	r3, r3, #8
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	031b      	lsls	r3, r3, #12
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a28      	ldr	r2, [pc, #160]	; (8004fe4 <TIM_OC4_SetConfig+0x100>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d003      	beq.n	8004f50 <TIM_OC4_SetConfig+0x6c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a27      	ldr	r2, [pc, #156]	; (8004fe8 <TIM_OC4_SetConfig+0x104>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d10d      	bne.n	8004f6c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	031b      	lsls	r3, r3, #12
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a1d      	ldr	r2, [pc, #116]	; (8004fe4 <TIM_OC4_SetConfig+0x100>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00f      	beq.n	8004f94 <TIM_OC4_SetConfig+0xb0>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a1c      	ldr	r2, [pc, #112]	; (8004fe8 <TIM_OC4_SetConfig+0x104>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d00b      	beq.n	8004f94 <TIM_OC4_SetConfig+0xb0>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a1b      	ldr	r2, [pc, #108]	; (8004fec <TIM_OC4_SetConfig+0x108>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d007      	beq.n	8004f94 <TIM_OC4_SetConfig+0xb0>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a1a      	ldr	r2, [pc, #104]	; (8004ff0 <TIM_OC4_SetConfig+0x10c>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d003      	beq.n	8004f94 <TIM_OC4_SetConfig+0xb0>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a19      	ldr	r2, [pc, #100]	; (8004ff4 <TIM_OC4_SetConfig+0x110>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d113      	bne.n	8004fbc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f9a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004fa2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	019b      	lsls	r3, r3, #6
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	019b      	lsls	r3, r3, #6
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	621a      	str	r2, [r3, #32]
}
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40012c00 	.word	0x40012c00
 8004fe8:	40013400 	.word	0x40013400
 8004fec:	40014000 	.word	0x40014000
 8004ff0:	40014400 	.word	0x40014400
 8004ff4:	40014800 	.word	0x40014800

08004ff8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800501e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800503c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	041b      	lsls	r3, r3, #16
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	4313      	orrs	r3, r2
 8005048:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a17      	ldr	r2, [pc, #92]	; (80050ac <TIM_OC5_SetConfig+0xb4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00f      	beq.n	8005072 <TIM_OC5_SetConfig+0x7a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a16      	ldr	r2, [pc, #88]	; (80050b0 <TIM_OC5_SetConfig+0xb8>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00b      	beq.n	8005072 <TIM_OC5_SetConfig+0x7a>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <TIM_OC5_SetConfig+0xbc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d007      	beq.n	8005072 <TIM_OC5_SetConfig+0x7a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a14      	ldr	r2, [pc, #80]	; (80050b8 <TIM_OC5_SetConfig+0xc0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d003      	beq.n	8005072 <TIM_OC5_SetConfig+0x7a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a13      	ldr	r2, [pc, #76]	; (80050bc <TIM_OC5_SetConfig+0xc4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d109      	bne.n	8005086 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005078:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	621a      	str	r2, [r3, #32]
}
 80050a0:	bf00      	nop
 80050a2:	371c      	adds	r7, #28
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr
 80050ac:	40012c00 	.word	0x40012c00
 80050b0:	40013400 	.word	0x40013400
 80050b4:	40014000 	.word	0x40014000
 80050b8:	40014400 	.word	0x40014400
 80050bc:	40014800 	.word	0x40014800

080050c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	021b      	lsls	r3, r3, #8
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005106:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	051b      	lsls	r3, r3, #20
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	4313      	orrs	r3, r2
 8005112:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a18      	ldr	r2, [pc, #96]	; (8005178 <TIM_OC6_SetConfig+0xb8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00f      	beq.n	800513c <TIM_OC6_SetConfig+0x7c>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a17      	ldr	r2, [pc, #92]	; (800517c <TIM_OC6_SetConfig+0xbc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00b      	beq.n	800513c <TIM_OC6_SetConfig+0x7c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a16      	ldr	r2, [pc, #88]	; (8005180 <TIM_OC6_SetConfig+0xc0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d007      	beq.n	800513c <TIM_OC6_SetConfig+0x7c>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a15      	ldr	r2, [pc, #84]	; (8005184 <TIM_OC6_SetConfig+0xc4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_OC6_SetConfig+0x7c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a14      	ldr	r2, [pc, #80]	; (8005188 <TIM_OC6_SetConfig+0xc8>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d109      	bne.n	8005150 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005142:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	029b      	lsls	r3, r3, #10
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	4313      	orrs	r3, r2
 800514e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	621a      	str	r2, [r3, #32]
}
 800516a:	bf00      	nop
 800516c:	371c      	adds	r7, #28
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	40012c00 	.word	0x40012c00
 800517c:	40013400 	.word	0x40013400
 8005180:	40014000 	.word	0x40014000
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800

0800518c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800518c:	b480      	push	{r7}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	f023 0201 	bic.w	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	f023 030a 	bic.w	r3, r3, #10
 80051c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051ca:	697a      	ldr	r2, [r7, #20]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	621a      	str	r2, [r3, #32]
}
 80051de:	bf00      	nop
 80051e0:	371c      	adds	r7, #28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b087      	sub	sp, #28
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	60f8      	str	r0, [r7, #12]
 80051f2:	60b9      	str	r1, [r7, #8]
 80051f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	f023 0210 	bic.w	r2, r3, #16
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005214:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	031b      	lsls	r3, r3, #12
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	4313      	orrs	r3, r2
 800521e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005226:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	011b      	lsls	r3, r3, #4
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	4313      	orrs	r3, r2
 8005230:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	621a      	str	r2, [r3, #32]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800524a:	b480      	push	{r7}
 800524c:	b085      	sub	sp, #20
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005264:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4313      	orrs	r3, r2
 800526c:	f043 0307 	orr.w	r3, r3, #7
 8005270:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68fa      	ldr	r2, [r7, #12]
 8005276:	609a      	str	r2, [r3, #8]
}
 8005278:	bf00      	nop
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005284:	b480      	push	{r7}
 8005286:	b087      	sub	sp, #28
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
 8005290:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800529e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	021a      	lsls	r2, r3, #8
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	431a      	orrs	r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	609a      	str	r2, [r3, #8]
}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 031f 	and.w	r3, r3, #31
 80052d6:	2201      	movs	r2, #1
 80052d8:	fa02 f303 	lsl.w	r3, r2, r3
 80052dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a1a      	ldr	r2, [r3, #32]
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	43db      	mvns	r3, r3
 80052e6:	401a      	ands	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a1a      	ldr	r2, [r3, #32]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f003 031f 	and.w	r3, r3, #31
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	fa01 f303 	lsl.w	r3, r1, r3
 80052fc:	431a      	orrs	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
	...

08005310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005324:	2302      	movs	r3, #2
 8005326:	e065      	b.n	80053f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a2c      	ldr	r2, [pc, #176]	; (8005400 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d004      	beq.n	800535c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a2b      	ldr	r2, [pc, #172]	; (8005404 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d108      	bne.n	800536e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005362:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005378:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1b      	ldr	r2, [pc, #108]	; (8005400 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d018      	beq.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539e:	d013      	beq.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a18      	ldr	r2, [pc, #96]	; (8005408 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d00e      	beq.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a17      	ldr	r2, [pc, #92]	; (800540c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d009      	beq.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a12      	ldr	r2, [pc, #72]	; (8005404 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d004      	beq.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a13      	ldr	r2, [pc, #76]	; (8005410 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d10c      	bne.n	80053e2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	40012c00 	.word	0x40012c00
 8005404:	40013400 	.word	0x40013400
 8005408:	40000400 	.word	0x40000400
 800540c:	40000800 	.word	0x40000800
 8005410:	40014000 	.word	0x40014000

08005414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e042      	b.n	80054ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800542c:	2b00      	cmp	r3, #0
 800542e:	d106      	bne.n	800543e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f7fc fa19 	bl	8001870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2224      	movs	r2, #36	; 0x24
 8005442:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0201 	bic.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f8c2 	bl	80055e0 <UART_SetConfig>
 800545c:	4603      	mov	r3, r0
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e022      	b.n	80054ac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fb82 	bl	8005b78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005482:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005492:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 fc09 	bl	8005cbc <UART_CheckIdleState>
 80054aa:	4603      	mov	r3, r0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08a      	sub	sp, #40	; 0x28
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	603b      	str	r3, [r7, #0]
 80054c0:	4613      	mov	r3, r2
 80054c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054ca:	2b20      	cmp	r3, #32
 80054cc:	f040 8083 	bne.w	80055d6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <HAL_UART_Transmit+0x28>
 80054d6:	88fb      	ldrh	r3, [r7, #6]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e07b      	b.n	80055d8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d101      	bne.n	80054ee <HAL_UART_Transmit+0x3a>
 80054ea:	2302      	movs	r3, #2
 80054ec:	e074      	b.n	80055d8 <HAL_UART_Transmit+0x124>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2221      	movs	r2, #33	; 0x21
 8005502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005506:	f7fc fb0b 	bl	8001b20 <HAL_GetTick>
 800550a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	88fa      	ldrh	r2, [r7, #6]
 8005510:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	88fa      	ldrh	r2, [r7, #6]
 8005518:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005524:	d108      	bne.n	8005538 <HAL_UART_Transmit+0x84>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d104      	bne.n	8005538 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	61bb      	str	r3, [r7, #24]
 8005536:	e003      	b.n	8005540 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800553c:	2300      	movs	r3, #0
 800553e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005548:	e02c      	b.n	80055a4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	2200      	movs	r2, #0
 8005552:	2180      	movs	r1, #128	; 0x80
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 fbfc 	bl	8005d52 <UART_WaitOnFlagUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e039      	b.n	80055d8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10b      	bne.n	8005582 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	881b      	ldrh	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005578:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	3302      	adds	r3, #2
 800557e:	61bb      	str	r3, [r7, #24]
 8005580:	e007      	b.n	8005592 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	781a      	ldrb	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	3301      	adds	r3, #1
 8005590:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005598:	b29b      	uxth	r3, r3
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1cc      	bne.n	800554a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2200      	movs	r2, #0
 80055b8:	2140      	movs	r1, #64	; 0x40
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f000 fbc9 	bl	8005d52 <UART_WaitOnFlagUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e006      	b.n	80055d8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2220      	movs	r2, #32
 80055ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	e000      	b.n	80055d8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80055d6:	2302      	movs	r3, #2
  }
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3720      	adds	r7, #32
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055e4:	b08c      	sub	sp, #48	; 0x30
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	431a      	orrs	r2, r3
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	69db      	ldr	r3, [r3, #28]
 8005604:	4313      	orrs	r3, r2
 8005606:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	4bab      	ldr	r3, [pc, #684]	; (80058bc <UART_SetConfig+0x2dc>)
 8005610:	4013      	ands	r3, r2
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	6812      	ldr	r2, [r2, #0]
 8005616:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005618:	430b      	orrs	r3, r1
 800561a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4aa0      	ldr	r2, [pc, #640]	; (80058c0 <UART_SetConfig+0x2e0>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d004      	beq.n	800564c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005648:	4313      	orrs	r3, r2
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005656:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005660:	430b      	orrs	r3, r1
 8005662:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566a:	f023 010f 	bic.w	r1, r3, #15
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a91      	ldr	r2, [pc, #580]	; (80058c4 <UART_SetConfig+0x2e4>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d125      	bne.n	80056d0 <UART_SetConfig+0xf0>
 8005684:	4b90      	ldr	r3, [pc, #576]	; (80058c8 <UART_SetConfig+0x2e8>)
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568a:	f003 0303 	and.w	r3, r3, #3
 800568e:	2b03      	cmp	r3, #3
 8005690:	d81a      	bhi.n	80056c8 <UART_SetConfig+0xe8>
 8005692:	a201      	add	r2, pc, #4	; (adr r2, 8005698 <UART_SetConfig+0xb8>)
 8005694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005698:	080056a9 	.word	0x080056a9
 800569c:	080056b9 	.word	0x080056b9
 80056a0:	080056b1 	.word	0x080056b1
 80056a4:	080056c1 	.word	0x080056c1
 80056a8:	2301      	movs	r3, #1
 80056aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ae:	e0d6      	b.n	800585e <UART_SetConfig+0x27e>
 80056b0:	2302      	movs	r3, #2
 80056b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056b6:	e0d2      	b.n	800585e <UART_SetConfig+0x27e>
 80056b8:	2304      	movs	r3, #4
 80056ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056be:	e0ce      	b.n	800585e <UART_SetConfig+0x27e>
 80056c0:	2308      	movs	r3, #8
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c6:	e0ca      	b.n	800585e <UART_SetConfig+0x27e>
 80056c8:	2310      	movs	r3, #16
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ce:	e0c6      	b.n	800585e <UART_SetConfig+0x27e>
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a7d      	ldr	r2, [pc, #500]	; (80058cc <UART_SetConfig+0x2ec>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d138      	bne.n	800574c <UART_SetConfig+0x16c>
 80056da:	4b7b      	ldr	r3, [pc, #492]	; (80058c8 <UART_SetConfig+0x2e8>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056e0:	f003 030c 	and.w	r3, r3, #12
 80056e4:	2b0c      	cmp	r3, #12
 80056e6:	d82d      	bhi.n	8005744 <UART_SetConfig+0x164>
 80056e8:	a201      	add	r2, pc, #4	; (adr r2, 80056f0 <UART_SetConfig+0x110>)
 80056ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ee:	bf00      	nop
 80056f0:	08005725 	.word	0x08005725
 80056f4:	08005745 	.word	0x08005745
 80056f8:	08005745 	.word	0x08005745
 80056fc:	08005745 	.word	0x08005745
 8005700:	08005735 	.word	0x08005735
 8005704:	08005745 	.word	0x08005745
 8005708:	08005745 	.word	0x08005745
 800570c:	08005745 	.word	0x08005745
 8005710:	0800572d 	.word	0x0800572d
 8005714:	08005745 	.word	0x08005745
 8005718:	08005745 	.word	0x08005745
 800571c:	08005745 	.word	0x08005745
 8005720:	0800573d 	.word	0x0800573d
 8005724:	2300      	movs	r3, #0
 8005726:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800572a:	e098      	b.n	800585e <UART_SetConfig+0x27e>
 800572c:	2302      	movs	r3, #2
 800572e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005732:	e094      	b.n	800585e <UART_SetConfig+0x27e>
 8005734:	2304      	movs	r3, #4
 8005736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800573a:	e090      	b.n	800585e <UART_SetConfig+0x27e>
 800573c:	2308      	movs	r3, #8
 800573e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005742:	e08c      	b.n	800585e <UART_SetConfig+0x27e>
 8005744:	2310      	movs	r3, #16
 8005746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800574a:	e088      	b.n	800585e <UART_SetConfig+0x27e>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a5f      	ldr	r2, [pc, #380]	; (80058d0 <UART_SetConfig+0x2f0>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d125      	bne.n	80057a2 <UART_SetConfig+0x1c2>
 8005756:	4b5c      	ldr	r3, [pc, #368]	; (80058c8 <UART_SetConfig+0x2e8>)
 8005758:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800575c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005760:	2b30      	cmp	r3, #48	; 0x30
 8005762:	d016      	beq.n	8005792 <UART_SetConfig+0x1b2>
 8005764:	2b30      	cmp	r3, #48	; 0x30
 8005766:	d818      	bhi.n	800579a <UART_SetConfig+0x1ba>
 8005768:	2b20      	cmp	r3, #32
 800576a:	d00a      	beq.n	8005782 <UART_SetConfig+0x1a2>
 800576c:	2b20      	cmp	r3, #32
 800576e:	d814      	bhi.n	800579a <UART_SetConfig+0x1ba>
 8005770:	2b00      	cmp	r3, #0
 8005772:	d002      	beq.n	800577a <UART_SetConfig+0x19a>
 8005774:	2b10      	cmp	r3, #16
 8005776:	d008      	beq.n	800578a <UART_SetConfig+0x1aa>
 8005778:	e00f      	b.n	800579a <UART_SetConfig+0x1ba>
 800577a:	2300      	movs	r3, #0
 800577c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005780:	e06d      	b.n	800585e <UART_SetConfig+0x27e>
 8005782:	2302      	movs	r3, #2
 8005784:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005788:	e069      	b.n	800585e <UART_SetConfig+0x27e>
 800578a:	2304      	movs	r3, #4
 800578c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005790:	e065      	b.n	800585e <UART_SetConfig+0x27e>
 8005792:	2308      	movs	r3, #8
 8005794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005798:	e061      	b.n	800585e <UART_SetConfig+0x27e>
 800579a:	2310      	movs	r3, #16
 800579c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057a0:	e05d      	b.n	800585e <UART_SetConfig+0x27e>
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a4b      	ldr	r2, [pc, #300]	; (80058d4 <UART_SetConfig+0x2f4>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d125      	bne.n	80057f8 <UART_SetConfig+0x218>
 80057ac:	4b46      	ldr	r3, [pc, #280]	; (80058c8 <UART_SetConfig+0x2e8>)
 80057ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80057b6:	2bc0      	cmp	r3, #192	; 0xc0
 80057b8:	d016      	beq.n	80057e8 <UART_SetConfig+0x208>
 80057ba:	2bc0      	cmp	r3, #192	; 0xc0
 80057bc:	d818      	bhi.n	80057f0 <UART_SetConfig+0x210>
 80057be:	2b80      	cmp	r3, #128	; 0x80
 80057c0:	d00a      	beq.n	80057d8 <UART_SetConfig+0x1f8>
 80057c2:	2b80      	cmp	r3, #128	; 0x80
 80057c4:	d814      	bhi.n	80057f0 <UART_SetConfig+0x210>
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <UART_SetConfig+0x1f0>
 80057ca:	2b40      	cmp	r3, #64	; 0x40
 80057cc:	d008      	beq.n	80057e0 <UART_SetConfig+0x200>
 80057ce:	e00f      	b.n	80057f0 <UART_SetConfig+0x210>
 80057d0:	2300      	movs	r3, #0
 80057d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057d6:	e042      	b.n	800585e <UART_SetConfig+0x27e>
 80057d8:	2302      	movs	r3, #2
 80057da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057de:	e03e      	b.n	800585e <UART_SetConfig+0x27e>
 80057e0:	2304      	movs	r3, #4
 80057e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e6:	e03a      	b.n	800585e <UART_SetConfig+0x27e>
 80057e8:	2308      	movs	r3, #8
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ee:	e036      	b.n	800585e <UART_SetConfig+0x27e>
 80057f0:	2310      	movs	r3, #16
 80057f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f6:	e032      	b.n	800585e <UART_SetConfig+0x27e>
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a30      	ldr	r2, [pc, #192]	; (80058c0 <UART_SetConfig+0x2e0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d12a      	bne.n	8005858 <UART_SetConfig+0x278>
 8005802:	4b31      	ldr	r3, [pc, #196]	; (80058c8 <UART_SetConfig+0x2e8>)
 8005804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005808:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800580c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005810:	d01a      	beq.n	8005848 <UART_SetConfig+0x268>
 8005812:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005816:	d81b      	bhi.n	8005850 <UART_SetConfig+0x270>
 8005818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800581c:	d00c      	beq.n	8005838 <UART_SetConfig+0x258>
 800581e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005822:	d815      	bhi.n	8005850 <UART_SetConfig+0x270>
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <UART_SetConfig+0x250>
 8005828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800582c:	d008      	beq.n	8005840 <UART_SetConfig+0x260>
 800582e:	e00f      	b.n	8005850 <UART_SetConfig+0x270>
 8005830:	2300      	movs	r3, #0
 8005832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005836:	e012      	b.n	800585e <UART_SetConfig+0x27e>
 8005838:	2302      	movs	r3, #2
 800583a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800583e:	e00e      	b.n	800585e <UART_SetConfig+0x27e>
 8005840:	2304      	movs	r3, #4
 8005842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005846:	e00a      	b.n	800585e <UART_SetConfig+0x27e>
 8005848:	2308      	movs	r3, #8
 800584a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800584e:	e006      	b.n	800585e <UART_SetConfig+0x27e>
 8005850:	2310      	movs	r3, #16
 8005852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005856:	e002      	b.n	800585e <UART_SetConfig+0x27e>
 8005858:	2310      	movs	r3, #16
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a17      	ldr	r2, [pc, #92]	; (80058c0 <UART_SetConfig+0x2e0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	f040 80a8 	bne.w	80059ba <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800586a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800586e:	2b08      	cmp	r3, #8
 8005870:	d834      	bhi.n	80058dc <UART_SetConfig+0x2fc>
 8005872:	a201      	add	r2, pc, #4	; (adr r2, 8005878 <UART_SetConfig+0x298>)
 8005874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005878:	0800589d 	.word	0x0800589d
 800587c:	080058dd 	.word	0x080058dd
 8005880:	080058a5 	.word	0x080058a5
 8005884:	080058dd 	.word	0x080058dd
 8005888:	080058ab 	.word	0x080058ab
 800588c:	080058dd 	.word	0x080058dd
 8005890:	080058dd 	.word	0x080058dd
 8005894:	080058dd 	.word	0x080058dd
 8005898:	080058b3 	.word	0x080058b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800589c:	f7fe fac8 	bl	8003e30 <HAL_RCC_GetPCLK1Freq>
 80058a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058a2:	e021      	b.n	80058e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058a4:	4b0c      	ldr	r3, [pc, #48]	; (80058d8 <UART_SetConfig+0x2f8>)
 80058a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058a8:	e01e      	b.n	80058e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058aa:	f7fe fa53 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 80058ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058b0:	e01a      	b.n	80058e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058b8:	e016      	b.n	80058e8 <UART_SetConfig+0x308>
 80058ba:	bf00      	nop
 80058bc:	cfff69f3 	.word	0xcfff69f3
 80058c0:	40008000 	.word	0x40008000
 80058c4:	40013800 	.word	0x40013800
 80058c8:	40021000 	.word	0x40021000
 80058cc:	40004400 	.word	0x40004400
 80058d0:	40004800 	.word	0x40004800
 80058d4:	40004c00 	.word	0x40004c00
 80058d8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80058dc:	2300      	movs	r3, #0
 80058de:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 812a 	beq.w	8005b44 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	4a9e      	ldr	r2, [pc, #632]	; (8005b70 <UART_SetConfig+0x590>)
 80058f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058fa:	461a      	mov	r2, r3
 80058fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005902:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	4613      	mov	r3, r2
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	4413      	add	r3, r2
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	429a      	cmp	r2, r3
 8005912:	d305      	bcc.n	8005920 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	429a      	cmp	r2, r3
 800591e:	d903      	bls.n	8005928 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005926:	e10d      	b.n	8005b44 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592a:	2200      	movs	r2, #0
 800592c:	60bb      	str	r3, [r7, #8]
 800592e:	60fa      	str	r2, [r7, #12]
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	4a8e      	ldr	r2, [pc, #568]	; (8005b70 <UART_SetConfig+0x590>)
 8005936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800593a:	b29b      	uxth	r3, r3
 800593c:	2200      	movs	r2, #0
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005946:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800594a:	f7fb f93f 	bl	8000bcc <__aeabi_uldivmod>
 800594e:	4602      	mov	r2, r0
 8005950:	460b      	mov	r3, r1
 8005952:	4610      	mov	r0, r2
 8005954:	4619      	mov	r1, r3
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	f04f 0300 	mov.w	r3, #0
 800595e:	020b      	lsls	r3, r1, #8
 8005960:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005964:	0202      	lsls	r2, r0, #8
 8005966:	6979      	ldr	r1, [r7, #20]
 8005968:	6849      	ldr	r1, [r1, #4]
 800596a:	0849      	lsrs	r1, r1, #1
 800596c:	2000      	movs	r0, #0
 800596e:	460c      	mov	r4, r1
 8005970:	4605      	mov	r5, r0
 8005972:	eb12 0804 	adds.w	r8, r2, r4
 8005976:	eb43 0905 	adc.w	r9, r3, r5
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	469a      	mov	sl, r3
 8005982:	4693      	mov	fp, r2
 8005984:	4652      	mov	r2, sl
 8005986:	465b      	mov	r3, fp
 8005988:	4640      	mov	r0, r8
 800598a:	4649      	mov	r1, r9
 800598c:	f7fb f91e 	bl	8000bcc <__aeabi_uldivmod>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	4613      	mov	r3, r2
 8005996:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800599e:	d308      	bcc.n	80059b2 <UART_SetConfig+0x3d2>
 80059a0:	6a3b      	ldr	r3, [r7, #32]
 80059a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059a6:	d204      	bcs.n	80059b2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a3a      	ldr	r2, [r7, #32]
 80059ae:	60da      	str	r2, [r3, #12]
 80059b0:	e0c8      	b.n	8005b44 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80059b8:	e0c4      	b.n	8005b44 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c2:	d167      	bne.n	8005a94 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80059c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d828      	bhi.n	8005a1e <UART_SetConfig+0x43e>
 80059cc:	a201      	add	r2, pc, #4	; (adr r2, 80059d4 <UART_SetConfig+0x3f4>)
 80059ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d2:	bf00      	nop
 80059d4:	080059f9 	.word	0x080059f9
 80059d8:	08005a01 	.word	0x08005a01
 80059dc:	08005a09 	.word	0x08005a09
 80059e0:	08005a1f 	.word	0x08005a1f
 80059e4:	08005a0f 	.word	0x08005a0f
 80059e8:	08005a1f 	.word	0x08005a1f
 80059ec:	08005a1f 	.word	0x08005a1f
 80059f0:	08005a1f 	.word	0x08005a1f
 80059f4:	08005a17 	.word	0x08005a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059f8:	f7fe fa1a 	bl	8003e30 <HAL_RCC_GetPCLK1Freq>
 80059fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059fe:	e014      	b.n	8005a2a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a00:	f7fe fa2c 	bl	8003e5c <HAL_RCC_GetPCLK2Freq>
 8005a04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a06:	e010      	b.n	8005a2a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a08:	4b5a      	ldr	r3, [pc, #360]	; (8005b74 <UART_SetConfig+0x594>)
 8005a0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a0c:	e00d      	b.n	8005a2a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a0e:	f7fe f9a1 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8005a12:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a14:	e009      	b.n	8005a2a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a1c:	e005      	b.n	8005a2a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 8089 	beq.w	8005b44 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	4a4e      	ldr	r2, [pc, #312]	; (8005b70 <UART_SetConfig+0x590>)
 8005a38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a40:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a44:	005a      	lsls	r2, r3, #1
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	085b      	lsrs	r3, r3, #1
 8005a4c:	441a      	add	r2, r3
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a56:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	2b0f      	cmp	r3, #15
 8005a5c:	d916      	bls.n	8005a8c <UART_SetConfig+0x4ac>
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a64:	d212      	bcs.n	8005a8c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	f023 030f 	bic.w	r3, r3, #15
 8005a6e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	085b      	lsrs	r3, r3, #1
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	8bfb      	ldrh	r3, [r7, #30]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	8bfa      	ldrh	r2, [r7, #30]
 8005a88:	60da      	str	r2, [r3, #12]
 8005a8a:	e05b      	b.n	8005b44 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a92:	e057      	b.n	8005b44 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a98:	2b08      	cmp	r3, #8
 8005a9a:	d828      	bhi.n	8005aee <UART_SetConfig+0x50e>
 8005a9c:	a201      	add	r2, pc, #4	; (adr r2, 8005aa4 <UART_SetConfig+0x4c4>)
 8005a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa2:	bf00      	nop
 8005aa4:	08005ac9 	.word	0x08005ac9
 8005aa8:	08005ad1 	.word	0x08005ad1
 8005aac:	08005ad9 	.word	0x08005ad9
 8005ab0:	08005aef 	.word	0x08005aef
 8005ab4:	08005adf 	.word	0x08005adf
 8005ab8:	08005aef 	.word	0x08005aef
 8005abc:	08005aef 	.word	0x08005aef
 8005ac0:	08005aef 	.word	0x08005aef
 8005ac4:	08005ae7 	.word	0x08005ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ac8:	f7fe f9b2 	bl	8003e30 <HAL_RCC_GetPCLK1Freq>
 8005acc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ace:	e014      	b.n	8005afa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ad0:	f7fe f9c4 	bl	8003e5c <HAL_RCC_GetPCLK2Freq>
 8005ad4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ad6:	e010      	b.n	8005afa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ad8:	4b26      	ldr	r3, [pc, #152]	; (8005b74 <UART_SetConfig+0x594>)
 8005ada:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005adc:	e00d      	b.n	8005afa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ade:	f7fe f939 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8005ae2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ae4:	e009      	b.n	8005afa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005aec:	e005      	b.n	8005afa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005af8:	bf00      	nop
    }

    if (pclk != 0U)
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d021      	beq.n	8005b44 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	4a1a      	ldr	r2, [pc, #104]	; (8005b70 <UART_SetConfig+0x590>)
 8005b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	085b      	lsrs	r3, r3, #1
 8005b18:	441a      	add	r2, r3
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b22:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	2b0f      	cmp	r3, #15
 8005b28:	d909      	bls.n	8005b3e <UART_SetConfig+0x55e>
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b30:	d205      	bcs.n	8005b3e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	60da      	str	r2, [r3, #12]
 8005b3c:	e002      	b.n	8005b44 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2200      	movs	r2, #0
 8005b58:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005b60:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3730      	adds	r7, #48	; 0x30
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b6e:	bf00      	nop
 8005b70:	08006a8c 	.word	0x08006a8c
 8005b74:	00f42400 	.word	0x00f42400

08005b78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00a      	beq.n	8005ba2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba6:	f003 0302 	and.w	r3, r3, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00a      	beq.n	8005bc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc8:	f003 0304 	and.w	r3, r3, #4
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00a      	beq.n	8005be6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bea:	f003 0308 	and.w	r3, r3, #8
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	430a      	orrs	r2, r1
 8005c06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c0c:	f003 0310 	and.w	r3, r3, #16
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00a      	beq.n	8005c2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c2e:	f003 0320 	and.w	r3, r3, #32
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00a      	beq.n	8005c4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01a      	beq.n	8005c8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c76:	d10a      	bne.n	8005c8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	605a      	str	r2, [r3, #4]
  }
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af02      	add	r7, sp, #8
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ccc:	f7fb ff28 	bl	8001b20 <HAL_GetTick>
 8005cd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0308 	and.w	r3, r3, #8
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d10e      	bne.n	8005cfe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f82f 	bl	8005d52 <UART_WaitOnFlagUntilTimeout>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d001      	beq.n	8005cfe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e025      	b.n	8005d4a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0304 	and.w	r3, r3, #4
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d10e      	bne.n	8005d2a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f819 	bl	8005d52 <UART_WaitOnFlagUntilTimeout>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e00f      	b.n	8005d4a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b09c      	sub	sp, #112	; 0x70
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	60f8      	str	r0, [r7, #12]
 8005d5a:	60b9      	str	r1, [r7, #8]
 8005d5c:	603b      	str	r3, [r7, #0]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d62:	e0a9      	b.n	8005eb8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d6a:	f000 80a5 	beq.w	8005eb8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d6e:	f7fb fed7 	bl	8001b20 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d302      	bcc.n	8005d84 <UART_WaitOnFlagUntilTimeout+0x32>
 8005d7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d140      	bne.n	8005e06 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005d92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d98:	667b      	str	r3, [r7, #100]	; 0x64
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005da2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005da4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005da8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005db0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e6      	bne.n	8005d84 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3308      	adds	r3, #8
 8005dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	663b      	str	r3, [r7, #96]	; 0x60
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3308      	adds	r3, #8
 8005dd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005dd6:	64ba      	str	r2, [r7, #72]	; 0x48
 8005dd8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005ddc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005de4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e5      	bne.n	8005db6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2220      	movs	r2, #32
 8005dee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e069      	b.n	8005eda <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d051      	beq.n	8005eb8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e22:	d149      	bne.n	8005eb8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e2c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e36:	e853 3f00 	ldrex	r3, [r3]
 8005e3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e4c:	637b      	str	r3, [r7, #52]	; 0x34
 8005e4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e54:	e841 2300 	strex	r3, r2, [r1]
 8005e58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1e6      	bne.n	8005e2e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3308      	adds	r3, #8
 8005e66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	e853 3f00 	ldrex	r3, [r3]
 8005e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f023 0301 	bic.w	r3, r3, #1
 8005e76:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	3308      	adds	r3, #8
 8005e7e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e80:	623a      	str	r2, [r7, #32]
 8005e82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e84:	69f9      	ldr	r1, [r7, #28]
 8005e86:	6a3a      	ldr	r2, [r7, #32]
 8005e88:	e841 2300 	strex	r3, r2, [r1]
 8005e8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1e5      	bne.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2220      	movs	r2, #32
 8005e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e010      	b.n	8005eda <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	69da      	ldr	r2, [r3, #28]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2301      	moveq	r3, #1
 8005eca:	2300      	movne	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	461a      	mov	r2, r3
 8005ed0:	79fb      	ldrb	r3, [r7, #7]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	f43f af46 	beq.w	8005d64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3770      	adds	r7, #112	; 0x70
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b085      	sub	sp, #20
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_UARTEx_DisableFifoMode+0x16>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e027      	b.n	8005f48 <HAL_UARTEx_DisableFifoMode+0x66>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2224      	movs	r2, #36	; 0x24
 8005f04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0201 	bic.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005f26:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e02d      	b.n	8005fc8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2224      	movs	r2, #36	; 0x24
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0201 	bic.w	r2, r2, #1
 8005f92:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 f84f 	bl	800604c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e02d      	b.n	8006044 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2224      	movs	r2, #36	; 0x24
 8005ff4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f022 0201 	bic.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	430a      	orrs	r2, r1
 8006022:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f811 	bl	800604c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2220      	movs	r2, #32
 8006036:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006058:	2b00      	cmp	r3, #0
 800605a:	d108      	bne.n	800606e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800606c:	e031      	b.n	80060d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800606e:	2308      	movs	r3, #8
 8006070:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006072:	2308      	movs	r3, #8
 8006074:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	0e5b      	lsrs	r3, r3, #25
 800607e:	b2db      	uxtb	r3, r3
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	0f5b      	lsrs	r3, r3, #29
 800608e:	b2db      	uxtb	r3, r3
 8006090:	f003 0307 	and.w	r3, r3, #7
 8006094:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006096:	7bbb      	ldrb	r3, [r7, #14]
 8006098:	7b3a      	ldrb	r2, [r7, #12]
 800609a:	4911      	ldr	r1, [pc, #68]	; (80060e0 <UARTEx_SetNbDataToProcess+0x94>)
 800609c:	5c8a      	ldrb	r2, [r1, r2]
 800609e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80060a2:	7b3a      	ldrb	r2, [r7, #12]
 80060a4:	490f      	ldr	r1, [pc, #60]	; (80060e4 <UARTEx_SetNbDataToProcess+0x98>)
 80060a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80060a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	7b7a      	ldrb	r2, [r7, #13]
 80060b8:	4909      	ldr	r1, [pc, #36]	; (80060e0 <UARTEx_SetNbDataToProcess+0x94>)
 80060ba:	5c8a      	ldrb	r2, [r1, r2]
 80060bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80060c0:	7b7a      	ldrb	r2, [r7, #13]
 80060c2:	4908      	ldr	r1, [pc, #32]	; (80060e4 <UARTEx_SetNbDataToProcess+0x98>)
 80060c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80060d2:	bf00      	nop
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	08006aa4 	.word	0x08006aa4
 80060e4:	08006aac 	.word	0x08006aac

080060e8 <__errno>:
 80060e8:	4b01      	ldr	r3, [pc, #4]	; (80060f0 <__errno+0x8>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	2000000c 	.word	0x2000000c

080060f4 <__libc_init_array>:
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	4d0d      	ldr	r5, [pc, #52]	; (800612c <__libc_init_array+0x38>)
 80060f8:	4c0d      	ldr	r4, [pc, #52]	; (8006130 <__libc_init_array+0x3c>)
 80060fa:	1b64      	subs	r4, r4, r5
 80060fc:	10a4      	asrs	r4, r4, #2
 80060fe:	2600      	movs	r6, #0
 8006100:	42a6      	cmp	r6, r4
 8006102:	d109      	bne.n	8006118 <__libc_init_array+0x24>
 8006104:	4d0b      	ldr	r5, [pc, #44]	; (8006134 <__libc_init_array+0x40>)
 8006106:	4c0c      	ldr	r4, [pc, #48]	; (8006138 <__libc_init_array+0x44>)
 8006108:	f000 fc9c 	bl	8006a44 <_init>
 800610c:	1b64      	subs	r4, r4, r5
 800610e:	10a4      	asrs	r4, r4, #2
 8006110:	2600      	movs	r6, #0
 8006112:	42a6      	cmp	r6, r4
 8006114:	d105      	bne.n	8006122 <__libc_init_array+0x2e>
 8006116:	bd70      	pop	{r4, r5, r6, pc}
 8006118:	f855 3b04 	ldr.w	r3, [r5], #4
 800611c:	4798      	blx	r3
 800611e:	3601      	adds	r6, #1
 8006120:	e7ee      	b.n	8006100 <__libc_init_array+0xc>
 8006122:	f855 3b04 	ldr.w	r3, [r5], #4
 8006126:	4798      	blx	r3
 8006128:	3601      	adds	r6, #1
 800612a:	e7f2      	b.n	8006112 <__libc_init_array+0x1e>
 800612c:	08006af0 	.word	0x08006af0
 8006130:	08006af0 	.word	0x08006af0
 8006134:	08006af0 	.word	0x08006af0
 8006138:	08006af4 	.word	0x08006af4

0800613c <memset>:
 800613c:	4402      	add	r2, r0
 800613e:	4603      	mov	r3, r0
 8006140:	4293      	cmp	r3, r2
 8006142:	d100      	bne.n	8006146 <memset+0xa>
 8006144:	4770      	bx	lr
 8006146:	f803 1b01 	strb.w	r1, [r3], #1
 800614a:	e7f9      	b.n	8006140 <memset+0x4>

0800614c <siprintf>:
 800614c:	b40e      	push	{r1, r2, r3}
 800614e:	b500      	push	{lr}
 8006150:	b09c      	sub	sp, #112	; 0x70
 8006152:	ab1d      	add	r3, sp, #116	; 0x74
 8006154:	9002      	str	r0, [sp, #8]
 8006156:	9006      	str	r0, [sp, #24]
 8006158:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800615c:	4809      	ldr	r0, [pc, #36]	; (8006184 <siprintf+0x38>)
 800615e:	9107      	str	r1, [sp, #28]
 8006160:	9104      	str	r1, [sp, #16]
 8006162:	4909      	ldr	r1, [pc, #36]	; (8006188 <siprintf+0x3c>)
 8006164:	f853 2b04 	ldr.w	r2, [r3], #4
 8006168:	9105      	str	r1, [sp, #20]
 800616a:	6800      	ldr	r0, [r0, #0]
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	a902      	add	r1, sp, #8
 8006170:	f000 f876 	bl	8006260 <_svfiprintf_r>
 8006174:	9b02      	ldr	r3, [sp, #8]
 8006176:	2200      	movs	r2, #0
 8006178:	701a      	strb	r2, [r3, #0]
 800617a:	b01c      	add	sp, #112	; 0x70
 800617c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006180:	b003      	add	sp, #12
 8006182:	4770      	bx	lr
 8006184:	2000000c 	.word	0x2000000c
 8006188:	ffff0208 	.word	0xffff0208

0800618c <strcat>:
 800618c:	b510      	push	{r4, lr}
 800618e:	4602      	mov	r2, r0
 8006190:	7814      	ldrb	r4, [r2, #0]
 8006192:	4613      	mov	r3, r2
 8006194:	3201      	adds	r2, #1
 8006196:	2c00      	cmp	r4, #0
 8006198:	d1fa      	bne.n	8006190 <strcat+0x4>
 800619a:	3b01      	subs	r3, #1
 800619c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061a0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061a4:	2a00      	cmp	r2, #0
 80061a6:	d1f9      	bne.n	800619c <strcat+0x10>
 80061a8:	bd10      	pop	{r4, pc}

080061aa <__ssputs_r>:
 80061aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061ae:	688e      	ldr	r6, [r1, #8]
 80061b0:	429e      	cmp	r6, r3
 80061b2:	4682      	mov	sl, r0
 80061b4:	460c      	mov	r4, r1
 80061b6:	4690      	mov	r8, r2
 80061b8:	461f      	mov	r7, r3
 80061ba:	d838      	bhi.n	800622e <__ssputs_r+0x84>
 80061bc:	898a      	ldrh	r2, [r1, #12]
 80061be:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061c2:	d032      	beq.n	800622a <__ssputs_r+0x80>
 80061c4:	6825      	ldr	r5, [r4, #0]
 80061c6:	6909      	ldr	r1, [r1, #16]
 80061c8:	eba5 0901 	sub.w	r9, r5, r1
 80061cc:	6965      	ldr	r5, [r4, #20]
 80061ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061d6:	3301      	adds	r3, #1
 80061d8:	444b      	add	r3, r9
 80061da:	106d      	asrs	r5, r5, #1
 80061dc:	429d      	cmp	r5, r3
 80061de:	bf38      	it	cc
 80061e0:	461d      	movcc	r5, r3
 80061e2:	0553      	lsls	r3, r2, #21
 80061e4:	d531      	bpl.n	800624a <__ssputs_r+0xa0>
 80061e6:	4629      	mov	r1, r5
 80061e8:	f000 fb62 	bl	80068b0 <_malloc_r>
 80061ec:	4606      	mov	r6, r0
 80061ee:	b950      	cbnz	r0, 8006206 <__ssputs_r+0x5c>
 80061f0:	230c      	movs	r3, #12
 80061f2:	f8ca 3000 	str.w	r3, [sl]
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006206:	6921      	ldr	r1, [r4, #16]
 8006208:	464a      	mov	r2, r9
 800620a:	f000 fabd 	bl	8006788 <memcpy>
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	6126      	str	r6, [r4, #16]
 800621c:	6165      	str	r5, [r4, #20]
 800621e:	444e      	add	r6, r9
 8006220:	eba5 0509 	sub.w	r5, r5, r9
 8006224:	6026      	str	r6, [r4, #0]
 8006226:	60a5      	str	r5, [r4, #8]
 8006228:	463e      	mov	r6, r7
 800622a:	42be      	cmp	r6, r7
 800622c:	d900      	bls.n	8006230 <__ssputs_r+0x86>
 800622e:	463e      	mov	r6, r7
 8006230:	6820      	ldr	r0, [r4, #0]
 8006232:	4632      	mov	r2, r6
 8006234:	4641      	mov	r1, r8
 8006236:	f000 fab5 	bl	80067a4 <memmove>
 800623a:	68a3      	ldr	r3, [r4, #8]
 800623c:	1b9b      	subs	r3, r3, r6
 800623e:	60a3      	str	r3, [r4, #8]
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	4433      	add	r3, r6
 8006244:	6023      	str	r3, [r4, #0]
 8006246:	2000      	movs	r0, #0
 8006248:	e7db      	b.n	8006202 <__ssputs_r+0x58>
 800624a:	462a      	mov	r2, r5
 800624c:	f000 fba4 	bl	8006998 <_realloc_r>
 8006250:	4606      	mov	r6, r0
 8006252:	2800      	cmp	r0, #0
 8006254:	d1e1      	bne.n	800621a <__ssputs_r+0x70>
 8006256:	6921      	ldr	r1, [r4, #16]
 8006258:	4650      	mov	r0, sl
 800625a:	f000 fabd 	bl	80067d8 <_free_r>
 800625e:	e7c7      	b.n	80061f0 <__ssputs_r+0x46>

08006260 <_svfiprintf_r>:
 8006260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	4698      	mov	r8, r3
 8006266:	898b      	ldrh	r3, [r1, #12]
 8006268:	061b      	lsls	r3, r3, #24
 800626a:	b09d      	sub	sp, #116	; 0x74
 800626c:	4607      	mov	r7, r0
 800626e:	460d      	mov	r5, r1
 8006270:	4614      	mov	r4, r2
 8006272:	d50e      	bpl.n	8006292 <_svfiprintf_r+0x32>
 8006274:	690b      	ldr	r3, [r1, #16]
 8006276:	b963      	cbnz	r3, 8006292 <_svfiprintf_r+0x32>
 8006278:	2140      	movs	r1, #64	; 0x40
 800627a:	f000 fb19 	bl	80068b0 <_malloc_r>
 800627e:	6028      	str	r0, [r5, #0]
 8006280:	6128      	str	r0, [r5, #16]
 8006282:	b920      	cbnz	r0, 800628e <_svfiprintf_r+0x2e>
 8006284:	230c      	movs	r3, #12
 8006286:	603b      	str	r3, [r7, #0]
 8006288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800628c:	e0d1      	b.n	8006432 <_svfiprintf_r+0x1d2>
 800628e:	2340      	movs	r3, #64	; 0x40
 8006290:	616b      	str	r3, [r5, #20]
 8006292:	2300      	movs	r3, #0
 8006294:	9309      	str	r3, [sp, #36]	; 0x24
 8006296:	2320      	movs	r3, #32
 8006298:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800629c:	f8cd 800c 	str.w	r8, [sp, #12]
 80062a0:	2330      	movs	r3, #48	; 0x30
 80062a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800644c <_svfiprintf_r+0x1ec>
 80062a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062aa:	f04f 0901 	mov.w	r9, #1
 80062ae:	4623      	mov	r3, r4
 80062b0:	469a      	mov	sl, r3
 80062b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062b6:	b10a      	cbz	r2, 80062bc <_svfiprintf_r+0x5c>
 80062b8:	2a25      	cmp	r2, #37	; 0x25
 80062ba:	d1f9      	bne.n	80062b0 <_svfiprintf_r+0x50>
 80062bc:	ebba 0b04 	subs.w	fp, sl, r4
 80062c0:	d00b      	beq.n	80062da <_svfiprintf_r+0x7a>
 80062c2:	465b      	mov	r3, fp
 80062c4:	4622      	mov	r2, r4
 80062c6:	4629      	mov	r1, r5
 80062c8:	4638      	mov	r0, r7
 80062ca:	f7ff ff6e 	bl	80061aa <__ssputs_r>
 80062ce:	3001      	adds	r0, #1
 80062d0:	f000 80aa 	beq.w	8006428 <_svfiprintf_r+0x1c8>
 80062d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062d6:	445a      	add	r2, fp
 80062d8:	9209      	str	r2, [sp, #36]	; 0x24
 80062da:	f89a 3000 	ldrb.w	r3, [sl]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80a2 	beq.w	8006428 <_svfiprintf_r+0x1c8>
 80062e4:	2300      	movs	r3, #0
 80062e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062ee:	f10a 0a01 	add.w	sl, sl, #1
 80062f2:	9304      	str	r3, [sp, #16]
 80062f4:	9307      	str	r3, [sp, #28]
 80062f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062fa:	931a      	str	r3, [sp, #104]	; 0x68
 80062fc:	4654      	mov	r4, sl
 80062fe:	2205      	movs	r2, #5
 8006300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006304:	4851      	ldr	r0, [pc, #324]	; (800644c <_svfiprintf_r+0x1ec>)
 8006306:	f7f9 ff93 	bl	8000230 <memchr>
 800630a:	9a04      	ldr	r2, [sp, #16]
 800630c:	b9d8      	cbnz	r0, 8006346 <_svfiprintf_r+0xe6>
 800630e:	06d0      	lsls	r0, r2, #27
 8006310:	bf44      	itt	mi
 8006312:	2320      	movmi	r3, #32
 8006314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006318:	0711      	lsls	r1, r2, #28
 800631a:	bf44      	itt	mi
 800631c:	232b      	movmi	r3, #43	; 0x2b
 800631e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006322:	f89a 3000 	ldrb.w	r3, [sl]
 8006326:	2b2a      	cmp	r3, #42	; 0x2a
 8006328:	d015      	beq.n	8006356 <_svfiprintf_r+0xf6>
 800632a:	9a07      	ldr	r2, [sp, #28]
 800632c:	4654      	mov	r4, sl
 800632e:	2000      	movs	r0, #0
 8006330:	f04f 0c0a 	mov.w	ip, #10
 8006334:	4621      	mov	r1, r4
 8006336:	f811 3b01 	ldrb.w	r3, [r1], #1
 800633a:	3b30      	subs	r3, #48	; 0x30
 800633c:	2b09      	cmp	r3, #9
 800633e:	d94e      	bls.n	80063de <_svfiprintf_r+0x17e>
 8006340:	b1b0      	cbz	r0, 8006370 <_svfiprintf_r+0x110>
 8006342:	9207      	str	r2, [sp, #28]
 8006344:	e014      	b.n	8006370 <_svfiprintf_r+0x110>
 8006346:	eba0 0308 	sub.w	r3, r0, r8
 800634a:	fa09 f303 	lsl.w	r3, r9, r3
 800634e:	4313      	orrs	r3, r2
 8006350:	9304      	str	r3, [sp, #16]
 8006352:	46a2      	mov	sl, r4
 8006354:	e7d2      	b.n	80062fc <_svfiprintf_r+0x9c>
 8006356:	9b03      	ldr	r3, [sp, #12]
 8006358:	1d19      	adds	r1, r3, #4
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	9103      	str	r1, [sp, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	bfbb      	ittet	lt
 8006362:	425b      	neglt	r3, r3
 8006364:	f042 0202 	orrlt.w	r2, r2, #2
 8006368:	9307      	strge	r3, [sp, #28]
 800636a:	9307      	strlt	r3, [sp, #28]
 800636c:	bfb8      	it	lt
 800636e:	9204      	strlt	r2, [sp, #16]
 8006370:	7823      	ldrb	r3, [r4, #0]
 8006372:	2b2e      	cmp	r3, #46	; 0x2e
 8006374:	d10c      	bne.n	8006390 <_svfiprintf_r+0x130>
 8006376:	7863      	ldrb	r3, [r4, #1]
 8006378:	2b2a      	cmp	r3, #42	; 0x2a
 800637a:	d135      	bne.n	80063e8 <_svfiprintf_r+0x188>
 800637c:	9b03      	ldr	r3, [sp, #12]
 800637e:	1d1a      	adds	r2, r3, #4
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	9203      	str	r2, [sp, #12]
 8006384:	2b00      	cmp	r3, #0
 8006386:	bfb8      	it	lt
 8006388:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800638c:	3402      	adds	r4, #2
 800638e:	9305      	str	r3, [sp, #20]
 8006390:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800645c <_svfiprintf_r+0x1fc>
 8006394:	7821      	ldrb	r1, [r4, #0]
 8006396:	2203      	movs	r2, #3
 8006398:	4650      	mov	r0, sl
 800639a:	f7f9 ff49 	bl	8000230 <memchr>
 800639e:	b140      	cbz	r0, 80063b2 <_svfiprintf_r+0x152>
 80063a0:	2340      	movs	r3, #64	; 0x40
 80063a2:	eba0 000a 	sub.w	r0, r0, sl
 80063a6:	fa03 f000 	lsl.w	r0, r3, r0
 80063aa:	9b04      	ldr	r3, [sp, #16]
 80063ac:	4303      	orrs	r3, r0
 80063ae:	3401      	adds	r4, #1
 80063b0:	9304      	str	r3, [sp, #16]
 80063b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063b6:	4826      	ldr	r0, [pc, #152]	; (8006450 <_svfiprintf_r+0x1f0>)
 80063b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063bc:	2206      	movs	r2, #6
 80063be:	f7f9 ff37 	bl	8000230 <memchr>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d038      	beq.n	8006438 <_svfiprintf_r+0x1d8>
 80063c6:	4b23      	ldr	r3, [pc, #140]	; (8006454 <_svfiprintf_r+0x1f4>)
 80063c8:	bb1b      	cbnz	r3, 8006412 <_svfiprintf_r+0x1b2>
 80063ca:	9b03      	ldr	r3, [sp, #12]
 80063cc:	3307      	adds	r3, #7
 80063ce:	f023 0307 	bic.w	r3, r3, #7
 80063d2:	3308      	adds	r3, #8
 80063d4:	9303      	str	r3, [sp, #12]
 80063d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d8:	4433      	add	r3, r6
 80063da:	9309      	str	r3, [sp, #36]	; 0x24
 80063dc:	e767      	b.n	80062ae <_svfiprintf_r+0x4e>
 80063de:	fb0c 3202 	mla	r2, ip, r2, r3
 80063e2:	460c      	mov	r4, r1
 80063e4:	2001      	movs	r0, #1
 80063e6:	e7a5      	b.n	8006334 <_svfiprintf_r+0xd4>
 80063e8:	2300      	movs	r3, #0
 80063ea:	3401      	adds	r4, #1
 80063ec:	9305      	str	r3, [sp, #20]
 80063ee:	4619      	mov	r1, r3
 80063f0:	f04f 0c0a 	mov.w	ip, #10
 80063f4:	4620      	mov	r0, r4
 80063f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063fa:	3a30      	subs	r2, #48	; 0x30
 80063fc:	2a09      	cmp	r2, #9
 80063fe:	d903      	bls.n	8006408 <_svfiprintf_r+0x1a8>
 8006400:	2b00      	cmp	r3, #0
 8006402:	d0c5      	beq.n	8006390 <_svfiprintf_r+0x130>
 8006404:	9105      	str	r1, [sp, #20]
 8006406:	e7c3      	b.n	8006390 <_svfiprintf_r+0x130>
 8006408:	fb0c 2101 	mla	r1, ip, r1, r2
 800640c:	4604      	mov	r4, r0
 800640e:	2301      	movs	r3, #1
 8006410:	e7f0      	b.n	80063f4 <_svfiprintf_r+0x194>
 8006412:	ab03      	add	r3, sp, #12
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	462a      	mov	r2, r5
 8006418:	4b0f      	ldr	r3, [pc, #60]	; (8006458 <_svfiprintf_r+0x1f8>)
 800641a:	a904      	add	r1, sp, #16
 800641c:	4638      	mov	r0, r7
 800641e:	f3af 8000 	nop.w
 8006422:	1c42      	adds	r2, r0, #1
 8006424:	4606      	mov	r6, r0
 8006426:	d1d6      	bne.n	80063d6 <_svfiprintf_r+0x176>
 8006428:	89ab      	ldrh	r3, [r5, #12]
 800642a:	065b      	lsls	r3, r3, #25
 800642c:	f53f af2c 	bmi.w	8006288 <_svfiprintf_r+0x28>
 8006430:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006432:	b01d      	add	sp, #116	; 0x74
 8006434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006438:	ab03      	add	r3, sp, #12
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	462a      	mov	r2, r5
 800643e:	4b06      	ldr	r3, [pc, #24]	; (8006458 <_svfiprintf_r+0x1f8>)
 8006440:	a904      	add	r1, sp, #16
 8006442:	4638      	mov	r0, r7
 8006444:	f000 f87a 	bl	800653c <_printf_i>
 8006448:	e7eb      	b.n	8006422 <_svfiprintf_r+0x1c2>
 800644a:	bf00      	nop
 800644c:	08006ab4 	.word	0x08006ab4
 8006450:	08006abe 	.word	0x08006abe
 8006454:	00000000 	.word	0x00000000
 8006458:	080061ab 	.word	0x080061ab
 800645c:	08006aba 	.word	0x08006aba

08006460 <_printf_common>:
 8006460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006464:	4616      	mov	r6, r2
 8006466:	4699      	mov	r9, r3
 8006468:	688a      	ldr	r2, [r1, #8]
 800646a:	690b      	ldr	r3, [r1, #16]
 800646c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006470:	4293      	cmp	r3, r2
 8006472:	bfb8      	it	lt
 8006474:	4613      	movlt	r3, r2
 8006476:	6033      	str	r3, [r6, #0]
 8006478:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800647c:	4607      	mov	r7, r0
 800647e:	460c      	mov	r4, r1
 8006480:	b10a      	cbz	r2, 8006486 <_printf_common+0x26>
 8006482:	3301      	adds	r3, #1
 8006484:	6033      	str	r3, [r6, #0]
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	0699      	lsls	r1, r3, #26
 800648a:	bf42      	ittt	mi
 800648c:	6833      	ldrmi	r3, [r6, #0]
 800648e:	3302      	addmi	r3, #2
 8006490:	6033      	strmi	r3, [r6, #0]
 8006492:	6825      	ldr	r5, [r4, #0]
 8006494:	f015 0506 	ands.w	r5, r5, #6
 8006498:	d106      	bne.n	80064a8 <_printf_common+0x48>
 800649a:	f104 0a19 	add.w	sl, r4, #25
 800649e:	68e3      	ldr	r3, [r4, #12]
 80064a0:	6832      	ldr	r2, [r6, #0]
 80064a2:	1a9b      	subs	r3, r3, r2
 80064a4:	42ab      	cmp	r3, r5
 80064a6:	dc26      	bgt.n	80064f6 <_printf_common+0x96>
 80064a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064ac:	1e13      	subs	r3, r2, #0
 80064ae:	6822      	ldr	r2, [r4, #0]
 80064b0:	bf18      	it	ne
 80064b2:	2301      	movne	r3, #1
 80064b4:	0692      	lsls	r2, r2, #26
 80064b6:	d42b      	bmi.n	8006510 <_printf_common+0xb0>
 80064b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064bc:	4649      	mov	r1, r9
 80064be:	4638      	mov	r0, r7
 80064c0:	47c0      	blx	r8
 80064c2:	3001      	adds	r0, #1
 80064c4:	d01e      	beq.n	8006504 <_printf_common+0xa4>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	68e5      	ldr	r5, [r4, #12]
 80064ca:	6832      	ldr	r2, [r6, #0]
 80064cc:	f003 0306 	and.w	r3, r3, #6
 80064d0:	2b04      	cmp	r3, #4
 80064d2:	bf08      	it	eq
 80064d4:	1aad      	subeq	r5, r5, r2
 80064d6:	68a3      	ldr	r3, [r4, #8]
 80064d8:	6922      	ldr	r2, [r4, #16]
 80064da:	bf0c      	ite	eq
 80064dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064e0:	2500      	movne	r5, #0
 80064e2:	4293      	cmp	r3, r2
 80064e4:	bfc4      	itt	gt
 80064e6:	1a9b      	subgt	r3, r3, r2
 80064e8:	18ed      	addgt	r5, r5, r3
 80064ea:	2600      	movs	r6, #0
 80064ec:	341a      	adds	r4, #26
 80064ee:	42b5      	cmp	r5, r6
 80064f0:	d11a      	bne.n	8006528 <_printf_common+0xc8>
 80064f2:	2000      	movs	r0, #0
 80064f4:	e008      	b.n	8006508 <_printf_common+0xa8>
 80064f6:	2301      	movs	r3, #1
 80064f8:	4652      	mov	r2, sl
 80064fa:	4649      	mov	r1, r9
 80064fc:	4638      	mov	r0, r7
 80064fe:	47c0      	blx	r8
 8006500:	3001      	adds	r0, #1
 8006502:	d103      	bne.n	800650c <_printf_common+0xac>
 8006504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650c:	3501      	adds	r5, #1
 800650e:	e7c6      	b.n	800649e <_printf_common+0x3e>
 8006510:	18e1      	adds	r1, r4, r3
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	2030      	movs	r0, #48	; 0x30
 8006516:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800651a:	4422      	add	r2, r4
 800651c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006520:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006524:	3302      	adds	r3, #2
 8006526:	e7c7      	b.n	80064b8 <_printf_common+0x58>
 8006528:	2301      	movs	r3, #1
 800652a:	4622      	mov	r2, r4
 800652c:	4649      	mov	r1, r9
 800652e:	4638      	mov	r0, r7
 8006530:	47c0      	blx	r8
 8006532:	3001      	adds	r0, #1
 8006534:	d0e6      	beq.n	8006504 <_printf_common+0xa4>
 8006536:	3601      	adds	r6, #1
 8006538:	e7d9      	b.n	80064ee <_printf_common+0x8e>
	...

0800653c <_printf_i>:
 800653c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006540:	7e0f      	ldrb	r7, [r1, #24]
 8006542:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006544:	2f78      	cmp	r7, #120	; 0x78
 8006546:	4691      	mov	r9, r2
 8006548:	4680      	mov	r8, r0
 800654a:	460c      	mov	r4, r1
 800654c:	469a      	mov	sl, r3
 800654e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006552:	d807      	bhi.n	8006564 <_printf_i+0x28>
 8006554:	2f62      	cmp	r7, #98	; 0x62
 8006556:	d80a      	bhi.n	800656e <_printf_i+0x32>
 8006558:	2f00      	cmp	r7, #0
 800655a:	f000 80d8 	beq.w	800670e <_printf_i+0x1d2>
 800655e:	2f58      	cmp	r7, #88	; 0x58
 8006560:	f000 80a3 	beq.w	80066aa <_printf_i+0x16e>
 8006564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006568:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800656c:	e03a      	b.n	80065e4 <_printf_i+0xa8>
 800656e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006572:	2b15      	cmp	r3, #21
 8006574:	d8f6      	bhi.n	8006564 <_printf_i+0x28>
 8006576:	a101      	add	r1, pc, #4	; (adr r1, 800657c <_printf_i+0x40>)
 8006578:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800657c:	080065d5 	.word	0x080065d5
 8006580:	080065e9 	.word	0x080065e9
 8006584:	08006565 	.word	0x08006565
 8006588:	08006565 	.word	0x08006565
 800658c:	08006565 	.word	0x08006565
 8006590:	08006565 	.word	0x08006565
 8006594:	080065e9 	.word	0x080065e9
 8006598:	08006565 	.word	0x08006565
 800659c:	08006565 	.word	0x08006565
 80065a0:	08006565 	.word	0x08006565
 80065a4:	08006565 	.word	0x08006565
 80065a8:	080066f5 	.word	0x080066f5
 80065ac:	08006619 	.word	0x08006619
 80065b0:	080066d7 	.word	0x080066d7
 80065b4:	08006565 	.word	0x08006565
 80065b8:	08006565 	.word	0x08006565
 80065bc:	08006717 	.word	0x08006717
 80065c0:	08006565 	.word	0x08006565
 80065c4:	08006619 	.word	0x08006619
 80065c8:	08006565 	.word	0x08006565
 80065cc:	08006565 	.word	0x08006565
 80065d0:	080066df 	.word	0x080066df
 80065d4:	682b      	ldr	r3, [r5, #0]
 80065d6:	1d1a      	adds	r2, r3, #4
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	602a      	str	r2, [r5, #0]
 80065dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065e4:	2301      	movs	r3, #1
 80065e6:	e0a3      	b.n	8006730 <_printf_i+0x1f4>
 80065e8:	6820      	ldr	r0, [r4, #0]
 80065ea:	6829      	ldr	r1, [r5, #0]
 80065ec:	0606      	lsls	r6, r0, #24
 80065ee:	f101 0304 	add.w	r3, r1, #4
 80065f2:	d50a      	bpl.n	800660a <_printf_i+0xce>
 80065f4:	680e      	ldr	r6, [r1, #0]
 80065f6:	602b      	str	r3, [r5, #0]
 80065f8:	2e00      	cmp	r6, #0
 80065fa:	da03      	bge.n	8006604 <_printf_i+0xc8>
 80065fc:	232d      	movs	r3, #45	; 0x2d
 80065fe:	4276      	negs	r6, r6
 8006600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006604:	485e      	ldr	r0, [pc, #376]	; (8006780 <_printf_i+0x244>)
 8006606:	230a      	movs	r3, #10
 8006608:	e019      	b.n	800663e <_printf_i+0x102>
 800660a:	680e      	ldr	r6, [r1, #0]
 800660c:	602b      	str	r3, [r5, #0]
 800660e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006612:	bf18      	it	ne
 8006614:	b236      	sxthne	r6, r6
 8006616:	e7ef      	b.n	80065f8 <_printf_i+0xbc>
 8006618:	682b      	ldr	r3, [r5, #0]
 800661a:	6820      	ldr	r0, [r4, #0]
 800661c:	1d19      	adds	r1, r3, #4
 800661e:	6029      	str	r1, [r5, #0]
 8006620:	0601      	lsls	r1, r0, #24
 8006622:	d501      	bpl.n	8006628 <_printf_i+0xec>
 8006624:	681e      	ldr	r6, [r3, #0]
 8006626:	e002      	b.n	800662e <_printf_i+0xf2>
 8006628:	0646      	lsls	r6, r0, #25
 800662a:	d5fb      	bpl.n	8006624 <_printf_i+0xe8>
 800662c:	881e      	ldrh	r6, [r3, #0]
 800662e:	4854      	ldr	r0, [pc, #336]	; (8006780 <_printf_i+0x244>)
 8006630:	2f6f      	cmp	r7, #111	; 0x6f
 8006632:	bf0c      	ite	eq
 8006634:	2308      	moveq	r3, #8
 8006636:	230a      	movne	r3, #10
 8006638:	2100      	movs	r1, #0
 800663a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800663e:	6865      	ldr	r5, [r4, #4]
 8006640:	60a5      	str	r5, [r4, #8]
 8006642:	2d00      	cmp	r5, #0
 8006644:	bfa2      	ittt	ge
 8006646:	6821      	ldrge	r1, [r4, #0]
 8006648:	f021 0104 	bicge.w	r1, r1, #4
 800664c:	6021      	strge	r1, [r4, #0]
 800664e:	b90e      	cbnz	r6, 8006654 <_printf_i+0x118>
 8006650:	2d00      	cmp	r5, #0
 8006652:	d04d      	beq.n	80066f0 <_printf_i+0x1b4>
 8006654:	4615      	mov	r5, r2
 8006656:	fbb6 f1f3 	udiv	r1, r6, r3
 800665a:	fb03 6711 	mls	r7, r3, r1, r6
 800665e:	5dc7      	ldrb	r7, [r0, r7]
 8006660:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006664:	4637      	mov	r7, r6
 8006666:	42bb      	cmp	r3, r7
 8006668:	460e      	mov	r6, r1
 800666a:	d9f4      	bls.n	8006656 <_printf_i+0x11a>
 800666c:	2b08      	cmp	r3, #8
 800666e:	d10b      	bne.n	8006688 <_printf_i+0x14c>
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	07de      	lsls	r6, r3, #31
 8006674:	d508      	bpl.n	8006688 <_printf_i+0x14c>
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	6861      	ldr	r1, [r4, #4]
 800667a:	4299      	cmp	r1, r3
 800667c:	bfde      	ittt	le
 800667e:	2330      	movle	r3, #48	; 0x30
 8006680:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006684:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006688:	1b52      	subs	r2, r2, r5
 800668a:	6122      	str	r2, [r4, #16]
 800668c:	f8cd a000 	str.w	sl, [sp]
 8006690:	464b      	mov	r3, r9
 8006692:	aa03      	add	r2, sp, #12
 8006694:	4621      	mov	r1, r4
 8006696:	4640      	mov	r0, r8
 8006698:	f7ff fee2 	bl	8006460 <_printf_common>
 800669c:	3001      	adds	r0, #1
 800669e:	d14c      	bne.n	800673a <_printf_i+0x1fe>
 80066a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066a4:	b004      	add	sp, #16
 80066a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066aa:	4835      	ldr	r0, [pc, #212]	; (8006780 <_printf_i+0x244>)
 80066ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066b0:	6829      	ldr	r1, [r5, #0]
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80066b8:	6029      	str	r1, [r5, #0]
 80066ba:	061d      	lsls	r5, r3, #24
 80066bc:	d514      	bpl.n	80066e8 <_printf_i+0x1ac>
 80066be:	07df      	lsls	r7, r3, #31
 80066c0:	bf44      	itt	mi
 80066c2:	f043 0320 	orrmi.w	r3, r3, #32
 80066c6:	6023      	strmi	r3, [r4, #0]
 80066c8:	b91e      	cbnz	r6, 80066d2 <_printf_i+0x196>
 80066ca:	6823      	ldr	r3, [r4, #0]
 80066cc:	f023 0320 	bic.w	r3, r3, #32
 80066d0:	6023      	str	r3, [r4, #0]
 80066d2:	2310      	movs	r3, #16
 80066d4:	e7b0      	b.n	8006638 <_printf_i+0xfc>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	f043 0320 	orr.w	r3, r3, #32
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	2378      	movs	r3, #120	; 0x78
 80066e0:	4828      	ldr	r0, [pc, #160]	; (8006784 <_printf_i+0x248>)
 80066e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066e6:	e7e3      	b.n	80066b0 <_printf_i+0x174>
 80066e8:	0659      	lsls	r1, r3, #25
 80066ea:	bf48      	it	mi
 80066ec:	b2b6      	uxthmi	r6, r6
 80066ee:	e7e6      	b.n	80066be <_printf_i+0x182>
 80066f0:	4615      	mov	r5, r2
 80066f2:	e7bb      	b.n	800666c <_printf_i+0x130>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	6826      	ldr	r6, [r4, #0]
 80066f8:	6961      	ldr	r1, [r4, #20]
 80066fa:	1d18      	adds	r0, r3, #4
 80066fc:	6028      	str	r0, [r5, #0]
 80066fe:	0635      	lsls	r5, r6, #24
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	d501      	bpl.n	8006708 <_printf_i+0x1cc>
 8006704:	6019      	str	r1, [r3, #0]
 8006706:	e002      	b.n	800670e <_printf_i+0x1d2>
 8006708:	0670      	lsls	r0, r6, #25
 800670a:	d5fb      	bpl.n	8006704 <_printf_i+0x1c8>
 800670c:	8019      	strh	r1, [r3, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	6123      	str	r3, [r4, #16]
 8006712:	4615      	mov	r5, r2
 8006714:	e7ba      	b.n	800668c <_printf_i+0x150>
 8006716:	682b      	ldr	r3, [r5, #0]
 8006718:	1d1a      	adds	r2, r3, #4
 800671a:	602a      	str	r2, [r5, #0]
 800671c:	681d      	ldr	r5, [r3, #0]
 800671e:	6862      	ldr	r2, [r4, #4]
 8006720:	2100      	movs	r1, #0
 8006722:	4628      	mov	r0, r5
 8006724:	f7f9 fd84 	bl	8000230 <memchr>
 8006728:	b108      	cbz	r0, 800672e <_printf_i+0x1f2>
 800672a:	1b40      	subs	r0, r0, r5
 800672c:	6060      	str	r0, [r4, #4]
 800672e:	6863      	ldr	r3, [r4, #4]
 8006730:	6123      	str	r3, [r4, #16]
 8006732:	2300      	movs	r3, #0
 8006734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006738:	e7a8      	b.n	800668c <_printf_i+0x150>
 800673a:	6923      	ldr	r3, [r4, #16]
 800673c:	462a      	mov	r2, r5
 800673e:	4649      	mov	r1, r9
 8006740:	4640      	mov	r0, r8
 8006742:	47d0      	blx	sl
 8006744:	3001      	adds	r0, #1
 8006746:	d0ab      	beq.n	80066a0 <_printf_i+0x164>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	079b      	lsls	r3, r3, #30
 800674c:	d413      	bmi.n	8006776 <_printf_i+0x23a>
 800674e:	68e0      	ldr	r0, [r4, #12]
 8006750:	9b03      	ldr	r3, [sp, #12]
 8006752:	4298      	cmp	r0, r3
 8006754:	bfb8      	it	lt
 8006756:	4618      	movlt	r0, r3
 8006758:	e7a4      	b.n	80066a4 <_printf_i+0x168>
 800675a:	2301      	movs	r3, #1
 800675c:	4632      	mov	r2, r6
 800675e:	4649      	mov	r1, r9
 8006760:	4640      	mov	r0, r8
 8006762:	47d0      	blx	sl
 8006764:	3001      	adds	r0, #1
 8006766:	d09b      	beq.n	80066a0 <_printf_i+0x164>
 8006768:	3501      	adds	r5, #1
 800676a:	68e3      	ldr	r3, [r4, #12]
 800676c:	9903      	ldr	r1, [sp, #12]
 800676e:	1a5b      	subs	r3, r3, r1
 8006770:	42ab      	cmp	r3, r5
 8006772:	dcf2      	bgt.n	800675a <_printf_i+0x21e>
 8006774:	e7eb      	b.n	800674e <_printf_i+0x212>
 8006776:	2500      	movs	r5, #0
 8006778:	f104 0619 	add.w	r6, r4, #25
 800677c:	e7f5      	b.n	800676a <_printf_i+0x22e>
 800677e:	bf00      	nop
 8006780:	08006ac5 	.word	0x08006ac5
 8006784:	08006ad6 	.word	0x08006ad6

08006788 <memcpy>:
 8006788:	440a      	add	r2, r1
 800678a:	4291      	cmp	r1, r2
 800678c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006790:	d100      	bne.n	8006794 <memcpy+0xc>
 8006792:	4770      	bx	lr
 8006794:	b510      	push	{r4, lr}
 8006796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800679a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800679e:	4291      	cmp	r1, r2
 80067a0:	d1f9      	bne.n	8006796 <memcpy+0xe>
 80067a2:	bd10      	pop	{r4, pc}

080067a4 <memmove>:
 80067a4:	4288      	cmp	r0, r1
 80067a6:	b510      	push	{r4, lr}
 80067a8:	eb01 0402 	add.w	r4, r1, r2
 80067ac:	d902      	bls.n	80067b4 <memmove+0x10>
 80067ae:	4284      	cmp	r4, r0
 80067b0:	4623      	mov	r3, r4
 80067b2:	d807      	bhi.n	80067c4 <memmove+0x20>
 80067b4:	1e43      	subs	r3, r0, #1
 80067b6:	42a1      	cmp	r1, r4
 80067b8:	d008      	beq.n	80067cc <memmove+0x28>
 80067ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067c2:	e7f8      	b.n	80067b6 <memmove+0x12>
 80067c4:	4402      	add	r2, r0
 80067c6:	4601      	mov	r1, r0
 80067c8:	428a      	cmp	r2, r1
 80067ca:	d100      	bne.n	80067ce <memmove+0x2a>
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067d6:	e7f7      	b.n	80067c8 <memmove+0x24>

080067d8 <_free_r>:
 80067d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067da:	2900      	cmp	r1, #0
 80067dc:	d044      	beq.n	8006868 <_free_r+0x90>
 80067de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067e2:	9001      	str	r0, [sp, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f1a1 0404 	sub.w	r4, r1, #4
 80067ea:	bfb8      	it	lt
 80067ec:	18e4      	addlt	r4, r4, r3
 80067ee:	f000 f913 	bl	8006a18 <__malloc_lock>
 80067f2:	4a1e      	ldr	r2, [pc, #120]	; (800686c <_free_r+0x94>)
 80067f4:	9801      	ldr	r0, [sp, #4]
 80067f6:	6813      	ldr	r3, [r2, #0]
 80067f8:	b933      	cbnz	r3, 8006808 <_free_r+0x30>
 80067fa:	6063      	str	r3, [r4, #4]
 80067fc:	6014      	str	r4, [r2, #0]
 80067fe:	b003      	add	sp, #12
 8006800:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006804:	f000 b90e 	b.w	8006a24 <__malloc_unlock>
 8006808:	42a3      	cmp	r3, r4
 800680a:	d908      	bls.n	800681e <_free_r+0x46>
 800680c:	6825      	ldr	r5, [r4, #0]
 800680e:	1961      	adds	r1, r4, r5
 8006810:	428b      	cmp	r3, r1
 8006812:	bf01      	itttt	eq
 8006814:	6819      	ldreq	r1, [r3, #0]
 8006816:	685b      	ldreq	r3, [r3, #4]
 8006818:	1949      	addeq	r1, r1, r5
 800681a:	6021      	streq	r1, [r4, #0]
 800681c:	e7ed      	b.n	80067fa <_free_r+0x22>
 800681e:	461a      	mov	r2, r3
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	b10b      	cbz	r3, 8006828 <_free_r+0x50>
 8006824:	42a3      	cmp	r3, r4
 8006826:	d9fa      	bls.n	800681e <_free_r+0x46>
 8006828:	6811      	ldr	r1, [r2, #0]
 800682a:	1855      	adds	r5, r2, r1
 800682c:	42a5      	cmp	r5, r4
 800682e:	d10b      	bne.n	8006848 <_free_r+0x70>
 8006830:	6824      	ldr	r4, [r4, #0]
 8006832:	4421      	add	r1, r4
 8006834:	1854      	adds	r4, r2, r1
 8006836:	42a3      	cmp	r3, r4
 8006838:	6011      	str	r1, [r2, #0]
 800683a:	d1e0      	bne.n	80067fe <_free_r+0x26>
 800683c:	681c      	ldr	r4, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	6053      	str	r3, [r2, #4]
 8006842:	4421      	add	r1, r4
 8006844:	6011      	str	r1, [r2, #0]
 8006846:	e7da      	b.n	80067fe <_free_r+0x26>
 8006848:	d902      	bls.n	8006850 <_free_r+0x78>
 800684a:	230c      	movs	r3, #12
 800684c:	6003      	str	r3, [r0, #0]
 800684e:	e7d6      	b.n	80067fe <_free_r+0x26>
 8006850:	6825      	ldr	r5, [r4, #0]
 8006852:	1961      	adds	r1, r4, r5
 8006854:	428b      	cmp	r3, r1
 8006856:	bf04      	itt	eq
 8006858:	6819      	ldreq	r1, [r3, #0]
 800685a:	685b      	ldreq	r3, [r3, #4]
 800685c:	6063      	str	r3, [r4, #4]
 800685e:	bf04      	itt	eq
 8006860:	1949      	addeq	r1, r1, r5
 8006862:	6021      	streq	r1, [r4, #0]
 8006864:	6054      	str	r4, [r2, #4]
 8006866:	e7ca      	b.n	80067fe <_free_r+0x26>
 8006868:	b003      	add	sp, #12
 800686a:	bd30      	pop	{r4, r5, pc}
 800686c:	2000024c 	.word	0x2000024c

08006870 <sbrk_aligned>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	4e0e      	ldr	r6, [pc, #56]	; (80068ac <sbrk_aligned+0x3c>)
 8006874:	460c      	mov	r4, r1
 8006876:	6831      	ldr	r1, [r6, #0]
 8006878:	4605      	mov	r5, r0
 800687a:	b911      	cbnz	r1, 8006882 <sbrk_aligned+0x12>
 800687c:	f000 f8bc 	bl	80069f8 <_sbrk_r>
 8006880:	6030      	str	r0, [r6, #0]
 8006882:	4621      	mov	r1, r4
 8006884:	4628      	mov	r0, r5
 8006886:	f000 f8b7 	bl	80069f8 <_sbrk_r>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	d00a      	beq.n	80068a4 <sbrk_aligned+0x34>
 800688e:	1cc4      	adds	r4, r0, #3
 8006890:	f024 0403 	bic.w	r4, r4, #3
 8006894:	42a0      	cmp	r0, r4
 8006896:	d007      	beq.n	80068a8 <sbrk_aligned+0x38>
 8006898:	1a21      	subs	r1, r4, r0
 800689a:	4628      	mov	r0, r5
 800689c:	f000 f8ac 	bl	80069f8 <_sbrk_r>
 80068a0:	3001      	adds	r0, #1
 80068a2:	d101      	bne.n	80068a8 <sbrk_aligned+0x38>
 80068a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80068a8:	4620      	mov	r0, r4
 80068aa:	bd70      	pop	{r4, r5, r6, pc}
 80068ac:	20000250 	.word	0x20000250

080068b0 <_malloc_r>:
 80068b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b4:	1ccd      	adds	r5, r1, #3
 80068b6:	f025 0503 	bic.w	r5, r5, #3
 80068ba:	3508      	adds	r5, #8
 80068bc:	2d0c      	cmp	r5, #12
 80068be:	bf38      	it	cc
 80068c0:	250c      	movcc	r5, #12
 80068c2:	2d00      	cmp	r5, #0
 80068c4:	4607      	mov	r7, r0
 80068c6:	db01      	blt.n	80068cc <_malloc_r+0x1c>
 80068c8:	42a9      	cmp	r1, r5
 80068ca:	d905      	bls.n	80068d8 <_malloc_r+0x28>
 80068cc:	230c      	movs	r3, #12
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	2600      	movs	r6, #0
 80068d2:	4630      	mov	r0, r6
 80068d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068d8:	4e2e      	ldr	r6, [pc, #184]	; (8006994 <_malloc_r+0xe4>)
 80068da:	f000 f89d 	bl	8006a18 <__malloc_lock>
 80068de:	6833      	ldr	r3, [r6, #0]
 80068e0:	461c      	mov	r4, r3
 80068e2:	bb34      	cbnz	r4, 8006932 <_malloc_r+0x82>
 80068e4:	4629      	mov	r1, r5
 80068e6:	4638      	mov	r0, r7
 80068e8:	f7ff ffc2 	bl	8006870 <sbrk_aligned>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	4604      	mov	r4, r0
 80068f0:	d14d      	bne.n	800698e <_malloc_r+0xde>
 80068f2:	6834      	ldr	r4, [r6, #0]
 80068f4:	4626      	mov	r6, r4
 80068f6:	2e00      	cmp	r6, #0
 80068f8:	d140      	bne.n	800697c <_malloc_r+0xcc>
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	4631      	mov	r1, r6
 80068fe:	4638      	mov	r0, r7
 8006900:	eb04 0803 	add.w	r8, r4, r3
 8006904:	f000 f878 	bl	80069f8 <_sbrk_r>
 8006908:	4580      	cmp	r8, r0
 800690a:	d13a      	bne.n	8006982 <_malloc_r+0xd2>
 800690c:	6821      	ldr	r1, [r4, #0]
 800690e:	3503      	adds	r5, #3
 8006910:	1a6d      	subs	r5, r5, r1
 8006912:	f025 0503 	bic.w	r5, r5, #3
 8006916:	3508      	adds	r5, #8
 8006918:	2d0c      	cmp	r5, #12
 800691a:	bf38      	it	cc
 800691c:	250c      	movcc	r5, #12
 800691e:	4629      	mov	r1, r5
 8006920:	4638      	mov	r0, r7
 8006922:	f7ff ffa5 	bl	8006870 <sbrk_aligned>
 8006926:	3001      	adds	r0, #1
 8006928:	d02b      	beq.n	8006982 <_malloc_r+0xd2>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	442b      	add	r3, r5
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	e00e      	b.n	8006950 <_malloc_r+0xa0>
 8006932:	6822      	ldr	r2, [r4, #0]
 8006934:	1b52      	subs	r2, r2, r5
 8006936:	d41e      	bmi.n	8006976 <_malloc_r+0xc6>
 8006938:	2a0b      	cmp	r2, #11
 800693a:	d916      	bls.n	800696a <_malloc_r+0xba>
 800693c:	1961      	adds	r1, r4, r5
 800693e:	42a3      	cmp	r3, r4
 8006940:	6025      	str	r5, [r4, #0]
 8006942:	bf18      	it	ne
 8006944:	6059      	strne	r1, [r3, #4]
 8006946:	6863      	ldr	r3, [r4, #4]
 8006948:	bf08      	it	eq
 800694a:	6031      	streq	r1, [r6, #0]
 800694c:	5162      	str	r2, [r4, r5]
 800694e:	604b      	str	r3, [r1, #4]
 8006950:	4638      	mov	r0, r7
 8006952:	f104 060b 	add.w	r6, r4, #11
 8006956:	f000 f865 	bl	8006a24 <__malloc_unlock>
 800695a:	f026 0607 	bic.w	r6, r6, #7
 800695e:	1d23      	adds	r3, r4, #4
 8006960:	1af2      	subs	r2, r6, r3
 8006962:	d0b6      	beq.n	80068d2 <_malloc_r+0x22>
 8006964:	1b9b      	subs	r3, r3, r6
 8006966:	50a3      	str	r3, [r4, r2]
 8006968:	e7b3      	b.n	80068d2 <_malloc_r+0x22>
 800696a:	6862      	ldr	r2, [r4, #4]
 800696c:	42a3      	cmp	r3, r4
 800696e:	bf0c      	ite	eq
 8006970:	6032      	streq	r2, [r6, #0]
 8006972:	605a      	strne	r2, [r3, #4]
 8006974:	e7ec      	b.n	8006950 <_malloc_r+0xa0>
 8006976:	4623      	mov	r3, r4
 8006978:	6864      	ldr	r4, [r4, #4]
 800697a:	e7b2      	b.n	80068e2 <_malloc_r+0x32>
 800697c:	4634      	mov	r4, r6
 800697e:	6876      	ldr	r6, [r6, #4]
 8006980:	e7b9      	b.n	80068f6 <_malloc_r+0x46>
 8006982:	230c      	movs	r3, #12
 8006984:	603b      	str	r3, [r7, #0]
 8006986:	4638      	mov	r0, r7
 8006988:	f000 f84c 	bl	8006a24 <__malloc_unlock>
 800698c:	e7a1      	b.n	80068d2 <_malloc_r+0x22>
 800698e:	6025      	str	r5, [r4, #0]
 8006990:	e7de      	b.n	8006950 <_malloc_r+0xa0>
 8006992:	bf00      	nop
 8006994:	2000024c 	.word	0x2000024c

08006998 <_realloc_r>:
 8006998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800699c:	4680      	mov	r8, r0
 800699e:	4614      	mov	r4, r2
 80069a0:	460e      	mov	r6, r1
 80069a2:	b921      	cbnz	r1, 80069ae <_realloc_r+0x16>
 80069a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069a8:	4611      	mov	r1, r2
 80069aa:	f7ff bf81 	b.w	80068b0 <_malloc_r>
 80069ae:	b92a      	cbnz	r2, 80069bc <_realloc_r+0x24>
 80069b0:	f7ff ff12 	bl	80067d8 <_free_r>
 80069b4:	4625      	mov	r5, r4
 80069b6:	4628      	mov	r0, r5
 80069b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069bc:	f000 f838 	bl	8006a30 <_malloc_usable_size_r>
 80069c0:	4284      	cmp	r4, r0
 80069c2:	4607      	mov	r7, r0
 80069c4:	d802      	bhi.n	80069cc <_realloc_r+0x34>
 80069c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069ca:	d812      	bhi.n	80069f2 <_realloc_r+0x5a>
 80069cc:	4621      	mov	r1, r4
 80069ce:	4640      	mov	r0, r8
 80069d0:	f7ff ff6e 	bl	80068b0 <_malloc_r>
 80069d4:	4605      	mov	r5, r0
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d0ed      	beq.n	80069b6 <_realloc_r+0x1e>
 80069da:	42bc      	cmp	r4, r7
 80069dc:	4622      	mov	r2, r4
 80069de:	4631      	mov	r1, r6
 80069e0:	bf28      	it	cs
 80069e2:	463a      	movcs	r2, r7
 80069e4:	f7ff fed0 	bl	8006788 <memcpy>
 80069e8:	4631      	mov	r1, r6
 80069ea:	4640      	mov	r0, r8
 80069ec:	f7ff fef4 	bl	80067d8 <_free_r>
 80069f0:	e7e1      	b.n	80069b6 <_realloc_r+0x1e>
 80069f2:	4635      	mov	r5, r6
 80069f4:	e7df      	b.n	80069b6 <_realloc_r+0x1e>
	...

080069f8 <_sbrk_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	4d06      	ldr	r5, [pc, #24]	; (8006a14 <_sbrk_r+0x1c>)
 80069fc:	2300      	movs	r3, #0
 80069fe:	4604      	mov	r4, r0
 8006a00:	4608      	mov	r0, r1
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	f7fa ffb6 	bl	8001974 <_sbrk>
 8006a08:	1c43      	adds	r3, r0, #1
 8006a0a:	d102      	bne.n	8006a12 <_sbrk_r+0x1a>
 8006a0c:	682b      	ldr	r3, [r5, #0]
 8006a0e:	b103      	cbz	r3, 8006a12 <_sbrk_r+0x1a>
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	bd38      	pop	{r3, r4, r5, pc}
 8006a14:	20000254 	.word	0x20000254

08006a18 <__malloc_lock>:
 8006a18:	4801      	ldr	r0, [pc, #4]	; (8006a20 <__malloc_lock+0x8>)
 8006a1a:	f000 b811 	b.w	8006a40 <__retarget_lock_acquire_recursive>
 8006a1e:	bf00      	nop
 8006a20:	20000258 	.word	0x20000258

08006a24 <__malloc_unlock>:
 8006a24:	4801      	ldr	r0, [pc, #4]	; (8006a2c <__malloc_unlock+0x8>)
 8006a26:	f000 b80c 	b.w	8006a42 <__retarget_lock_release_recursive>
 8006a2a:	bf00      	nop
 8006a2c:	20000258 	.word	0x20000258

08006a30 <_malloc_usable_size_r>:
 8006a30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a34:	1f18      	subs	r0, r3, #4
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	bfbc      	itt	lt
 8006a3a:	580b      	ldrlt	r3, [r1, r0]
 8006a3c:	18c0      	addlt	r0, r0, r3
 8006a3e:	4770      	bx	lr

08006a40 <__retarget_lock_acquire_recursive>:
 8006a40:	4770      	bx	lr

08006a42 <__retarget_lock_release_recursive>:
 8006a42:	4770      	bx	lr

08006a44 <_init>:
 8006a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a46:	bf00      	nop
 8006a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a4a:	bc08      	pop	{r3}
 8006a4c:	469e      	mov	lr, r3
 8006a4e:	4770      	bx	lr

08006a50 <_fini>:
 8006a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a52:	bf00      	nop
 8006a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a56:	bc08      	pop	{r3}
 8006a58:	469e      	mov	lr, r3
 8006a5a:	4770      	bx	lr
