
---------- Begin Simulation Statistics ----------
simSeconds                                   0.442708                       # Number of seconds simulated (Second)
simTicks                                 442707943000                       # Number of ticks simulated (Tick)
finalTick                                442707943000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6194.41                       # Real time elapsed on the host (Second)
hostTickRate                                 71468909                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10641384                       # Number of bytes of host memory used (Byte)
simInsts                                    700000004                       # Number of instructions simulated (Count)
simOps                                     1411442575                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   113005                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     227857                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        885415887                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.264880                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.790589                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1869931008                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   124839                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1754326259                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                2562611                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            458613231                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         578090039                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              120072                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           830708818                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.111843                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.478374                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 388810015     46.80%     46.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  59338139      7.14%     53.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  68297674      8.22%     62.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  69017915      8.31%     70.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  70055564      8.43%     78.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  60157136      7.24%     86.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  57847407      6.96%     93.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  34233095      4.12%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  22951873      2.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             830708818                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23993778     85.71%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   802      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    391      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     85.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 796613      2.85%     88.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                    107      0.00%     88.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  43626      0.16%     88.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                202148      0.72%     89.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     89.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     89.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                25101      0.09%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 902015      3.22%     92.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                871944      3.11%     95.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            865467      3.09%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           292749      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     51136944      2.91%      2.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1291743974     73.63%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       699052      0.04%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         78175      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       935623      0.05%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            1      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       794001      0.05%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           28      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            4      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            3      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      4374191      0.25%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     12732368      0.73%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        49792      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt     11701483      0.67%     78.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      8399663      0.48%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            6      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift       478820      0.03%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          651      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       206625      0.01%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           34      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        34365      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    231700340     13.21%     92.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    114502636      6.53%     98.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     18250406      1.04%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      6507074      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1754326259                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.981358                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            27994741                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015958                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4236287132                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2246713553                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1633742614                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 133631552                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 82038762                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         63088084                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1663441434                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     67742622                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  34795464                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         4361659                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        54707069                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      271846288                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     132882732                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4991643                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      6505382                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch       147965      0.06%      0.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      24473191      9.42%      9.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     18468675      7.11%     16.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      8755140      3.37%     19.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    132077594     50.86%     70.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     26015101     10.02%     80.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     80.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond     49767334     19.16%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      259705000                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch       120199      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      6074704      6.28%      6.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      4795294      4.96%     11.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect      4029746      4.17%     15.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     32535383     33.65%     49.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond     13457865     13.92%     63.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     63.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond     35673472     36.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      96686663                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        57787      0.37%      0.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       318983      2.02%      2.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect      1128444      7.13%      9.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect      2138131     13.51%     23.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      6502427     41.09%     64.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       589287      3.72%     67.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     67.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond      5089592     32.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total     15824651                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        27766      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     18398483     11.29%     11.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     13673381      8.39%     19.69% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      4725394      2.90%     22.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     99542206     61.06%     83.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     12557236      7.70%     91.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     91.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond     14093862      8.65%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    163018328                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        27766      0.21%      0.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        69006      0.53%      0.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       837802      6.48%      7.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect      1912265     14.78%     22.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      4955565     38.31%     60.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       386513      2.99%     63.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     63.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond      4744982     36.69%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total     12933899                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    137349372     52.89%     52.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     83036416     31.97%     84.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     24473185      9.42%     94.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect     14846027      5.72%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    259705000                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch     11778504     75.41%     75.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2721947     17.43%     92.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       318983      2.04%     94.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       799933      5.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total     15619367                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         132222408                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     44048765                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect          15824651                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        2615183                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted     13252171                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2572480                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            259705000                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              5647678                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               128115626                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.493312                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         2826096                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups        58522385                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits           14846027                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses         43676358                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch       147965      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     24473191      9.42%      9.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     18468675      7.11%     16.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      8755140      3.37%     19.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    132077594     50.86%     70.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     26015101     10.02%     80.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     80.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond     49767334     19.16%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    259705000                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        48956      0.04%      0.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     24303754     18.47%     18.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect      1311260      1.00%     19.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      8737724      6.64%     26.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     46642492     35.45%     61.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       777980      0.59%     62.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     62.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond     49767208     37.82%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total     131589374                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect      1128444     19.98%     19.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     19.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3929947     69.59%     89.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       589287     10.43%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      5647678                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect      1128444     19.98%     19.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3929947     69.59%     89.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       589287     10.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      5647678                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups     58522385                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits     14846027                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses     43676358                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords      7227723                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     65750197                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             33298519                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               33298231                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes           14899744                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               18398483                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            18329477                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             69006                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       458748881                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            4767                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          14341104                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    760064758                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.857003                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.749376                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       418407560     55.05%     55.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        68623267      9.03%     64.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        57076512      7.51%     71.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        69299792      9.12%     80.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        20229078      2.66%     83.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13852089      1.82%     85.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        10633979      1.40%     86.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         8753571      1.15%     87.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        93188910     12.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    760064758                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2200                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              18398775                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     20945382      1.48%      1.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1058520702     75.00%     76.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       663111      0.05%     76.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        65511      0.00%     76.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       757934      0.05%     76.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2608      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      4120708      0.29%     76.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     11613094      0.82%     77.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        46542      0.00%     77.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt     10942130      0.78%     78.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      8044839      0.57%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            6      0.00%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift       336522      0.02%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          651      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       191053      0.01%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           34      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        31961      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    180942503     12.82%     91.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     93994591      6.66%     98.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     14734936      1.04%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      5487757      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1411442575                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      93188910                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000004                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1411442575                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000004                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1411442575                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.264880                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.790589                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          295159787                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           57240414                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1356999560                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        195677439                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        99482348                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     20945382      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1058520702     75.00%     76.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       663111      0.05%     76.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        65511      0.00%     76.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       757934      0.05%     76.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         2608      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd      4120708      0.29%     76.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     11613094      0.82%     77.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        46542      0.00%     77.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt     10942130      0.78%     78.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      8044839      0.57%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            6      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       336522      0.02%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          651      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       191053      0.01%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           34      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        31961      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    180942503     12.82%     91.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     93994591      6.66%     98.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     14734936      1.04%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5487757      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1411442575                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    163018330                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    125772824                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     37217740                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     99542207                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     63448357                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     18398775                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     18398484                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      304479506                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         304479506                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     304496272                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        304496272                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     10073408                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        10073408                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     10336642                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       10336642                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 253117523191                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 253117523191                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 253117523191                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 253117523191                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    314552914                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     314552914                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    314832914                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    314832914                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.032025                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.032025                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.032832                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.032832                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 25127.297851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 25127.297851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 24487.403471                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24487.403471                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2015421                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        10441                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       110940                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          188                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      18.166766                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    55.537234                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1804470                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1804470                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3706010                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3706010                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3706010                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3706010                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      6367398                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      6367398                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      6628164                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      6628164                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 157211515194                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 157211515194                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 174493434194                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 174493434194                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.020243                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.020243                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.021053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.021053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24690.072019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24690.072019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26326.058648                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26326.058648                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                6504193                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1100                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1100                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      3300000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      3300000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1100                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1100                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    205958373                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       205958373                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      9037775                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       9037775                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 205568632000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 205568632000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    214996148                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    214996148                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.042037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.042037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 22745.491230                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 22745.491230                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3704274                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3704274                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      5333501                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      5333501                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 110736193000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 110736193000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.024807                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.024807                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20762.383470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20762.383470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        16766                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         16766                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data       263234                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total       263234                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data       280000                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total       280000                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.940121                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.940121                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data       260766                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total       260766                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data  17281919000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total  17281919000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.931307                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.931307                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 66273.666812                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 66273.666812                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     98521133                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       98521133                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1035633                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1035633                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  47548891191                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  47548891191                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     99556766                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     99556766                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010402                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010402                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45912.877623                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 45912.877623                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1736                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1736                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1033897                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1033897                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  46475322194                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  46475322194                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010385                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010385                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44951.597881                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44951.597881                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.965735                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            311139263                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            6504705                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              47.832955                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.965735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          168                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          196                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2525185617                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2525185617                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                325505567                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             173065345                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 303774491                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              13942770                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               14420645                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             81385209                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred               1870037                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2022364781                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               8848748                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1719530791                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        190655924                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       243654000                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      118581217                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.942060                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      778069818                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     399379208                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       93739769                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      49256442                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1819081664                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1192016808                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         362235217                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    753428546                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1467                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          122355628                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     460216932                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                32533148                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         44                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               386399                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles       2430940                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3238                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 162827843                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               6140232                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          830708818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.544186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.407603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                488980132     58.86%     58.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 22839063      2.75%     61.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16494981      1.99%     63.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 23306385      2.81%     66.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 30369403      3.66%     70.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 23128798      2.78%     72.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 17142382      2.06%     74.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 19827685      2.39%     77.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                188619989     22.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            830708818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1031115815                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.164555                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          259705000                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.293314                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    351404691                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      152045184                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         152045184                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     152045184                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        152045184                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst     10782647                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total        10782647                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst     10782647                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total       10782647                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 167943269847                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 167943269847                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 167943269847                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 167943269847                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    162827831                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     162827831                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    162827831                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    162827831                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.066221                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.066221                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.066221                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.066221                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 15575.328567                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 15575.328567                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 15575.328567                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 15575.328567                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        56230                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         3565                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      15.772791                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks     10003571                       # number of writebacks (Count)
system.cpu.icache.writebacks::total          10003571                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       658387                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        658387                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       658387                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       658387                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst     10124260                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total     10124260                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst     10124260                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total     10124260                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 149062220350                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 149062220350                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 149062220350                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 149062220350                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.062178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.062178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.062178                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.062178                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 14723.270674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 14723.270674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 14723.270674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 14723.270674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements               10003571                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    152045184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       152045184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst     10782647                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total      10782647                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 167943269847                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 167943269847                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    162827831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    162827831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.066221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.066221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 15575.328567                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 15575.328567                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       658387                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       658387                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst     10124260                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total     10124260                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 149062220350                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 149062220350                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.062178                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.062178                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 14723.270674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 14723.270674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.147416                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            162169444                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs           10124260                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              16.017906                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.147416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          194                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1312746908                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1312746908                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  14420645                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   63630370                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 25481960                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1870055847                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               804323                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                271846288                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               132882732                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 54526                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    251548                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 25196471                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          89886                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        4259755                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect     13799713                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             18059468                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1706844487                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1696830698                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1151725879                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1871169447                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.916422                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.615511                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    27064869                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                76168839                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               110699                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               89886                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               33400384                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                84386                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  74280                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          195418358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.495082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.626628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              189035270     96.73%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               222517      0.11%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              4993086      2.56%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               283133      0.14%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                12720      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12642      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                21209      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14597      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14900      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 9591      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8313      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              15033      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17354      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              20365      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             303430      0.16%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              49647      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              18664      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             158673      0.08%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              13337      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              10804      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             131341      0.07%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               7438      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1824      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1603      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1449      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1742      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1637      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1988      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1829      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2346      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            29876      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            195418358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               243690385                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               118849450                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   3519418                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    357441                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               163235371                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   2279254                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               14420645                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                336899650                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               106555893                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         495985                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 305383553                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              66953092                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1965055467                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2148311                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3566923                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1323                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               40809509                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        21105789                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2711871911                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5915072019                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2098372940                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 104995742                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2061901058                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                649970761                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    8711                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                9454                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  31529911                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2536996779                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3811778551                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1411442575                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   371                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                9597316                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                5213323                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  14810639                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               9597316                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               5213323                       # number of overall hits (Count)
system.l2.overallHits::total                 14810639                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst               371942                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1291382                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1663324                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst              371942                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1291382                       # number of overall misses (Count)
system.l2.overallMisses::total                1663324                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     31927592000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    107121979500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       139049571500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    31927592000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   107121979500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      139049571500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            9969258                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            6504705                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              16473963                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           9969258                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           6504705                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             16473963                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.037309                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.198530                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.100967                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.037309                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.198530                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.100967                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85840.243909                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82951.426843                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83597.405857                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85840.243909                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82951.426843                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83597.405857                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               581109                       # number of writebacks (Count)
system.l2.writebacks::total                    581109                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst               1918                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 73                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                  1991                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst              1918                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                73                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                 1991                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst           370024                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1291309                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1661333                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst          370024                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1291309                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1661333                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  28120612501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  94203311031                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   122323923532                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  28120612501                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  94203311031                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  122323923532                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.037117                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.198519                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.100846                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.037117                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.198519                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.100846                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75996.725891                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72951.796225                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73629.984797                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75996.725891                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72951.796225                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73629.984797                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1794932                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        60769                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          60769                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst         9597316                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            9597316                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst        371942                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           371942                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  31927592000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  31927592000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      9969258                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        9969258                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.037309                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.037309                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85840.243909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85840.243909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst         1918                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total           1918                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst       370024                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       370024                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  28120612501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  28120612501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.037117                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.037117                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75996.725891                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75996.725891                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             422489                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                422489                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           488042                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              488042                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  38652780500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    38652780500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         910531                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            910531                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.535997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.535997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79199.701050                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79199.701050                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       488042                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          488042                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  33772360500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  33772360500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.535997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.535997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69199.701050                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69199.701050                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        4790834                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4790834                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       803340                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          803340                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  68469199000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  68469199000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      5594174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       5594174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.143603                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.143603                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85230.660741                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85230.660741                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           73                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            73                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       803267                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       803267                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  60430950531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  60430950531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.143590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.143590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75231.461682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75231.461682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data            105191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total               105191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data           18282                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total              18282                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data      3576500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total       3576500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data        123473                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total           123473                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.148065                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.148065                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data   195.629581                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total   195.629581                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data        18282                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total          18282                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data    365412000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total    365412000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.148065                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.148065                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19987.528717                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19987.528717                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      9867696                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          9867696                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      9867696                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      9867696                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1804470                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1804470                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1804470                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1804470                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.751140                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     32767538                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1799028                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      18.214023                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     339.471228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       946.941652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2808.338259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.082879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.231187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.685629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  123                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1227                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2670                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   70                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  264586684                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 264586684                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    580493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples    369965.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1280782.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001489570500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        34884                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        34884                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3915586                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             546163                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1661265                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     581109                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1661265                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   581109                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  10518                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   616                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1661265                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               581109                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1225125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  305137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  113373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    6476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     599                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   9888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  10394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  30782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  34557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  35118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  35176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  35144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  35178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  35205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  35229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  35560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  36051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  35522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  35700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  36122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  34992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  34908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  34890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        34884                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.320261                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     41.724539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     33.208793                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         34082     97.70%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          788      2.26%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           12      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         34884                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        34884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.640064                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.610694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.010348                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            24343     69.78%     69.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              487      1.40%     71.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             8556     24.53%     95.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1290      3.70%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              184      0.53%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               22      0.06%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         34884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  673152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               106320960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             37190976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              240160497.86574534                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              84007925.73988220                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  442701500000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     197425.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     23677760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     81970048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     37150208                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 53483928.568229913712                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 185156036.380399882793                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 83915837.941041871905                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       370024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1291241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       581109                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  12868569250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  41137435000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 10593263187500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34777.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31858.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18229391.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     23681536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     82639424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      106320960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     23681536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     23681536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     37190976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     37190976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       370024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1291241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1661265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       581109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         581109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       53492458                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      186668040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         240160498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     53492458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      53492458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     84007926                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         84007926                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     84007926                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      53492458                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     186668040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        324168424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1650747                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              580472                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        70673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       145821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       124653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        54283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       154377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        98768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        87628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        72978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        93840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        89399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        74554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       180419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       147546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       101949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        33823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        40879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        38205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        35600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        32860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        40251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        37916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        37006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        32791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        35390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        36854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        35834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        32954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        37268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        36753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        36088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             23054498000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8253735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        54006004250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13966.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32716.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1082679                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             411200                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            65.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           70.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       737340                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   193.666444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   126.486160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   228.874087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       366678     49.73%     49.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       200423     27.18%     76.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        67678      9.18%     86.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        31761      4.31%     90.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        18876      2.56%     92.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        11181      1.52%     94.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7256      0.98%     95.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5011      0.68%     96.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        28476      3.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       737340                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         105647808                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       37150208                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              238.639965                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               83.915838                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2652574260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1409876655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5807818800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1547938800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 34946586480.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 145322943810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  47622634560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  239310373365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   540.560379                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 122381191000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  14782820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 305543932000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2612033340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1388328645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5978514780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1482125040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 34946586480.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 145439534460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  47524452960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  239371575705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   540.698624                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 122125588500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  14782820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 305799534500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1173291                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        581109                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1075733                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             18350                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             487974                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            487974                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1173291                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4997722                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4997722                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4997722                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    143511936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    143511936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                143511936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1679615                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1679615    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1679615                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6005504001                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         8882458500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3336457                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1675475                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           15718434                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2385579                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     10003570                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5913546                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           123473                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          123473                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            910531                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           910531                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq       10124260                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       5594174                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     30097088                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19760549                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               49857637                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1278260992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    531787200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1810048192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1949934                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  47111104                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          18547370                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.045840                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.210664                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                17703098     95.45%     95.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  838332      4.52%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    5940      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            18547370                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 442707943000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        28438169442                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       15199518690                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        9822066941                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      33260201                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     16518382                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       611183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          233054                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       227114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         5940                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
