0.6
2018.3
Dec  7 2018
00:33:28
C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/glbl.v,1687099283,verilog,,,,glbl,,,,,,,,
C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb_2.sv,1687513318,systemVerilog,,,,Taylor_mod_rtl_tb_2,,,,,,,,
C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv,1687513971,systemVerilog,,C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb_2.sv,,Taylor_mod_rtl,,,,,,,,
