module Serial_Twos_Comp (output y, input [7: 0] data, input load, shift_control,
Clock, reset_b);

reg [7:0] temp;
reg flip;


always@(posedge Clock, negedge reset_b)
begin
 if(reset_b==0) begin   ; when reset, set temp and flip to low
	temp <= 0;
	flip <= 0;
 end
 else if(load==1)temp=data;	; loads data
 else if(shift_control==1) begin	;when load is low and shift is high
	flip <= temp[0] | flip;			;or
	temp <= temp >> 1;				;shift
	temp[7] <= y;					;assign bit 7 with value y
 end	
end
assign y = flip ^ temp[0];
endmodule

;resource https://i.stack.imgur.com/bBzUL.png