# VSD Hardware Design Program (HDP)

This repository documents my journey through the **VSD-HDP program**, covering week-wise progress, notes, and implementations.  
I will keep updating this repo as I move forward through the program.

---

## 📆 Week 1

| Day  | Topic                                 | Status    |
|------|---------------------------------------|-----------|
| Day 0 | GitHub repo creation & Video Summary | ✅ Done  |

---
## 📆 Week 1

### ✅ Task 1: Create GitHub Repo & Document Video Summary
- Created this repository to track daily and weekly progress.  
- Added **Week 0** content (tools installation and setup).  
- Documented summary of the intro video in [`Week1/Task1/summary.md`](./Week1/Task1/summary.md).

---

### ✅ Task 2: Install Required Tools
Following tools were installed as per guidelines:

1. **Yosys** – Open-source synthesis tool  
2. **Icarus Verilog (iverilog)** – Verilog simulator  
3. **GTKWave** – Waveform viewer  
4. **Ngspice** – Circuit simulation tool  
5. **Magic** – VLSI layout tool  
6. **OpenLANE** – Open-source physical design flow  

Each installation is documented in separate markdown files under  
[`Week1/Task2/`](./Week1/Task2/).

Snapshots of installed tools are in [`screenshots/`](./Week1/Task2/screenshots/).

---

## 🖥️ System Requirements

- **RAM:** 6 GB (min)  
- **Disk:** 50 GB free  
- **CPU:** 4 cores  
- **OS:** Ubuntu 20.04+  

---

