
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002813                       # Number of seconds simulated (Second)
simTicks                                   2813090500                       # Number of ticks simulated (Tick)
finalTick                                  2813090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     66.23                       # Real time elapsed on the host (Second)
hostTickRate                                 42473615                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17073376                       # Number of bytes of host memory used (Byte)
simInsts                                     10000001                       # Number of instructions simulated (Count)
simOps                                       10000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   150985                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     150985                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          5626182                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15772151                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       73                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13156954                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 173724                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              6383592                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4795996                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  40                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             5584059                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.356163                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.406237                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2100662     37.62%     37.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    503019      9.01%     46.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    551510      9.88%     56.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    631357     11.31%     67.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    593218     10.62%     78.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    491433      8.80%     87.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    340480      6.10%     93.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    195113      3.49%     96.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    177267      3.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5584059                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44019      4.56%      4.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6798      0.70%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       7      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 606909     62.92%     68.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                306880     31.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8020758     60.96%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       299755      2.28%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1130      0.01%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3031069     23.04%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1804178     13.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13156954                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.338523                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              964628                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.073317                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 33036240                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22174136                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12438761                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        79                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    14121503                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           47                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12584171                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2804621                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    572493                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              990659                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4446833                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2131932                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1642212                       # Number of stores executed (Count)
system.cpu.numRate                           2.236716                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             487                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           42123                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.562618                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.562618                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.777404                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.777404                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   15340849                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   8946639                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 104715157                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       57                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  2813090500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        3745990                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2313238                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       736334                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       728327                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5082935                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4150865                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            182427                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2606012                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2524494                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.968719                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  315269                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                267                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            3359                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3359                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       439766                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         4917                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         7863                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       758984                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        54614                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         2775                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         5081                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong        61459                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        26573                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         5375                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       188189                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       129276                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        81193                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        64856                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        25899                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6         8178                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         4481                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       333166                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        87671                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        53533                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        19410                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4         7185                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5          912                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6          195                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         6763261                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            164394                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4278911                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.337043                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.638352                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1974125     46.14%     46.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          418220      9.77%     55.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          221012      5.17%     61.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          172167      4.02%     65.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          124765      2.92%     68.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           87536      2.05%     70.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1281086     29.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4278911                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3677771                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2188406                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1627135                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9936939                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                105946                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6097987     60.98%     60.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       224210      2.24%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            1      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2188374     21.88%     85.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1489365     14.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1281086                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4046301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4046301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4046301                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4046301                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5076                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5076                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5076                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5076                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    330474000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    330474000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    330474000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    330474000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4051377                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4051377                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4051377                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4051377                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001253                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001253                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001253                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001253                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65105.200946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65105.200946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65105.200946                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65105.200946                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          403                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          360                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.521739                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    51.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                 2                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3954                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3954                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3954                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3954                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         1122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         1122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         1122                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         1122                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     82709500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     82709500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     82709500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     82709500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73716.131907                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73716.131907                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73716.131907                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73716.131907                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                      2                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2559936                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2559936                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         2079                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          2079                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    135230000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    135230000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples         2079                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean   130.091390                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    73.071506                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9           22      1.06%      1.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19           56      2.69%      3.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29           41      1.97%      5.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39           36      1.73%      7.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           44      2.12%      9.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           72      3.46%     13.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           60      2.89%     15.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           71      3.42%     19.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89           73      3.51%     22.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99           74      3.56%     26.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109           92      4.43%     30.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119          128      6.16%     36.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129          322     15.49%     52.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          158      7.60%     60.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149          282     13.56%     73.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          113      5.44%     79.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169           59      2.84%     81.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179           97      4.67%     86.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           73      3.51%     90.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           32      1.54%     91.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209           31      1.49%     93.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219           31      1.49%     94.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229           16      0.77%     95.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239           18      0.87%     96.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249           10      0.48%     96.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            8      0.38%     97.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269            7      0.34%     97.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279            9      0.43%     97.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289            6      0.29%     98.17% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299            8      0.38%     98.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309            4      0.19%     98.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            1      0.05%     98.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329            4      0.19%     98.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339            1      0.05%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            1      0.05%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359            4      0.19%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::460-469            1      0.05%     99.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::520-529            1      0.05%     99.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::570-579            1      0.05%     99.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699            3      0.14%     99.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            5      0.24%     99.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            1      0.05%     99.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759            1      0.05%     99.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789            2      0.10%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          781                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total         2079                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2562015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2562015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000811                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000811                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65045.695046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65045.695046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1479                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1479                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          600                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          600                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     46590500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     46590500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000234                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000234                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77650.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77650.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1486365                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1486365                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2997                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2997                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    195244000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    195244000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples         2997                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   130.292960                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev    62.987158                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9            5      0.17%      0.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19           20      0.67%      0.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29           15      0.50%      1.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39           14      0.47%      1.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49           24      0.80%      2.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59           22      0.73%      3.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69           34      1.13%      4.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79           48      1.60%      6.07% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89           41      1.37%      7.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99           81      2.70%     10.14% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109          128      4.27%     14.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119          596     19.89%     34.30% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129          971     32.40%     66.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139          282      9.41%     76.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149          297      9.91%     86.02% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159          110      3.67%     89.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169           39      1.30%     90.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179           69      2.30%     93.29% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189          107      3.57%     96.86% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199           52      1.74%     98.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209            3      0.10%     98.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219            8      0.27%     98.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229            3      0.10%     99.07% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609            2      0.07%     99.13% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619            4      0.13%     99.27% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629            9      0.30%     99.57% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779            4      0.13%     99.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789            4      0.13%     99.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799            2      0.07%     99.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819            3      0.10%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          815                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total         2997                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1489362                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1489362                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 65146.479813                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 65146.479813                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2475                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2475                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          522                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          522                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     36119000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     36119000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 69193.486590                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 69193.486590                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           998.231837                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                  121                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                  2                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              60.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   998.231837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.487418                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.487418                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1120                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1038                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.546875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           32412138                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          32412138                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   544127                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1514558                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3009218                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                335820                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 180336                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1628830                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 18810                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               19237819                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 82687                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          148                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          148                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          148                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          148                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          131                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          131                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          131                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          131                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      9570990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      9570990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      9570990                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      9570990                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          279                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          279                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          279                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          279                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.469534                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.469534                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.469534                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.469534                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 73060.992366                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 73060.992366                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 73060.992366                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 73060.992366                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker           18                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          113                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          113                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      8355999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      8355999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      8355999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      8355999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.405018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.405018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.405018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.405018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73946.893805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 73946.893805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73946.893805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 73946.893805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements           99                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          148                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          148                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          131                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          131                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker      9570990                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total      9570990                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples          131                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   146.045802                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    57.328321                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::70-79            2      1.53%      1.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89            2      1.53%      3.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119            6      4.58%      7.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129           30     22.90%     30.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139            2      1.53%     32.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149           45     34.35%     66.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159           33     25.19%     91.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169            1      0.76%     92.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179            5      3.82%     96.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189            1      0.76%     96.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            3      2.29%     99.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::750-759            1      0.76%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value           73                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          756                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total          131                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.469534                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.469534                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 73060.992366                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 73060.992366                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker           18                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          113                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          113                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      8355999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      8355999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.405018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.405018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73946.893805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73946.893805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    12.772469                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          214                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           99                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.161616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1764000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    12.772469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.798279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.798279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          671                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          671                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             195119                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       31131018                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5082935                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2843122                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5184656                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  396738                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        638                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2482                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2795                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3724593                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   811                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       37                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5584059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.575002                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             4.962743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   865414     15.50%     15.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   474657      8.50%     24.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   558031      9.99%     33.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   565898     10.13%     44.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   368922      6.61%     50.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   438343      7.85%     58.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   571246     10.23%     68.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   164811      2.95%     71.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   175645      3.15%     74.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                   203894      3.65%     78.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  169463      3.03%     81.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                  159385      2.85%     84.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                  127593      2.28%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   66902      1.20%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                   88476      1.58%     89.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                   99472      1.78%     91.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                  485907      8.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5584059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.903443                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        5.533240                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3723353                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3723353                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3723353                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3723353                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1208                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1208                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1208                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1208                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     77497983                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     77497983                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     77497983                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     77497983                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3724561                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3724561                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3724561                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3724561                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000324                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000324                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000324                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000324                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64153.959437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64153.959437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64153.959437                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64153.959437                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        21783                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          251                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      86.784861                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          324                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          324                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          884                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          884                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          884                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          884                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     59337485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     59337485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     59337485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     59337485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000237                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000237                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67123.851810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67123.851810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67123.851810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67123.851810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3723353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3723353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1208                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1208                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     77497983                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     77497983                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples         1208                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   128.293874                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    80.046697                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            6      0.50%      0.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19           15      1.24%      1.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            5      0.41%      2.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39           10      0.83%      2.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49           19      1.57%      4.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            9      0.75%      5.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69           14      1.16%      6.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79           30      2.48%      8.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89           22      1.82%     10.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           41      3.39%     14.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           53      4.39%     18.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           65      5.38%     23.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129          650     53.81%     77.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139           17      1.41%     79.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149          175     14.49%     93.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159           15      1.24%     94.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169            6      0.50%     95.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179           24      1.99%     97.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189            4      0.33%     97.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            1      0.08%     97.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::210-219            2      0.17%     97.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::220-229            1      0.08%     98.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::230-239            1      0.08%     98.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::410-419            1      0.08%     98.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::430-439            1      0.08%     98.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::450-459            1      0.08%     98.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::480-489            1      0.08%     98.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::500-509            1      0.08%     98.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::520-529            1      0.08%     98.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::540-549            1      0.08%     98.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::550-559            1      0.08%     98.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::560-569            1      0.08%     98.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::570-579            1      0.08%     98.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::580-589            1      0.08%     99.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::640-649            1      0.08%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::660-669            1      0.08%     99.17% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::700-709            1      0.08%     99.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::720-729            1      0.08%     99.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::770-779            3      0.25%     99.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::780-789            1      0.08%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::790-799            1      0.08%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::840-849            1      0.08%     99.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::860-869            2      0.17%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          867                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total         1208                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3724561                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3724561                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000324                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000324                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64153.959437                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64153.959437                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          324                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          324                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          884                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          884                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     59337485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     59337485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67123.851810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67123.851810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           817.617403                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   817.617403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.399227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.399227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          884                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          849                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.431641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29797372                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29797372                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    180336                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1125080                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     9657                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               16762883                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                25763                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3745990                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2313238                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    73                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     9650                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          18591                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          89996                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       106393                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               196389                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 12552099                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                12438793                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7541530                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  10489478                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.210876                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.718961                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     30123637                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall      3117512                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall         8730                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      1673184                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall      2881568                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     28098701                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid       351574                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall        38592                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       549648                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady        21392                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      1956000                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall         6800                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall       262944                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      1971728                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall         5440                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall        93376                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash     17698320                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other         485734                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       89344880                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     20711648                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall      1120002                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall         2814                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall       640428                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall      1013574                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall      1082016                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid        11616                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred        56421                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed        82687                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall        14760                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute       228204                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         9324                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       771060                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall         2676                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall       100134                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall       774546                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall         2106                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall        35658                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash      6844578                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other            84                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      33504336                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     19102565                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall       292056                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall         2586                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall       548277                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall       126876                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall       901249                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall      2095836                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid        10296                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed        84132                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall        14616                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute       199592                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         8021                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       737785                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall         2394                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall        97819                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall       723696                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall         1626                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall        33844                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash      8481876                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         39200                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      33504342                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     16788646                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall       277458                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall         2400                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall       449882                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall       116208                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      1192732                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall       265914                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid         9636                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed        75159                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall        13908                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       122506                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         4782                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       651137                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall         1980                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall        94570                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       623672                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall          876                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall        29201                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash     12071676                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       712011                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     33504354                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          103                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          103                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          103                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          103                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           68                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           68                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           68                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           68                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      5220000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      5220000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      5220000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      5220000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          171                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          171                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          171                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          171                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.397661                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.397661                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.397661                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.397661                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 76764.705882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 76764.705882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 76764.705882                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 76764.705882                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           68                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      5152000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      5152000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      5152000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      5152000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.397661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.397661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.397661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.397661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 75764.705882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 75764.705882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 75764.705882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 75764.705882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           55                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          103                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          103                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           68                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      5220000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      5220000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples           68                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   153.529412                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    70.452370                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            2      2.94%      2.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129           12     17.65%     20.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::130-139            1      1.47%     22.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           20     29.41%     51.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159           27     39.71%     91.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179            5      7.35%     98.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::710-719            1      1.47%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value          119                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          714                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total           68                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          171                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          171                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.397661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.397661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 76764.705882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 76764.705882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           68                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      5152000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      5152000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.397661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.397661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 75764.705882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 75764.705882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    12.870025                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          130                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           55                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.363636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1398000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    12.870025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.804377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.804377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          410                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          410                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      242154                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1557584                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  236                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               18591                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 823873                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     29                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.402139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.808270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2187432     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   35      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   25      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   23      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   21      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   65      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   29      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   30      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   30      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   26      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 56      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 46      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                221      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 85      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1176                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      2188405                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.006988                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     1.621837                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       2188353    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows           23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1026                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      2188405                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   2804202                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     249                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               2804451                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1642215                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     42                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1642257                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4446417                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         291                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4446708                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3724583                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      62                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3724645                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3724583                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          62                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3724645                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 180336                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   719756                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1358427                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2380                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3131170                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                191990                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               18380291                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 17522                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1916                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  43707                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  25037                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           73789                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            13037963                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    24032384                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 23039628                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               7006165                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6031793                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      78                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  78                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    462493                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19761086                       # The number of ROB reads (Count)
system.cpu.rob.writes                        34855488                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandMisses::cpu.mmu.dtb.walker          113                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           68                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  884                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1122                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2187                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          113                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           68                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 884                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1122                       # number of overall misses (Count)
system.l2.overallMisses::total                   2187                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker      8184500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      5049500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        58444000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        81556500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          153234500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker      8184500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      5049500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       58444000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       81556500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         153234500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          113                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                884                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               1122                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  2187                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          113                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               884                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              1122                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 2187                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72429.203540                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 74257.352941                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66113.122172                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72688.502674                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    70066.072245                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72429.203540                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 74257.352941                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66113.122172                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72688.502674                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   70066.072245                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          113                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           68                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              884                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1122                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                2187                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          113                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           68                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             884                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1122                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               2187                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker      7337000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      4539500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     51814000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     73141500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      136832000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker      7337000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      4539500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     51814000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     73141500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     136832000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 64929.203540                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 66757.352941                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 58613.122172                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65188.502674                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62566.072245                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 64929.203540                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 66757.352941                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 58613.122172                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65188.502674                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62566.072245                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           75                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             75                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           884                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              884                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     58444000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     58444000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          884                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   132.226244                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    73.155312                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119          619     70.02%     70.02% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129           29      3.28%     73.30% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            6      0.68%     73.98% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149          175     19.80%     93.78% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            8      0.90%     94.68% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169            5      0.57%     95.25% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179           23      2.60%     97.85% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::180-189            1      0.11%     97.96% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::200-209            2      0.23%     98.19% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::220-229            2      0.23%     98.42% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::400-409            1      0.11%     98.53% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::450-459            1      0.11%     98.64% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::570-579            2      0.23%     98.87% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::630-639            1      0.11%     98.98% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::650-659            1      0.11%     99.10% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::690-699            1      0.11%     99.21% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::720-729            1      0.11%     99.32% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::760-769            1      0.11%     99.43% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::770-779            2      0.23%     99.66% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::780-789            1      0.11%     99.77% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::830-839            1      0.11%     99.89% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::860-869            1      0.11%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          861                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          884                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          884                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            884                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66113.122172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66113.122172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          884                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          884                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     51814000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     51814000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 58613.122172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 58613.122172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data              522                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 522                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     35578000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       35578000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples          522                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   136.314176                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    62.202883                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119          259     49.62%     49.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129           69     13.22%     62.84% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139           31      5.94%     68.77% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149           73     13.98%     82.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159           23      4.41%     87.16% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169            5      0.96%     88.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179           30      5.75%     93.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189           18      3.45%     97.32% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199            5      0.96%     98.28% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209            1      0.19%     98.47% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219            2      0.38%     98.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229            1      0.19%     99.04% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619            1      0.19%     99.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629            1      0.19%     99.43% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779            1      0.19%     99.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            1      0.19%     99.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809            1      0.19%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          809                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total          522                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data            522                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               522                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 68157.088123                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68157.088123                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          522                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             522                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     31663000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     31663000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60657.088123                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60657.088123                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          113                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           68                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data          600                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             781                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker      8184500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      5049500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data     45978500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     59212500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples          781                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   151.632522                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    54.615433                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119          224     28.68%     28.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129           49      6.27%     34.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139           34      4.35%     39.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149          250     32.01%     71.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159           38      4.87%     76.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169           11      1.41%     77.59% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179           62      7.94%     85.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189           17      2.18%     87.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199           12      1.54%     89.24% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209           12      1.54%     90.78% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219           18      2.30%     93.09% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            8      1.02%     94.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            6      0.77%     94.88% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            5      0.64%     95.52% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259            2      0.26%     95.77% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            8      1.02%     96.80% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            3      0.38%     97.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            5      0.64%     97.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299            4      0.51%     98.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            1      0.13%     98.46% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319            2      0.26%     98.72% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            1      0.13%     98.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            1      0.13%     98.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::340-349            2      0.26%     99.23% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::350-359            1      0.13%     99.36% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::450-459            1      0.13%     99.49% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            1      0.13%     99.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            1      0.13%     99.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            1      0.13%     99.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            1      0.13%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value          114                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          751                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total          781                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           68                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data          600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           781                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72429.203540                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 74257.352941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76630.833333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75816.261204                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          113                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           68                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data          600                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          781                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker      7337000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      4539500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     41478500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     53355000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 64929.203540                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 66757.352941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69130.833333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68316.261204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                1                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks            1                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total                1                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total            1                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                     0.271545                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                            0                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                          0                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                            nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                  2092766500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.271545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024              2                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.000122                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      18114                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                         2                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       113.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       884.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000748652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4954                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2187                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2187                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2187                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  139968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              49755953.46114887                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2812194500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1285868.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         7232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         4352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        56576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        71808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 2570838.016053874046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1547052.965412950609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 20111688.550368357450                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 25526373.929313685745                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          113                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          884                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      3618454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      2303402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     23230104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     36045586                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     32021.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     33873.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26278.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32126.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         7232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         4352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        56576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        71808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         139968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        56576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        56576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          113                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           68                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      2570838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1547053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       20111689                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       25526374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          49755953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     20111689                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      20111689                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      2570838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1547053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      20111689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      25526374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         49755953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2187                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           69                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                26942542                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               7287084                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           65197546                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12319.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29811.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1589                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          597                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   234.345059                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   138.205759                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   287.983911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          299     50.08%     50.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          128     21.44%     71.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           66     11.06%     82.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           20      3.35%     85.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      1.68%     87.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           10      1.68%     89.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      1.34%     90.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      1.84%     92.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           45      7.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          597                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                139968                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               49.755953                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    920031.840000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1219024.195200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4004413.593600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 500121323.419202                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 556933489.459197                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1408459494.758404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  2471657777.265604                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   878.627181                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2151033200                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    126350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    535707300                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    944981.856000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1256341.262400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   5194801.248000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 500121323.419202                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 430919559.201596                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1505283757.555204                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  2443720764.542407                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   868.696106                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2299727188                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    126350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    387013312                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1665                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                75                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                522                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               522                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1665                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         4449                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         4453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4453                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       139968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       139984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   139984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2189                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2189    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2189                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             2813000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           11631520                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2262                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          156                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               1665                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty            1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            1                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               522                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              522                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            884                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           781                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1768                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2250                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          191                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          325                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   4534                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        71952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  140112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              2189                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.037003                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.188813                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    2108     96.30%     96.30% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      81      3.70%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                2189                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1174500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            884000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1123000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             68000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            113000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2343                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          158                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   2813090500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002932                       # Number of seconds simulated (Second)
simTicks                                   2931544000                       # Number of ticks simulated (Tick)
finalTick                                  5744634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     65.06                       # Real time elapsed on the host (Second)
hostTickRate                                 45061786                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17231072                       # Number of bytes of host memory used (Byte)
simInsts                                     20000000                       # Number of instructions simulated (Count)
simOps                                       20000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   307426                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     307426                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          5863088                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16347904                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       24                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13495606                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 210934                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              6963890                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5260823                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  24                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             5854714                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.305084                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.379117                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2252017     38.47%     38.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    509561      8.70%     47.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    587400     10.03%     57.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    663613     11.33%     68.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    626870     10.71%     79.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    509377      8.70%     87.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    344874      5.89%     93.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    191219      3.27%     97.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    169783      2.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5854714                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42991      4.33%      4.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   7358      0.74%      5.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     163      0.02%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      5.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 628159     63.34%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                313104     31.57%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8231992     61.00%     61.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       299400      2.22%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2236      0.02%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3131136     23.20%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1830842     13.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13495606                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.301791                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              991775                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.073489                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 34048631                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                23330922                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12679583                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    14487381                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12845313                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2866169                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    650047                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             1040094                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4518217                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2185842                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1652048                       # Number of stores executed (Count)
system.cpu.numRate                           2.190878                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              92                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8374                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9999999                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9999999                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.586309                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.586309                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.705586                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.705586                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   15633845                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9146046                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 108245713                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                  5744634500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        3913660                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2394583                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       689057                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       770020                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5472098                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4459199                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            206855                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2767996                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2661549                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.961544                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  343483                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                292                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           13242                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              13242                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       395136                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         4308                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         8762                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       797457                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        57253                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         2597                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         5634                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong        75799                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        28346                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         5601                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       175979                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       105999                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        88323                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        49632                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        27295                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6         8222                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         3844                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       322245                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        72577                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        31839                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        25591                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4         6035                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5          653                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6          354                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         7388733                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            185694                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4423223                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.260795                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.604106                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2065250     46.69%     46.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          453485     10.25%     56.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          241711      5.46%     62.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          183575      4.15%     66.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          135476      3.06%     69.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           91893      2.08%     71.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1251833     28.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4423223                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9999999                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9999999                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3677722                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2185647                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1636681                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9939101                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                107062                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6105958     61.06%     61.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       216077      2.16%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          242      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2185647     21.86%     85.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1492075     14.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9999999                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1251833                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4131402                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4131402                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4131402                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4131402                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         1148                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1148                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         1148                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1148                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     83525000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     83525000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     83525000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     83525000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4132550                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4132550                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4132550                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4132550                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72756.968641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72756.968641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72756.968641                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72756.968641                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           97                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    48.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           31                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                31                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          857                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           857                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          857                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          857                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          291                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          291                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     23650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     23650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     23650000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     23650000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81271.477663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81271.477663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81271.477663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81271.477663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                     31                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2639917                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2639917                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          557                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           557                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     38653500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     38653500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples          557                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean   138.791741                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    96.739339                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9            3      0.54%      0.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19           12      2.15%      2.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29           14      2.51%      5.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39            6      1.08%      6.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           11      1.97%      8.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59            6      1.08%      9.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           25      4.49%     13.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           26      4.67%     18.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89           18      3.23%     21.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99           21      3.77%     25.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109           22      3.95%     29.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119           41      7.36%     36.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129           52      9.34%     46.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139           10      1.80%     47.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149          138     24.78%     72.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159           29      5.21%     77.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169           15      2.69%     80.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179           32      5.75%     86.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           25      4.49%     90.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           13      2.33%     93.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209            9      1.62%     94.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219            6      1.08%     95.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229            1      0.18%     96.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239            8      1.44%     97.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249            1      0.18%     97.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            1      0.18%     97.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::500-509            5      0.90%     98.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::630-639            1      0.18%     98.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829            2      0.36%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            1      0.18%     99.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849            2      0.36%     99.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859            1      0.18%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            6                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          859                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total          557                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2640474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2640474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69395.870736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69395.870736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          386                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          386                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          171                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          171                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     13598500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     13598500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 79523.391813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 79523.391813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1491485                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1491485                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     44871500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     44871500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples          591                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   151.849408                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev   168.402049                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9            2      0.34%      0.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19           26      4.40%      4.74% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29           51      8.63%     13.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39            5      0.85%     14.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49            2      0.34%     14.55% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79           10      1.69%     16.24% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89            9      1.52%     17.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99           18      3.05%     20.81% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109           21      3.55%     24.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119          114     19.29%     43.65% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129          137     23.18%     66.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139           58      9.81%     76.65% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149           54      9.14%     85.79% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159            9      1.52%     87.31% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169            7      1.18%     88.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179            4      0.68%     89.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189           12      2.03%     91.20% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199           13      2.20%     93.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489            5      0.85%     94.25% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499            3      0.51%     94.75% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579            6      1.02%     95.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609            2      0.34%     96.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849            3      0.51%     96.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859            1      0.17%     96.79% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869            3      0.51%     97.29% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879            3      0.51%     97.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889            1      0.17%     97.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::890-899            4      0.68%     98.65% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::900-909            8      1.35%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            8                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          905                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total          591                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1492076                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1492076                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000396                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000396                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 75924.703892                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75924.703892                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          471                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          471                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          120                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          120                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     10051500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     10051500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000080                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000080                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 83762.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 83762.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1278.511675                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8178995                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1411                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            5796.594614                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1278.511675                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.624273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.624273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1380                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1360                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.673828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           33060691                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          33060691                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   582632                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1535090                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3179701                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                355300                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 201991                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1686394                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 22081                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               20188478                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 99320                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          172                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          172                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          172                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          172                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          272                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          272                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          272                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          272                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     20227979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     20227979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     20227979                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     20227979                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          444                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          444                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          444                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          444                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.612613                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.612613                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.612613                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.612613                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 74367.569853                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 74367.569853                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 74367.569853                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 74367.569853                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker           43                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total           43                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker           43                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total           43                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          229                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     16941498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     16941498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     16941498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     16941498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.515766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.515766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.515766                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.515766                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73980.340611                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 73980.340611                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73980.340611                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 73980.340611                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          227                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          172                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          172                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          272                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          272                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     20227979                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     20227979                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples          272                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   148.665441                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    52.255636                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119           18      6.62%      6.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129           41     15.07%     21.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139            3      1.10%     22.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149          132     48.53%     71.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159           60     22.06%     93.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169            2      0.74%     94.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179            8      2.94%     97.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189            2      0.74%     97.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            1      0.37%     98.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::200-209            2      0.74%     98.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            1      0.37%     99.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::610-619            1      0.37%     99.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::810-819            1      0.37%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value          114                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          812                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total          272                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.612613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.612613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 74367.569853                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 74367.569853                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker           43                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total           43                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          229                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          229                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     16941498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     16941498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.515766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.515766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73980.340611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73980.340611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.352679                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          448                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          243                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.843621                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.352679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.959542                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.959542                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         1117                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         1117                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             197336                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       33384515                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5472098                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3018274                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5432389                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  446304                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        406                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  526                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          905                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3928880                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   338                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       37                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5854714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.702162                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             4.965517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   821495     14.03%     14.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   497669      8.50%     22.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   592739     10.12%     32.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   601140     10.27%     42.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   387928      6.63%     49.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   471986      8.06%     57.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   605600     10.34%     67.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   187586      3.20%     71.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   185429      3.17%     74.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                   221464      3.78%     78.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  171954      2.94%     81.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                  165735      2.83%     83.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                  139451      2.38%     86.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   72879      1.24%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                  100307      1.71%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                  106386      1.82%     91.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                  524966      8.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5854714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.933313                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        5.694016                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3928463                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3928463                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3928463                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3928463                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          409                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             409                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          409                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            409                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25116996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25116996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25116996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25116996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3928872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3928872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3928872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3928872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000104                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61410.748166                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61410.748166                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61410.748166                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61410.748166                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         4878                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           56                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      87.107143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          173                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           173                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          173                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          173                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          236                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          236                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          236                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          236                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16524497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16524497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16524497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16524497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70019.055085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70019.055085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70019.055085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70019.055085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      1                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3928463                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3928463                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          409                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           409                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25116996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25116996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          409                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   122.811736                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    91.248080                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            4      0.98%      0.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            5      1.22%      2.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            6      1.47%      3.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            8      1.96%      5.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49           14      3.42%      9.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59           13      3.18%     12.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            7      1.71%     13.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79           18      4.40%     18.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89           14      3.42%     21.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           21      5.13%     26.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           30      7.33%     34.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           18      4.40%     38.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129          148     36.19%     74.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139            9      2.20%     77.02% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           69     16.87%     93.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159            3      0.73%     94.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169            3      0.73%     95.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179            6      1.47%     96.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            1      0.24%     97.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::200-209            1      0.24%     97.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::220-229            1      0.24%     97.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::230-239            1      0.24%     97.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::300-309            1      0.24%     98.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::590-599            1      0.24%     98.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::610-619            1      0.24%     98.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::700-709            2      0.49%     99.02% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::710-719            2      0.49%     99.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::770-779            1      0.24%     99.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::820-829            1      0.24%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          828                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          409                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3928872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3928872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61410.748166                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61410.748166                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          173                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          173                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          236                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          236                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16524497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16524497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70019.055085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70019.055085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1087.462619                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              7652936                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1120                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6832.978571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1087.462619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.530988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.530988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1119                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1117                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.546387                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           31431212                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          31431212                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    201991                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1229526                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    19741                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               17388022                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                27657                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3913660                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2394583                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    12                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         8                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    19854                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          19417                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         100055                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       122501                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               222556                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 12808923                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                12679583                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7637403                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  10610444                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.162612                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.719801                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     31866983                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall      3155404                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall         5656                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      1611584                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall      3267952                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     29979511                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid       346530                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall          688                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       453744                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady        14912                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      1412736                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall         9200                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall       193424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      1554400                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall         4816                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall        53936                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash     19337824                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other         406124                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       93675424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     21889607                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall      1138158                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall         1710                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall       620298                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall      1151298                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall      1211946                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid        11982                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred        64685                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed        99320                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall          288                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute       188430                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         6126                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       553770                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall         3624                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall        73320                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall       611442                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall         1902                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall        20808                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash      7479546                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other            24                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      35128284                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     20021312                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall       210762                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall         1500                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall       554365                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall       143028                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      1028712                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall      2351502                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid         9240                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed        97926                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall          315                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute       171918                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         4893                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       529717                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall         3217                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall        72283                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall       551944                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall         1567                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall        19819                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash      9320466                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         33798                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      35128284                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     17415679                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall       196134                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall         1344                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall       474798                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall       131658                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      1251834                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall       297672                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid         8796                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed        87529                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall          186                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       124907                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         2676                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       462600                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall         2868                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall        70728                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       446038                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall          900                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall        16161                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash     13351164                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       784612                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     35128284                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           16                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           16                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           16                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           16                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           93                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           93                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           93                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           93                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      7151500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      7151500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      7151500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      7151500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          109                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          109                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          109                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          109                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.853211                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.853211                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.853211                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.853211                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 76897.849462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 76897.849462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 76897.849462                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 76897.849462                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           93                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           93                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           93                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           93                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      7058500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      7058500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      7058500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      7058500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.853211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.853211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.853211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.853211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 75897.849462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 75897.849462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 75897.849462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 75897.849462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           92                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           16                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           16                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           93                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           93                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      7151500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      7151500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples           93                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   153.795699                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    67.886984                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            2      2.15%      2.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129           20     21.51%     23.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           44     47.31%     70.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159           21     22.58%     93.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179            3      3.23%     96.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::280-289            1      1.08%     97.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::520-529            1      1.08%     98.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::640-649            1      1.08%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value          119                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          643                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total           93                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.853211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.853211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 76897.849462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 76897.849462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           93                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           93                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      7058500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      7058500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.853211                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.853211                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 75897.849462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 75897.849462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    13.755671                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          150                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          106                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.415094                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    13.755671                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.859729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.859729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          311                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          311                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      225673                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1728010                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  243                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               19417                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 902503                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2185647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.358962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.631337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2185404     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2185647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      2185647                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.005067                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     1.417757                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       2185606    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows           16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1081                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      2185647                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   2866199                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     212                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               2866411                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1652050                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     29                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1652079                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4518249                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         241                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4518490                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3928883                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      38                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3928921                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3928883                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          38                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3928921                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 201991                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   771578                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1390652                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             41                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3306436                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                184016                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               19226522                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 15160                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2604                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  54627                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  37301                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           47050                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            13632943                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    25125978                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 24098517                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               6993022                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6639889                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      20                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    398552                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         20560122                       # The number of ROB reads (Count)
system.cpu.rob.writes                        36234950                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9999999                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9999999                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                     19                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        19                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                    19                       # number of overall hits (Count)
system.l2.overallHits::total                       19                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          229                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           93                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  236                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  272                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     830                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          229                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           93                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 236                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 272                       # number of overall misses (Count)
system.l2.overallMisses::total                    830                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker     16595500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      6918000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        16286500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        23202500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           63002500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker     16595500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      6918000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16286500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       23202500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          63002500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           93                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                236                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                291                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   849                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           93                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               236                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               291                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  849                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.934708                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.977621                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.934708                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.977621                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72469.432314                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 74387.096774                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69010.593220                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85303.308824                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75906.626506                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72469.432314                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 74387.096774                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69010.593220                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85303.308824                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75906.626506                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          229                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           91                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              236                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              272                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 828                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          229                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           91                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             236                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             272                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                828                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker     14878000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      6094000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     14516500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     21162500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       56651000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker     14878000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      6094000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14516500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     21162500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      56651000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.978495                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.934708                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.975265                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.978495                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.934708                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.975265                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 64969.432314                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 66967.032967                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61510.593220                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77803.308824                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68419.082126                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 64969.432314                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 66967.032967                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61510.593220                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77803.308824                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68419.082126                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          204                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            204                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           236                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              236                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16286500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16286500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          236                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   138.021186                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    83.490473                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119          140     59.32%     59.32% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129            6      2.54%     61.86% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            2      0.85%     62.71% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           71     30.08%     92.80% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            2      0.85%     93.64% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169            2      0.85%     94.49% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179            5      2.12%     96.61% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::190-199            1      0.42%     97.03% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::210-219            1      0.42%     97.46% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::230-239            1      0.42%     97.88% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::300-309            1      0.42%     98.31% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::690-699            1      0.42%     98.73% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::700-709            1      0.42%     99.15% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::770-779            1      0.42%     99.58% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::820-829            1      0.42%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          822                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          236                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          236                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            236                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69010.593220                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69010.593220                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          236                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          236                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14516500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14516500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61510.593220                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61510.593220                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              106                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 106                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      9815000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        9815000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples          106                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   185.188679                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev   194.796945                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119           48     45.28%     45.28% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129           16     15.09%     60.38% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139            9      8.49%     68.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149           15     14.15%     83.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159            1      0.94%     83.96% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179            5      4.72%     88.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189            3      2.83%     91.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489            1      0.94%     92.45% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::590-599            1      0.94%     93.40% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::840-849            1      0.94%     94.34% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859            1      0.94%     95.28% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::870-879            1      0.94%     96.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::880-889            1      0.94%     97.17% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::890-899            3      2.83%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          899                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total          106                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data            120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.883333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.883333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 92594.339623                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 92594.339623                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          106                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             106                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      9020000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      9020000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.883333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.883333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85094.339623                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85094.339623                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          229                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           93                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data          166                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             488                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     16595500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      6918000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data     13387500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     36901000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples          488                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   151.233607                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    70.075280                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119           84     17.21%     17.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129            1      0.20%     17.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139            1      0.20%     17.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149          326     66.80%     84.43% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159           15      3.07%     87.50% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169            4      0.82%     88.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179           30      6.15%     94.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189            6      1.23%     95.70% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            4      0.82%     96.52% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            3      0.61%     97.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            1      0.20%     97.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            2      0.41%     97.75% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            1      0.20%     97.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            1      0.20%     98.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            2      0.41%     98.57% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::520-529            1      0.20%     98.77% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::600-609            1      0.20%     98.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::620-629            1      0.20%     99.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::630-639            1      0.20%     99.39% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            1      0.20%     99.59% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            1      0.20%     99.80% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            1      0.20%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value          114                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          834                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total          488                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          229                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           93                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data          171                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           493                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.970760                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.989858                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72469.432314                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 74387.096774                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80647.590361                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75616.803279                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          229                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           91                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data          166                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          486                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     14878000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      6094000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     12142500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     33114500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.978495                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.970760                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.985801                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 64969.432314                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 66967.032967                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73147.590361                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68136.831276                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           11                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               11                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           11                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           11                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           21                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               21                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           21                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           21                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                     7.713549                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                           53                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                         34                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.558824                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       7.713549                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.000471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024             15                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                    8                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.000916                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       8712                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                        51                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       229.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        91.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       236.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000763036                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                2378                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         828                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       828                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   828                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     664                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   52992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              18076481.19898593                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2914597000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3520044.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker        14656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         5824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        15104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        17408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 4999413.278463499621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1986666.411965844687                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 5152233.771691640839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 5938167.736864942126                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          229                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           91                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          236                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      7386846                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      3116842                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6893044                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     12282564                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     32256.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     34251.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29207.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     45156.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker        14656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         5824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        15104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        17408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          52992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          229                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           91                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          236                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      4999413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1986666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        5152234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        5938168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          18076481                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5152234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5152234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      4999413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1986666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5152234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       5938168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         18076481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  828                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                15195920                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2758896                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           29679296                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18352.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35844.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 362                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            43.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   113.610278                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    86.367699                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   140.172832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          343     73.45%     73.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           89     19.06%     92.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           14      3.00%     95.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            6      1.28%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      1.28%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      1.07%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      0.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 52992                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               18.076481                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               43.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    598800.384000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    800243.774400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1152530.803200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 520901987.827202                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 516113092.151997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1517150177.088004                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  2556716832.028802                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   872.140016                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2317373640                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    131600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    482570360                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    854538.048000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1136097.379200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2330299.507200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 520901987.827202                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 567778541.702399                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1477452430.540803                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  2570453895.004803                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   876.825964                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2256518940                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    131600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    543425060                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 722                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               204                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                106                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               106                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             722                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1860                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         1860                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1860                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        52992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total        52992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    52992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                828                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      828    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  828                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy             1318000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            4433920                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1032                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          317                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp                729                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty           21                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           11                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              319                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            236                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           493                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          473                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          613                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          278                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   2049                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        20608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        14656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   56384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               849                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.135453                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.342409                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     734     86.45%     86.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     115     13.55%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 849                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             616000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            236000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            291000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             93998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            229000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1200                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          351                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   2931544000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
