[
  {
    "class":"firrtl.annotations.transforms.ResolvePaths",
    "targets":[
      "~TestHarness|Top>serial_in_ready",
      "~TestHarness|Top>serial_in_valid",
      "~TestHarness|Top>serial_in_bits",
      "~TestHarness|Top>serial_out_ready",
      "~TestHarness|Top>serial_out_valid",
      "~TestHarness|Top>serial_out_bits",
      "~TestHarness|Top>uart_0_txd",
      "~TestHarness|Top>uart_0_rxd",
      "~TestHarness|Top>mem_axi4_0_aw_ready",
      "~TestHarness|Top>mem_axi4_0_aw_valid",
      "~TestHarness|Top>mem_axi4_0_aw_bits_id",
      "~TestHarness|Top>mem_axi4_0_aw_bits_addr",
      "~TestHarness|Top>mem_axi4_0_aw_bits_len",
      "~TestHarness|Top>mem_axi4_0_aw_bits_size",
      "~TestHarness|Top>mem_axi4_0_aw_bits_burst",
      "~TestHarness|Top>mem_axi4_0_aw_bits_lock",
      "~TestHarness|Top>mem_axi4_0_aw_bits_cache",
      "~TestHarness|Top>mem_axi4_0_aw_bits_prot",
      "~TestHarness|Top>mem_axi4_0_aw_bits_qos",
      "~TestHarness|Top>mem_axi4_0_w_ready",
      "~TestHarness|Top>mem_axi4_0_w_valid",
      "~TestHarness|Top>mem_axi4_0_w_bits_data",
      "~TestHarness|Top>mem_axi4_0_w_bits_strb",
      "~TestHarness|Top>mem_axi4_0_w_bits_last",
      "~TestHarness|Top>mem_axi4_0_b_ready",
      "~TestHarness|Top>mem_axi4_0_b_valid",
      "~TestHarness|Top>mem_axi4_0_b_bits_id",
      "~TestHarness|Top>mem_axi4_0_b_bits_resp",
      "~TestHarness|Top>mem_axi4_0_ar_ready",
      "~TestHarness|Top>mem_axi4_0_ar_valid",
      "~TestHarness|Top>mem_axi4_0_ar_bits_id",
      "~TestHarness|Top>mem_axi4_0_ar_bits_addr",
      "~TestHarness|Top>mem_axi4_0_ar_bits_len",
      "~TestHarness|Top>mem_axi4_0_ar_bits_size",
      "~TestHarness|Top>mem_axi4_0_ar_bits_burst",
      "~TestHarness|Top>mem_axi4_0_ar_bits_lock",
      "~TestHarness|Top>mem_axi4_0_ar_bits_cache",
      "~TestHarness|Top>mem_axi4_0_ar_bits_prot",
      "~TestHarness|Top>mem_axi4_0_ar_bits_qos",
      "~TestHarness|Top>mem_axi4_0_r_ready",
      "~TestHarness|Top>mem_axi4_0_r_valid",
      "~TestHarness|Top>mem_axi4_0_r_bits_id",
      "~TestHarness|Top>mem_axi4_0_r_bits_data",
      "~TestHarness|Top>mem_axi4_0_r_bits_resp",
      "~TestHarness|Top>mem_axi4_0_r_bits_last",
      "~TestHarness|Top>debug_clockeddmi_dmi_req_ready",
      "~TestHarness|Top>debug_clockeddmi_dmi_req_valid",
      "~TestHarness|Top>debug_clockeddmi_dmi_req_bits_addr",
      "~TestHarness|Top>debug_clockeddmi_dmi_req_bits_data",
      "~TestHarness|Top>debug_clockeddmi_dmi_req_bits_op",
      "~TestHarness|Top>debug_clockeddmi_dmi_resp_ready",
      "~TestHarness|Top>debug_clockeddmi_dmi_resp_valid",
      "~TestHarness|Top>debug_clockeddmi_dmi_resp_bits_data",
      "~TestHarness|Top>debug_clockeddmi_dmi_resp_bits_resp",
      "~TestHarness|Top>debug_clockeddmi_dmiClock",
      "~TestHarness|Top>debug_clockeddmi_dmiReset",
      "~TestHarness|Top>debug_ndreset",
      "~TestHarness|Top>debug_dmactive",
      "~TestHarness|Top>interrupts",
      "~TestHarness|Top>reset",
      "~TestHarness|Top>clock"
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_in_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_in_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_in_bits"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_out_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_out_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>serial_out_bits"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>uart_0_txd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>uart_0_rxd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_id"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_len"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_burst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_lock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_cache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_prot"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_aw_bits_qos"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_w_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_w_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_w_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_w_bits_strb"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_w_bits_last"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_b_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_b_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_b_bits_id"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_b_bits_resp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_id"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_len"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_burst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_lock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_cache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_prot"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_ar_bits_qos"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_bits_id"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_bits_resp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>mem_axi4_0_r_bits_last"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_req_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_req_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_req_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_req_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_req_bits_op"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_resp_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmi_resp_bits_resp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmiClock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_clockeddmi_dmiReset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_ndreset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>debug_dmactive"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/ajis01/scratch/CS252A_Project/chipyard/sims/verilator/generated-src/example.TestHarness.GemminiRocketConfig"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>interrupts"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>reset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TestHarness|Top>clock"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TestHarness.AXI4RAM_inTestHarness.mem",
    "address_width":25,
    "name":"mem",
    "data_width":64,
    "depth":33554432,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/SimUART.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimUART.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/csrc/SimSerial.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/vsrc/SimSerial.v"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"TestHarness.Top",
    "mapping":[
      {
        "range":{
          "base":0,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "debug-controller@0"
        ]
      },
      {
        "range":{
          "base":12288,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "error-device@3000"
        ]
      },
      {
        "range":{
          "base":65536,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":false,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "rom@10000"
        ]
      },
      {
        "range":{
          "base":33554432,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clint@2000000"
        ]
      },
      {
        "range":{
          "base":33619968,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "cache-controller@2010000"
        ]
      },
      {
        "range":{
          "base":201326592,
          "size":67108864
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "interrupt-controller@c000000"
        ]
      },
      {
        "range":{
          "base":1409286144,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "serial@54000000"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":268435456
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":true
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/home/ajis01/scratch/CS252A_Project/chipyard/sims/verilator/generated-src/example.TestHarness.GemminiRocketConfig/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"firrtl.passes.memlib.ReplSeqMemAnnotation",
    "inputFileName":"",
    "outputConfig":"/home/ajis01/scratch/CS252A_Project/chipyard/sims/verilator/generated-src/example.TestHarness.GemminiRocketConfig/example.TestHarness.GemminiRocketConfig.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.stage.InfoModeAnnotation",
    "modeName":"append"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.stage.OutputFileAnnotation",
    "file":"/home/ajis01/scratch/CS252A_Project/chipyard/sims/verilator/generated-src/example.TestHarness.GemminiRocketConfig/example.TestHarness.GemminiRocketConfig.harness.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/ajis01/scratch/CS252A_Project/chipyard/sims/verilator/generated-src/example.TestHarness.GemminiRocketConfig"
  }
]