Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Nov 11 22:06:18 2017
| Host         : titanx running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -file design_1_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 99 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 891 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.803        0.000                      0                  779        0.090        0.000                      0                  779        3.000        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  clk_out2_design_1_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               6.905        0.000                      0                   47        0.118        0.000                      0                   47        4.020        0.000                       0                    36  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_1         29.789        0.000                      0                  712        0.090        0.000                      0                  712       19.500        0.000                       0                   105  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out2_design_1_clk_wiz_0_1        5.803        0.000                      0                   42        0.119        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.642ns (28.824%)  route 1.585ns (71.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.675     2.983    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y47         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     4.022    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           1.064     5.210    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y61         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.486    12.678    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y61         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X30Y61         FDRE (Setup_fdre_C_R)       -0.524    12.116    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.563     0.904    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.111    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X28Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.156 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.156    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X28Y44         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.831     1.201    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y44         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.284     0.917    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y44   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y44   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 design_1_i/qvga_to_vga_0/inst/frame_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@40.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 0.518ns (5.503%)  route 8.895ns (94.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 41.526 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         1.663     1.663    design_1_i/qvga_to_vga_0/inst/clk25
    SLICE_X28Y53         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     2.181 r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[8]/Q
                         net (fo=39, routed)          8.895    11.076    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         1.526    41.526    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.526    
                         clock uncertainty           -0.095    41.431    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.865    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 29.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/qvga_to_vga_0/inst/frame_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (27.988%)  route 0.422ns (72.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         0.562     0.562    design_1_i/qvga_to_vga_0/inst/clk25
    SLICE_X28Y51         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[2]/Q
                         net (fo=39, routed)          0.422     1.148    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.874    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.057    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y55     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y36     design_1_i/qvga_to_vga_0/inst/vo_b_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qvga_to_vga_0/inst/frame_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.902ns  (logic 0.580ns (30.488%)  route 1.322ns (69.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 32.983 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.675    32.983    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456    33.439 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.451    33.890    design_1_i/qvga_to_vga_0/inst/resetN
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124    34.014 r  design_1_i/qvga_to_vga_0/inst/frame_addr[16]_i_1/O
                         net (fo=17, routed)          0.871    34.885    design_1_i/qvga_to_vga_0/inst/frame_addr[16]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         1.489    41.489    design_1_i/qvga_to_vga_0/inst/clk25
    SLICE_X28Y55         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/frame_addr_reg[16]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.276    41.213    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.524    40.689    design_1_i/qvga_to_vga_0/inst/frame_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         40.689    
                         arrival time                         -34.885    
  -------------------------------------------------------------------
                         slack                                  5.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qvga_to_vga_0/inst/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.987%)  route 0.227ns (55.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.564     0.905    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.227     1.273    design_1_i/qvga_to_vga_0/inst/resetN
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.318 r  design_1_i/qvga_to_vga_0/inst/blank_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/qvga_to_vga_0/inst/blank_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=103, routed)         0.832     0.832    design_1_i/qvga_to_vga_0/inst/clk25
    SLICE_X27Y49         FDRE                                         r  design_1_i/qvga_to_vga_0/inst/blank_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.276     1.108    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.091     1.199    design_1_i/qvga_to_vga_0/inst/blank_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.119    





