// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module DigitRec_DigitRec_Pipeline_TRAINING_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        labels_2_1_reload,
        labels_1_1_reload,
        labels_0_1_reload,
        dists_2_1_reload,
        dists_1_1_reload,
        dists_0_1_reload,
        training_labels_address0,
        training_labels_ce0,
        training_labels_q0,
        training_samples_address0,
        training_samples_ce0,
        training_samples_q0,
        training_samples_address1,
        training_samples_ce1,
        training_samples_q1,
        test_set_load,
        tmp_1,
        test_set_address0,
        test_set_ce0,
        test_set_q0,
        test_set_address1,
        test_set_ce1,
        test_set_q1,
        labels_2_3_out,
        labels_2_3_out_ap_vld,
        labels_1_3_out,
        labels_1_3_out_ap_vld,
        labels_0_3_out,
        labels_0_3_out_ap_vld,
        dists_2_3_out_i,
        dists_2_3_out_o,
        dists_2_3_out_o_ap_vld,
        dists_1_3_out_i,
        dists_1_3_out_o,
        dists_1_3_out_o_ap_vld,
        dists_0_3_out_i,
        dists_0_3_out_o,
        dists_0_3_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] labels_2_1_reload;
input  [31:0] labels_1_1_reload;
input  [31:0] labels_0_1_reload;
input  [31:0] dists_2_1_reload;
input  [31:0] dists_1_1_reload;
input  [31:0] dists_0_1_reload;
output  [11:0] training_labels_address0;
output   training_labels_ce0;
input  [7:0] training_labels_q0;
output  [13:0] training_samples_address0;
output   training_samples_ce0;
input  [63:0] training_samples_q0;
output  [13:0] training_samples_address1;
output   training_samples_ce1;
input  [63:0] training_samples_q1;
input  [63:0] test_set_load;
input  [10:0] tmp_1;
output  [10:0] test_set_address0;
output   test_set_ce0;
input  [63:0] test_set_q0;
output  [10:0] test_set_address1;
output   test_set_ce1;
input  [63:0] test_set_q1;
output  [31:0] labels_2_3_out;
output   labels_2_3_out_ap_vld;
output  [31:0] labels_1_3_out;
output   labels_1_3_out_ap_vld;
output  [31:0] labels_0_3_out;
output   labels_0_3_out_ap_vld;
input  [31:0] dists_2_3_out_i;
output  [31:0] dists_2_3_out_o;
output   dists_2_3_out_o_ap_vld;
input  [31:0] dists_1_3_out_i;
output  [31:0] dists_1_3_out_o;
output   dists_1_3_out_o_ap_vld;
input  [31:0] dists_0_3_out_i;
output  [31:0] dists_0_3_out_o;
output   dists_0_3_out_o_ap_vld;

reg ap_idle;
reg training_labels_ce0;
reg[13:0] training_samples_address0;
reg training_samples_ce0;
reg[13:0] training_samples_address1;
reg training_samples_ce1;
reg[10:0] test_set_address0;
reg test_set_ce0;
reg test_set_ce1;
reg labels_2_3_out_ap_vld;
reg labels_1_3_out_ap_vld;
reg labels_0_3_out_ap_vld;
reg[31:0] dists_2_3_out_o;
reg dists_2_3_out_o_ap_vld;
reg[31:0] dists_1_3_out_o;
reg dists_1_3_out_o_ap_vld;
reg[31:0] dists_0_3_out_o;
reg dists_0_3_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln107_reg_5460;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [11:0] i_reg_5455;
reg   [11:0] i_reg_5455_pp0_iter1_reg;
wire   [0:0] icmp_ln107_fu_455_p2;
reg   [0:0] icmp_ln107_reg_5460_pp0_iter1_reg;
wire   [13:0] shl_ln_fu_467_p3;
reg   [13:0] shl_ln_reg_5464;
reg   [1:0] tmp_s_reg_5490;
wire    ap_block_pp0_stage1_11001;
reg   [1:0] tmp_2_reg_5495;
reg   [1:0] tmp_3_reg_5501;
reg   [1:0] tmp_34_reg_5507;
reg   [1:0] tmp_35_reg_5513;
reg   [1:0] tmp_36_reg_5519;
reg   [1:0] tmp_37_reg_5525;
reg   [1:0] tmp_38_reg_5531;
reg   [1:0] tmp_39_reg_5537;
reg   [1:0] tmp_40_reg_5543;
reg   [1:0] tmp_41_reg_5549;
reg   [1:0] tmp_42_reg_5555;
reg   [1:0] tmp_43_reg_5561;
reg   [1:0] tmp_44_reg_5567;
reg   [1:0] tmp_45_reg_5573;
wire   [1:0] trunc_ln21_fu_1069_p1;
reg   [1:0] trunc_ln21_reg_5579;
reg   [1:0] tmp_46_reg_5585;
reg   [1:0] tmp_47_reg_5590;
reg   [1:0] tmp_48_reg_5596;
reg   [1:0] tmp_50_reg_5602;
reg   [1:0] tmp_51_reg_5608;
reg   [1:0] tmp_52_reg_5614;
reg   [1:0] tmp_53_reg_5620;
reg   [1:0] tmp_54_reg_5626;
reg   [1:0] tmp_55_reg_5632;
reg   [1:0] tmp_56_reg_5638;
reg   [1:0] tmp_57_reg_5644;
reg   [1:0] tmp_58_reg_5650;
reg   [1:0] tmp_59_reg_5656;
reg   [1:0] tmp_60_reg_5662;
reg   [1:0] tmp_61_reg_5668;
reg   [1:0] tmp_62_reg_5674;
reg   [1:0] tmp_104_reg_5680;
reg   [1:0] tmp_105_reg_5685;
reg   [1:0] tmp_106_reg_5691;
reg   [1:0] tmp_107_reg_5697;
reg   [1:0] tmp_108_reg_5703;
reg   [1:0] tmp_109_reg_5709;
reg   [1:0] tmp_110_reg_5715;
reg   [1:0] tmp_111_reg_5721;
reg   [1:0] tmp_112_reg_5727;
reg   [1:0] tmp_113_reg_5733;
reg   [1:0] tmp_114_reg_5739;
reg   [1:0] tmp_115_reg_5745;
reg   [1:0] tmp_116_reg_5751;
reg   [1:0] tmp_117_reg_5757;
reg   [1:0] tmp_118_reg_5763;
wire   [1:0] trunc_ln21_1_fu_1785_p1;
reg   [1:0] trunc_ln21_1_reg_5769;
reg   [1:0] tmp_119_reg_5775;
reg   [1:0] tmp_120_reg_5780;
reg   [1:0] tmp_121_reg_5786;
reg   [1:0] tmp_122_reg_5792;
reg   [1:0] tmp_123_reg_5798;
reg   [1:0] tmp_124_reg_5804;
reg   [1:0] tmp_125_reg_5810;
reg   [1:0] tmp_126_reg_5816;
reg   [1:0] tmp_127_reg_5822;
reg   [1:0] tmp_128_reg_5828;
reg   [1:0] tmp_129_reg_5834;
reg   [1:0] tmp_130_reg_5840;
reg   [1:0] tmp_131_reg_5846;
reg   [1:0] tmp_132_reg_5852;
reg   [1:0] tmp_133_reg_5858;
reg   [1:0] tmp_134_reg_5864;
reg   [63:0] test_set_load_2_reg_5870;
reg   [3:0] tmp_64_reg_5890;
reg   [3:0] tmp_65_reg_5896;
reg   [3:0] tmp_66_reg_5902;
reg   [3:0] tmp_67_reg_5908;
reg   [3:0] tmp_68_reg_5914;
reg   [3:0] tmp_69_reg_5920;
wire   [3:0] trunc_ln18_fu_2277_p1;
reg   [3:0] trunc_ln18_reg_5926;
reg   [3:0] tmp_70_reg_5931;
reg   [3:0] tmp_136_reg_5936;
reg   [3:0] tmp_137_reg_5942;
reg   [3:0] tmp_138_reg_5948;
reg   [3:0] tmp_139_reg_5954;
reg   [3:0] tmp_140_reg_5960;
reg   [3:0] tmp_141_reg_5966;
wire   [3:0] trunc_ln18_2_fu_2589_p1;
reg   [3:0] trunc_ln18_2_reg_5972;
reg   [3:0] tmp_142_reg_5977;
reg   [1:0] tmp_176_reg_5982;
reg   [1:0] tmp_177_reg_5987;
reg   [1:0] tmp_178_reg_5993;
reg   [1:0] tmp_179_reg_5999;
reg   [1:0] tmp_180_reg_6005;
reg   [1:0] tmp_181_reg_6011;
reg   [1:0] tmp_182_reg_6017;
reg   [1:0] tmp_183_reg_6023;
reg   [1:0] tmp_184_reg_6029;
reg   [1:0] tmp_185_reg_6035;
reg   [1:0] tmp_186_reg_6041;
reg   [1:0] tmp_187_reg_6047;
reg   [1:0] tmp_188_reg_6053;
reg   [1:0] tmp_189_reg_6059;
reg   [1:0] tmp_190_reg_6065;
wire   [1:0] trunc_ln21_2_fu_3154_p1;
reg   [1:0] trunc_ln21_2_reg_6071;
reg   [1:0] tmp_191_reg_6077;
reg   [1:0] tmp_192_reg_6082;
reg   [1:0] tmp_193_reg_6088;
reg   [1:0] tmp_194_reg_6094;
reg   [1:0] tmp_195_reg_6100;
reg   [1:0] tmp_196_reg_6106;
reg   [1:0] tmp_197_reg_6112;
reg   [1:0] tmp_198_reg_6118;
reg   [1:0] tmp_199_reg_6124;
reg   [1:0] tmp_200_reg_6130;
reg   [1:0] tmp_201_reg_6136;
reg   [1:0] tmp_202_reg_6142;
reg   [1:0] tmp_203_reg_6148;
reg   [1:0] tmp_204_reg_6154;
reg   [1:0] tmp_205_reg_6160;
reg   [1:0] tmp_206_reg_6166;
reg   [1:0] tmp_248_reg_6172;
reg   [1:0] tmp_249_reg_6177;
reg   [1:0] tmp_250_reg_6183;
reg   [1:0] tmp_251_reg_6189;
reg   [1:0] tmp_252_reg_6195;
reg   [1:0] tmp_253_reg_6201;
reg   [1:0] tmp_254_reg_6207;
reg   [1:0] tmp_255_reg_6213;
reg   [1:0] tmp_256_reg_6219;
reg   [1:0] tmp_257_reg_6225;
reg   [1:0] tmp_258_reg_6231;
reg   [1:0] tmp_259_reg_6237;
reg   [1:0] tmp_260_reg_6243;
reg   [1:0] tmp_261_reg_6249;
reg   [1:0] tmp_262_reg_6255;
wire   [1:0] trunc_ln21_3_fu_3870_p1;
reg   [1:0] trunc_ln21_3_reg_6261;
reg   [1:0] tmp_263_reg_6267;
reg   [1:0] tmp_264_reg_6272;
reg   [1:0] tmp_265_reg_6278;
reg   [1:0] tmp_266_reg_6284;
reg   [1:0] tmp_267_reg_6290;
reg   [1:0] tmp_268_reg_6296;
reg   [1:0] tmp_269_reg_6302;
reg   [1:0] tmp_270_reg_6308;
reg   [1:0] tmp_271_reg_6314;
reg   [1:0] tmp_272_reg_6320;
reg   [1:0] tmp_273_reg_6326;
reg   [1:0] tmp_274_reg_6332;
reg   [1:0] tmp_275_reg_6338;
reg   [1:0] tmp_276_reg_6344;
reg   [1:0] tmp_277_reg_6350;
reg   [1:0] tmp_278_reg_6356;
wire   [6:0] dist_fu_4142_p2;
reg   [6:0] dist_reg_6362;
wire   [6:0] add_ln26_fu_4256_p2;
reg   [6:0] add_ln26_reg_6367;
reg   [3:0] tmp_208_reg_6372;
reg   [3:0] tmp_209_reg_6378;
reg   [3:0] tmp_210_reg_6384;
reg   [3:0] tmp_211_reg_6390;
reg   [3:0] tmp_212_reg_6396;
reg   [3:0] tmp_213_reg_6402;
wire   [3:0] trunc_ln18_4_fu_4560_p1;
reg   [3:0] trunc_ln18_4_reg_6408;
reg   [3:0] tmp_214_reg_6413;
reg   [3:0] tmp_280_reg_6418;
reg   [3:0] tmp_281_reg_6424;
reg   [3:0] tmp_282_reg_6430;
reg   [3:0] tmp_283_reg_6436;
reg   [3:0] tmp_284_reg_6442;
reg   [3:0] tmp_285_reg_6448;
wire   [3:0] trunc_ln18_6_fu_4872_p1;
reg   [3:0] trunc_ln18_6_reg_6454;
reg   [3:0] tmp_286_reg_6459;
reg   [31:0] dists_0_3_out_load_reg_6464;
reg   [31:0] dists_1_3_out_load_reg_6470;
wire   [6:0] add_ln26_1_fu_5010_p2;
reg   [6:0] add_ln26_1_reg_6482;
wire   [6:0] add_ln26_2_fu_5124_p2;
reg   [6:0] add_ln26_2_reg_6487;
wire   [31:0] zext_ln39_fu_5144_p1;
reg   [31:0] zext_ln39_reg_6492;
wire   [0:0] icmp_ln45_1_fu_5148_p2;
reg   [0:0] icmp_ln45_1_reg_6497;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln108_fu_475_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln35_fu_486_p1;
wire   [63:0] zext_ln35_1_fu_497_p1;
wire   [63:0] zext_ln35_3_fu_508_p1;
wire   [63:0] zext_ln35_4_fu_1954_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln35_6_fu_1964_p1;
wire   [63:0] zext_ln35_7_fu_1974_p1;
wire   [63:0] zext_ln107_fu_4894_p1;
wire   [31:0] dists_2_4_fu_5347_p3;
wire    ap_loop_init;
wire   [31:0] dists_2_5_fu_5355_p3;
wire   [31:0] dists_2_6_fu_5362_p3;
reg   [11:0] i_1_fu_242;
wire   [11:0] add_ln107_fu_461_p2;
reg   [11:0] ap_sig_allocacmp_i;
reg   [31:0] labels_0_3_fu_246;
wire   [31:0] labels_2_7_fu_5339_p3;
reg   [31:0] labels_1_3_fu_250;
wire   [31:0] labels_2_6_fu_5331_p3;
reg   [31:0] labels_2_3_fu_254;
wire   [31:0] labels_2_5_fu_5323_p3;
wire    ap_block_pp0_stage1_01001;
wire   [10:0] or_ln35_fu_480_p2;
wire   [13:0] or_ln35_1_fu_491_p2;
wire   [10:0] or_ln35_2_fu_502_p2;
wire   [63:0] diff_fu_518_p2;
wire   [0:0] tmp_fu_523_p3;
wire   [0:0] tmp_4_fu_531_p3;
wire   [0:0] tmp_5_fu_539_p3;
wire   [0:0] tmp_6_fu_547_p3;
wire   [0:0] tmp_7_fu_555_p3;
wire   [0:0] tmp_8_fu_563_p3;
wire   [0:0] tmp_9_fu_571_p3;
wire   [0:0] tmp_10_fu_579_p3;
wire   [0:0] tmp_11_fu_587_p3;
wire   [0:0] tmp_12_fu_595_p3;
wire   [0:0] tmp_13_fu_603_p3;
wire   [0:0] tmp_14_fu_611_p3;
wire   [0:0] tmp_15_fu_619_p3;
wire   [0:0] tmp_16_fu_627_p3;
wire   [0:0] tmp_17_fu_635_p3;
wire   [0:0] tmp_18_fu_643_p3;
wire   [0:0] tmp_19_fu_651_p3;
wire   [0:0] tmp_20_fu_659_p3;
wire   [0:0] tmp_21_fu_667_p3;
wire   [0:0] tmp_22_fu_675_p3;
wire   [0:0] tmp_23_fu_683_p3;
wire   [0:0] tmp_24_fu_691_p3;
wire   [0:0] tmp_25_fu_699_p3;
wire   [0:0] tmp_26_fu_707_p3;
wire   [0:0] tmp_27_fu_715_p3;
wire   [0:0] tmp_28_fu_723_p3;
wire   [0:0] tmp_29_fu_731_p3;
wire   [0:0] tmp_30_fu_739_p3;
wire   [0:0] tmp_31_fu_747_p3;
wire   [0:0] tmp_32_fu_755_p3;
wire   [0:0] tmp_33_fu_763_p3;
wire   [0:0] tmp_49_fu_771_p3;
wire   [62:0] and_ln_fu_779_p64;
wire   [63:0] zext_ln20_fu_909_p1;
wire   [63:0] sub_ln20_fu_913_p2;
wire   [63:0] diff_1_fu_1233_p2;
wire   [0:0] tmp_72_fu_1239_p3;
wire   [0:0] tmp_73_fu_1247_p3;
wire   [0:0] tmp_74_fu_1255_p3;
wire   [0:0] tmp_75_fu_1263_p3;
wire   [0:0] tmp_76_fu_1271_p3;
wire   [0:0] tmp_77_fu_1279_p3;
wire   [0:0] tmp_78_fu_1287_p3;
wire   [0:0] tmp_79_fu_1295_p3;
wire   [0:0] tmp_80_fu_1303_p3;
wire   [0:0] tmp_81_fu_1311_p3;
wire   [0:0] tmp_82_fu_1319_p3;
wire   [0:0] tmp_83_fu_1327_p3;
wire   [0:0] tmp_84_fu_1335_p3;
wire   [0:0] tmp_85_fu_1343_p3;
wire   [0:0] tmp_86_fu_1351_p3;
wire   [0:0] tmp_87_fu_1359_p3;
wire   [0:0] tmp_88_fu_1367_p3;
wire   [0:0] tmp_89_fu_1375_p3;
wire   [0:0] tmp_90_fu_1383_p3;
wire   [0:0] tmp_91_fu_1391_p3;
wire   [0:0] tmp_92_fu_1399_p3;
wire   [0:0] tmp_93_fu_1407_p3;
wire   [0:0] tmp_94_fu_1415_p3;
wire   [0:0] tmp_95_fu_1423_p3;
wire   [0:0] tmp_96_fu_1431_p3;
wire   [0:0] tmp_97_fu_1439_p3;
wire   [0:0] tmp_98_fu_1447_p3;
wire   [0:0] tmp_99_fu_1455_p3;
wire   [0:0] tmp_100_fu_1463_p3;
wire   [0:0] tmp_101_fu_1471_p3;
wire   [0:0] tmp_102_fu_1479_p3;
wire   [0:0] tmp_103_fu_1487_p3;
wire   [62:0] and_ln20_1_fu_1495_p64;
wire   [63:0] zext_ln20_1_fu_1625_p1;
wire   [63:0] sub_ln20_1_fu_1629_p2;
wire   [13:0] or_ln35_3_fu_1949_p2;
wire   [10:0] or_ln35_4_fu_1959_p2;
wire   [13:0] or_ln35_5_fu_1969_p2;
wire   [61:0] and_ln1_fu_1979_p32;
wire   [61:0] and_ln21_1_fu_2082_p32;
wire   [62:0] zext_ln21_1_fu_2181_p1;
wire   [62:0] zext_ln21_fu_2078_p1;
wire   [62:0] add_ln21_1_fu_2185_p2;
wire   [58:0] tmp_63_fu_2191_p4;
wire   [59:0] and_ln1_cast_fu_2029_p31;
wire   [59:0] and_ln21_1_cast_fu_2132_p31;
wire   [59:0] add_ln18_fu_2205_p2;
wire   [59:0] zext_ln22_fu_2201_p1;
wire   [59:0] add_ln22_fu_2211_p2;
wire   [61:0] and_ln21_2_fu_2291_p32;
wire   [61:0] and_ln21_3_fu_2394_p32;
wire   [59:0] and_ln21_3_cast_fu_2444_p31;
wire   [59:0] and_ln21_2_cast_fu_2341_p31;
wire   [62:0] zext_ln21_3_fu_2493_p1;
wire   [62:0] zext_ln21_2_fu_2390_p1;
wire   [62:0] add_ln21_fu_2503_p2;
wire   [58:0] tmp_135_fu_2509_p4;
wire   [59:0] zext_ln22_1_fu_2519_p1;
wire   [59:0] add_ln18_1_fu_2497_p2;
wire   [59:0] add_ln22_1_fu_2523_p2;
wire   [63:0] diff_2_fu_2603_p2;
wire   [0:0] tmp_144_fu_2608_p3;
wire   [0:0] tmp_145_fu_2616_p3;
wire   [0:0] tmp_146_fu_2624_p3;
wire   [0:0] tmp_147_fu_2632_p3;
wire   [0:0] tmp_148_fu_2640_p3;
wire   [0:0] tmp_149_fu_2648_p3;
wire   [0:0] tmp_150_fu_2656_p3;
wire   [0:0] tmp_151_fu_2664_p3;
wire   [0:0] tmp_152_fu_2672_p3;
wire   [0:0] tmp_153_fu_2680_p3;
wire   [0:0] tmp_154_fu_2688_p3;
wire   [0:0] tmp_155_fu_2696_p3;
wire   [0:0] tmp_156_fu_2704_p3;
wire   [0:0] tmp_157_fu_2712_p3;
wire   [0:0] tmp_158_fu_2720_p3;
wire   [0:0] tmp_159_fu_2728_p3;
wire   [0:0] tmp_160_fu_2736_p3;
wire   [0:0] tmp_161_fu_2744_p3;
wire   [0:0] tmp_162_fu_2752_p3;
wire   [0:0] tmp_163_fu_2760_p3;
wire   [0:0] tmp_164_fu_2768_p3;
wire   [0:0] tmp_165_fu_2776_p3;
wire   [0:0] tmp_166_fu_2784_p3;
wire   [0:0] tmp_167_fu_2792_p3;
wire   [0:0] tmp_168_fu_2800_p3;
wire   [0:0] tmp_169_fu_2808_p3;
wire   [0:0] tmp_170_fu_2816_p3;
wire   [0:0] tmp_171_fu_2824_p3;
wire   [0:0] tmp_172_fu_2832_p3;
wire   [0:0] tmp_173_fu_2840_p3;
wire   [0:0] tmp_174_fu_2848_p3;
wire   [0:0] tmp_175_fu_2856_p3;
wire   [62:0] and_ln20_2_fu_2864_p64;
wire   [63:0] zext_ln20_2_fu_2994_p1;
wire   [63:0] sub_ln20_2_fu_2998_p2;
wire   [63:0] diff_3_fu_3318_p2;
wire   [0:0] tmp_216_fu_3324_p3;
wire   [0:0] tmp_217_fu_3332_p3;
wire   [0:0] tmp_218_fu_3340_p3;
wire   [0:0] tmp_219_fu_3348_p3;
wire   [0:0] tmp_220_fu_3356_p3;
wire   [0:0] tmp_221_fu_3364_p3;
wire   [0:0] tmp_222_fu_3372_p3;
wire   [0:0] tmp_223_fu_3380_p3;
wire   [0:0] tmp_224_fu_3388_p3;
wire   [0:0] tmp_225_fu_3396_p3;
wire   [0:0] tmp_226_fu_3404_p3;
wire   [0:0] tmp_227_fu_3412_p3;
wire   [0:0] tmp_228_fu_3420_p3;
wire   [0:0] tmp_229_fu_3428_p3;
wire   [0:0] tmp_230_fu_3436_p3;
wire   [0:0] tmp_231_fu_3444_p3;
wire   [0:0] tmp_232_fu_3452_p3;
wire   [0:0] tmp_233_fu_3460_p3;
wire   [0:0] tmp_234_fu_3468_p3;
wire   [0:0] tmp_235_fu_3476_p3;
wire   [0:0] tmp_236_fu_3484_p3;
wire   [0:0] tmp_237_fu_3492_p3;
wire   [0:0] tmp_238_fu_3500_p3;
wire   [0:0] tmp_239_fu_3508_p3;
wire   [0:0] tmp_240_fu_3516_p3;
wire   [0:0] tmp_241_fu_3524_p3;
wire   [0:0] tmp_242_fu_3532_p3;
wire   [0:0] tmp_243_fu_3540_p3;
wire   [0:0] tmp_244_fu_3548_p3;
wire   [0:0] tmp_245_fu_3556_p3;
wire   [0:0] tmp_246_fu_3564_p3;
wire   [0:0] tmp_247_fu_3572_p3;
wire   [62:0] and_ln20_3_fu_3580_p64;
wire   [63:0] zext_ln20_3_fu_3710_p1;
wire   [63:0] sub_ln20_3_fu_3714_p2;
wire   [52:0] and_ln2_fu_4034_p15;
wire   [52:0] and_ln3_fu_4063_p15;
wire   [53:0] zext_ln23_1_fu_4088_p1;
wire   [53:0] zext_ln23_fu_4059_p1;
wire   [52:0] add_ln23_4_fu_4092_p2;
wire   [53:0] add_ln23_fu_4098_p2;
wire   [37:0] tmp_71_fu_4108_p4;
wire   [38:0] zext_ln24_fu_4118_p1;
wire   [38:0] trunc_ln18_1_fu_4104_p1;
wire   [38:0] add_ln24_fu_4122_p2;
wire   [6:0] trunc_ln25_1_fu_4132_p4;
wire   [6:0] trunc_ln25_fu_4128_p1;
wire   [52:0] and_ln18_1_fu_4148_p15;
wire   [52:0] and_ln23_1_fu_4177_p15;
wire   [53:0] zext_ln23_3_fu_4202_p1;
wire   [53:0] zext_ln23_2_fu_4173_p1;
wire   [52:0] add_ln23_5_fu_4206_p2;
wire   [53:0] add_ln23_1_fu_4212_p2;
wire   [37:0] tmp_143_fu_4222_p4;
wire   [38:0] zext_ln24_1_fu_4232_p1;
wire   [38:0] trunc_ln18_3_fu_4218_p1;
wire   [38:0] add_ln24_1_fu_4236_p2;
wire   [6:0] trunc_ln25_3_fu_4246_p4;
wire   [6:0] trunc_ln25_2_fu_4242_p1;
wire   [61:0] and_ln21_4_fu_4262_p32;
wire   [61:0] and_ln21_5_fu_4365_p32;
wire   [59:0] and_ln21_5_cast_fu_4415_p31;
wire   [59:0] and_ln21_4_cast_fu_4312_p31;
wire   [62:0] zext_ln21_5_fu_4464_p1;
wire   [62:0] zext_ln21_4_fu_4361_p1;
wire   [62:0] add_ln21_2_fu_4474_p2;
wire   [58:0] tmp_207_fu_4480_p4;
wire   [59:0] zext_ln22_2_fu_4490_p1;
wire   [59:0] add_ln18_2_fu_4468_p2;
wire   [59:0] add_ln22_2_fu_4494_p2;
wire   [61:0] and_ln21_6_fu_4574_p32;
wire   [61:0] and_ln21_7_fu_4677_p32;
wire   [59:0] and_ln21_7_cast_fu_4727_p31;
wire   [59:0] and_ln21_6_cast_fu_4624_p31;
wire   [62:0] zext_ln21_7_fu_4776_p1;
wire   [62:0] zext_ln21_6_fu_4673_p1;
wire   [62:0] add_ln21_3_fu_4786_p2;
wire   [58:0] tmp_279_fu_4792_p4;
wire   [59:0] zext_ln22_3_fu_4802_p1;
wire   [59:0] add_ln18_3_fu_4780_p2;
wire   [59:0] add_ln22_3_fu_4806_p2;
wire   [52:0] and_ln18_2_fu_4902_p15;
wire   [52:0] and_ln23_2_fu_4931_p15;
wire   [53:0] zext_ln23_5_fu_4956_p1;
wire   [53:0] zext_ln23_4_fu_4927_p1;
wire   [52:0] add_ln23_6_fu_4960_p2;
wire   [53:0] add_ln23_2_fu_4966_p2;
wire   [37:0] tmp_215_fu_4976_p4;
wire   [38:0] zext_ln24_2_fu_4986_p1;
wire   [38:0] trunc_ln18_5_fu_4972_p1;
wire   [38:0] add_ln24_2_fu_4990_p2;
wire   [6:0] trunc_ln25_5_fu_5000_p4;
wire   [6:0] trunc_ln25_4_fu_4996_p1;
wire   [52:0] and_ln18_3_fu_5016_p15;
wire   [52:0] and_ln23_3_fu_5045_p15;
wire   [53:0] zext_ln23_7_fu_5070_p1;
wire   [53:0] zext_ln23_6_fu_5041_p1;
wire   [52:0] add_ln23_7_fu_5074_p2;
wire   [53:0] add_ln23_3_fu_5080_p2;
wire   [37:0] tmp_287_fu_5090_p4;
wire   [38:0] zext_ln24_3_fu_5100_p1;
wire   [38:0] trunc_ln18_7_fu_5086_p1;
wire   [38:0] add_ln24_3_fu_5104_p2;
wire   [6:0] trunc_ln25_7_fu_5114_p4;
wire   [6:0] trunc_ln25_6_fu_5110_p1;
wire   [0:0] icmp_ln45_fu_5130_p2;
wire   [30:0] trunc_ln107_fu_4898_p1;
wire   [30:0] max_dist_fu_5136_p3;
wire   [7:0] zext_ln31_fu_5167_p1;
wire   [7:0] zext_ln35_5_fu_5173_p1;
wire   [7:0] add_ln36_fu_5179_p2;
wire   [7:0] zext_ln35_2_fu_5170_p1;
wire   [7:0] zext_ln36_fu_5176_p1;
wire   [7:0] add_ln36_1_fu_5189_p2;
wire   [8:0] zext_ln36_2_fu_5195_p1;
wire   [8:0] zext_ln36_1_fu_5185_p1;
wire   [8:0] dists_0_fu_5199_p2;
wire   [31:0] max_dist_1_fu_5209_p3;
wire   [0:0] icmp_ln45_2_fu_5214_p2;
wire   [0:0] or_ln45_fu_5236_p2;
wire   [1:0] select_ln45_1_fu_5228_p3;
wire   [31:0] zext_ln55_fu_5205_p1;
wire   [31:0] max_dist_2_fu_5220_p3;
wire   [1:0] select_ln45_2_fu_5241_p3;
wire   [0:0] icmp_ln55_fu_5259_p2;
wire   [0:0] icmp_ln55_1_fu_5265_p2;
wire   [0:0] or_ln55_fu_5271_p2;
wire   [31:0] zext_ln108_1_fu_5249_p1;
wire   [0:0] icmp_ln53_fu_5253_p2;
wire   [31:0] labels_2_fu_5299_p3;
wire   [31:0] labels_2_2_fu_5307_p3;
wire   [31:0] labels_2_4_fu_5315_p3;
wire   [31:0] dists_2_fu_5277_p3;
wire   [31:0] dists_2_2_fu_5285_p3;
wire   [31:0] dists_2_3_fu_5292_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_1_fu_242 = 12'd0;
#0 labels_0_3_fu_246 = 32'd0;
#0 labels_1_3_fu_250 = 32'd0;
#0 labels_2_3_fu_254 = 32'd0;
#0 ap_done_reg = 1'b0;
end

DigitRec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln107_fu_455_p2 == 1'd0))) begin
            i_1_fu_242 <= add_ln107_fu_461_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_242 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        labels_0_3_fu_246 <= labels_0_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        labels_0_3_fu_246 <= labels_2_7_fu_5339_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        labels_1_3_fu_250 <= labels_1_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        labels_1_3_fu_250 <= labels_2_6_fu_5331_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        labels_2_3_fu_254 <= labels_2_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        labels_2_3_fu_254 <= labels_2_5_fu_5323_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln26_1_reg_6482 <= add_ln26_1_fu_5010_p2;
        add_ln26_2_reg_6487 <= add_ln26_2_fu_5124_p2;
        dists_0_3_out_load_reg_6464 <= dists_0_3_out_i;
        dists_1_3_out_load_reg_6470 <= dists_1_3_out_i;
        i_reg_5455 <= ap_sig_allocacmp_i;
        i_reg_5455_pp0_iter1_reg <= i_reg_5455;
        icmp_ln107_reg_5460 <= icmp_ln107_fu_455_p2;
        icmp_ln107_reg_5460_pp0_iter1_reg <= icmp_ln107_reg_5460;
        icmp_ln45_1_reg_6497 <= icmp_ln45_1_fu_5148_p2;
        shl_ln_reg_5464[13 : 2] <= shl_ln_fu_467_p3[13 : 2];
        tmp_136_reg_5936 <= {{add_ln22_1_fu_2523_p2[51:48]}};
        tmp_137_reg_5942 <= {{add_ln22_1_fu_2523_p2[43:40]}};
        tmp_138_reg_5948 <= {{add_ln22_1_fu_2523_p2[35:32]}};
        tmp_139_reg_5954 <= {{add_ln22_1_fu_2523_p2[27:24]}};
        tmp_140_reg_5960 <= {{add_ln22_1_fu_2523_p2[19:16]}};
        tmp_141_reg_5966 <= {{add_ln22_1_fu_2523_p2[11:8]}};
        tmp_142_reg_5977 <= {{add_ln22_1_fu_2523_p2[59:56]}};
        tmp_176_reg_5982 <= {{sub_ln20_2_fu_2998_p2[61:60]}};
        tmp_177_reg_5987 <= {{sub_ln20_2_fu_2998_p2[57:56]}};
        tmp_178_reg_5993 <= {{sub_ln20_2_fu_2998_p2[53:52]}};
        tmp_179_reg_5999 <= {{sub_ln20_2_fu_2998_p2[49:48]}};
        tmp_180_reg_6005 <= {{sub_ln20_2_fu_2998_p2[45:44]}};
        tmp_181_reg_6011 <= {{sub_ln20_2_fu_2998_p2[41:40]}};
        tmp_182_reg_6017 <= {{sub_ln20_2_fu_2998_p2[37:36]}};
        tmp_183_reg_6023 <= {{sub_ln20_2_fu_2998_p2[33:32]}};
        tmp_184_reg_6029 <= {{sub_ln20_2_fu_2998_p2[29:28]}};
        tmp_185_reg_6035 <= {{sub_ln20_2_fu_2998_p2[25:24]}};
        tmp_186_reg_6041 <= {{sub_ln20_2_fu_2998_p2[21:20]}};
        tmp_187_reg_6047 <= {{sub_ln20_2_fu_2998_p2[17:16]}};
        tmp_188_reg_6053 <= {{sub_ln20_2_fu_2998_p2[13:12]}};
        tmp_189_reg_6059 <= {{sub_ln20_2_fu_2998_p2[9:8]}};
        tmp_190_reg_6065 <= {{sub_ln20_2_fu_2998_p2[5:4]}};
        tmp_191_reg_6077 <= {{sub_ln20_2_fu_2998_p2[63:62]}};
        tmp_192_reg_6082 <= {{sub_ln20_2_fu_2998_p2[59:58]}};
        tmp_193_reg_6088 <= {{sub_ln20_2_fu_2998_p2[55:54]}};
        tmp_194_reg_6094 <= {{sub_ln20_2_fu_2998_p2[51:50]}};
        tmp_195_reg_6100 <= {{sub_ln20_2_fu_2998_p2[47:46]}};
        tmp_196_reg_6106 <= {{sub_ln20_2_fu_2998_p2[43:42]}};
        tmp_197_reg_6112 <= {{sub_ln20_2_fu_2998_p2[39:38]}};
        tmp_198_reg_6118 <= {{sub_ln20_2_fu_2998_p2[35:34]}};
        tmp_199_reg_6124 <= {{sub_ln20_2_fu_2998_p2[31:30]}};
        tmp_200_reg_6130 <= {{sub_ln20_2_fu_2998_p2[27:26]}};
        tmp_201_reg_6136 <= {{sub_ln20_2_fu_2998_p2[23:22]}};
        tmp_202_reg_6142 <= {{sub_ln20_2_fu_2998_p2[19:18]}};
        tmp_203_reg_6148 <= {{sub_ln20_2_fu_2998_p2[15:14]}};
        tmp_204_reg_6154 <= {{sub_ln20_2_fu_2998_p2[11:10]}};
        tmp_205_reg_6160 <= {{sub_ln20_2_fu_2998_p2[7:6]}};
        tmp_206_reg_6166 <= {{sub_ln20_2_fu_2998_p2[3:2]}};
        tmp_248_reg_6172 <= {{sub_ln20_3_fu_3714_p2[61:60]}};
        tmp_249_reg_6177 <= {{sub_ln20_3_fu_3714_p2[57:56]}};
        tmp_250_reg_6183 <= {{sub_ln20_3_fu_3714_p2[53:52]}};
        tmp_251_reg_6189 <= {{sub_ln20_3_fu_3714_p2[49:48]}};
        tmp_252_reg_6195 <= {{sub_ln20_3_fu_3714_p2[45:44]}};
        tmp_253_reg_6201 <= {{sub_ln20_3_fu_3714_p2[41:40]}};
        tmp_254_reg_6207 <= {{sub_ln20_3_fu_3714_p2[37:36]}};
        tmp_255_reg_6213 <= {{sub_ln20_3_fu_3714_p2[33:32]}};
        tmp_256_reg_6219 <= {{sub_ln20_3_fu_3714_p2[29:28]}};
        tmp_257_reg_6225 <= {{sub_ln20_3_fu_3714_p2[25:24]}};
        tmp_258_reg_6231 <= {{sub_ln20_3_fu_3714_p2[21:20]}};
        tmp_259_reg_6237 <= {{sub_ln20_3_fu_3714_p2[17:16]}};
        tmp_260_reg_6243 <= {{sub_ln20_3_fu_3714_p2[13:12]}};
        tmp_261_reg_6249 <= {{sub_ln20_3_fu_3714_p2[9:8]}};
        tmp_262_reg_6255 <= {{sub_ln20_3_fu_3714_p2[5:4]}};
        tmp_263_reg_6267 <= {{sub_ln20_3_fu_3714_p2[63:62]}};
        tmp_264_reg_6272 <= {{sub_ln20_3_fu_3714_p2[59:58]}};
        tmp_265_reg_6278 <= {{sub_ln20_3_fu_3714_p2[55:54]}};
        tmp_266_reg_6284 <= {{sub_ln20_3_fu_3714_p2[51:50]}};
        tmp_267_reg_6290 <= {{sub_ln20_3_fu_3714_p2[47:46]}};
        tmp_268_reg_6296 <= {{sub_ln20_3_fu_3714_p2[43:42]}};
        tmp_269_reg_6302 <= {{sub_ln20_3_fu_3714_p2[39:38]}};
        tmp_270_reg_6308 <= {{sub_ln20_3_fu_3714_p2[35:34]}};
        tmp_271_reg_6314 <= {{sub_ln20_3_fu_3714_p2[31:30]}};
        tmp_272_reg_6320 <= {{sub_ln20_3_fu_3714_p2[27:26]}};
        tmp_273_reg_6326 <= {{sub_ln20_3_fu_3714_p2[23:22]}};
        tmp_274_reg_6332 <= {{sub_ln20_3_fu_3714_p2[19:18]}};
        tmp_275_reg_6338 <= {{sub_ln20_3_fu_3714_p2[15:14]}};
        tmp_276_reg_6344 <= {{sub_ln20_3_fu_3714_p2[11:10]}};
        tmp_277_reg_6350 <= {{sub_ln20_3_fu_3714_p2[7:6]}};
        tmp_278_reg_6356 <= {{sub_ln20_3_fu_3714_p2[3:2]}};
        tmp_64_reg_5890 <= {{add_ln22_fu_2211_p2[51:48]}};
        tmp_65_reg_5896 <= {{add_ln22_fu_2211_p2[43:40]}};
        tmp_66_reg_5902 <= {{add_ln22_fu_2211_p2[35:32]}};
        tmp_67_reg_5908 <= {{add_ln22_fu_2211_p2[27:24]}};
        tmp_68_reg_5914 <= {{add_ln22_fu_2211_p2[19:16]}};
        tmp_69_reg_5920 <= {{add_ln22_fu_2211_p2[11:8]}};
        tmp_70_reg_5931 <= {{add_ln22_fu_2211_p2[59:56]}};
        trunc_ln18_2_reg_5972 <= trunc_ln18_2_fu_2589_p1;
        trunc_ln18_reg_5926 <= trunc_ln18_fu_2277_p1;
        trunc_ln21_2_reg_6071 <= trunc_ln21_2_fu_3154_p1;
        trunc_ln21_3_reg_6261 <= trunc_ln21_3_fu_3870_p1;
        zext_ln39_reg_6492[30 : 0] <= zext_ln39_fu_5144_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln26_reg_6367 <= add_ln26_fu_4256_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        dist_reg_6362 <= dist_fu_4142_p2;
        tmp_104_reg_5680 <= {{sub_ln20_1_fu_1629_p2[61:60]}};
        tmp_105_reg_5685 <= {{sub_ln20_1_fu_1629_p2[57:56]}};
        tmp_106_reg_5691 <= {{sub_ln20_1_fu_1629_p2[53:52]}};
        tmp_107_reg_5697 <= {{sub_ln20_1_fu_1629_p2[49:48]}};
        tmp_108_reg_5703 <= {{sub_ln20_1_fu_1629_p2[45:44]}};
        tmp_109_reg_5709 <= {{sub_ln20_1_fu_1629_p2[41:40]}};
        tmp_110_reg_5715 <= {{sub_ln20_1_fu_1629_p2[37:36]}};
        tmp_111_reg_5721 <= {{sub_ln20_1_fu_1629_p2[33:32]}};
        tmp_112_reg_5727 <= {{sub_ln20_1_fu_1629_p2[29:28]}};
        tmp_113_reg_5733 <= {{sub_ln20_1_fu_1629_p2[25:24]}};
        tmp_114_reg_5739 <= {{sub_ln20_1_fu_1629_p2[21:20]}};
        tmp_115_reg_5745 <= {{sub_ln20_1_fu_1629_p2[17:16]}};
        tmp_116_reg_5751 <= {{sub_ln20_1_fu_1629_p2[13:12]}};
        tmp_117_reg_5757 <= {{sub_ln20_1_fu_1629_p2[9:8]}};
        tmp_118_reg_5763 <= {{sub_ln20_1_fu_1629_p2[5:4]}};
        tmp_119_reg_5775 <= {{sub_ln20_1_fu_1629_p2[63:62]}};
        tmp_120_reg_5780 <= {{sub_ln20_1_fu_1629_p2[59:58]}};
        tmp_121_reg_5786 <= {{sub_ln20_1_fu_1629_p2[55:54]}};
        tmp_122_reg_5792 <= {{sub_ln20_1_fu_1629_p2[51:50]}};
        tmp_123_reg_5798 <= {{sub_ln20_1_fu_1629_p2[47:46]}};
        tmp_124_reg_5804 <= {{sub_ln20_1_fu_1629_p2[43:42]}};
        tmp_125_reg_5810 <= {{sub_ln20_1_fu_1629_p2[39:38]}};
        tmp_126_reg_5816 <= {{sub_ln20_1_fu_1629_p2[35:34]}};
        tmp_127_reg_5822 <= {{sub_ln20_1_fu_1629_p2[31:30]}};
        tmp_128_reg_5828 <= {{sub_ln20_1_fu_1629_p2[27:26]}};
        tmp_129_reg_5834 <= {{sub_ln20_1_fu_1629_p2[23:22]}};
        tmp_130_reg_5840 <= {{sub_ln20_1_fu_1629_p2[19:18]}};
        tmp_131_reg_5846 <= {{sub_ln20_1_fu_1629_p2[15:14]}};
        tmp_132_reg_5852 <= {{sub_ln20_1_fu_1629_p2[11:10]}};
        tmp_133_reg_5858 <= {{sub_ln20_1_fu_1629_p2[7:6]}};
        tmp_134_reg_5864 <= {{sub_ln20_1_fu_1629_p2[3:2]}};
        tmp_208_reg_6372 <= {{add_ln22_2_fu_4494_p2[51:48]}};
        tmp_209_reg_6378 <= {{add_ln22_2_fu_4494_p2[43:40]}};
        tmp_210_reg_6384 <= {{add_ln22_2_fu_4494_p2[35:32]}};
        tmp_211_reg_6390 <= {{add_ln22_2_fu_4494_p2[27:24]}};
        tmp_212_reg_6396 <= {{add_ln22_2_fu_4494_p2[19:16]}};
        tmp_213_reg_6402 <= {{add_ln22_2_fu_4494_p2[11:8]}};
        tmp_214_reg_6413 <= {{add_ln22_2_fu_4494_p2[59:56]}};
        tmp_280_reg_6418 <= {{add_ln22_3_fu_4806_p2[51:48]}};
        tmp_281_reg_6424 <= {{add_ln22_3_fu_4806_p2[43:40]}};
        tmp_282_reg_6430 <= {{add_ln22_3_fu_4806_p2[35:32]}};
        tmp_283_reg_6436 <= {{add_ln22_3_fu_4806_p2[27:24]}};
        tmp_284_reg_6442 <= {{add_ln22_3_fu_4806_p2[19:16]}};
        tmp_285_reg_6448 <= {{add_ln22_3_fu_4806_p2[11:8]}};
        tmp_286_reg_6459 <= {{add_ln22_3_fu_4806_p2[59:56]}};
        tmp_2_reg_5495 <= {{sub_ln20_fu_913_p2[57:56]}};
        tmp_34_reg_5507 <= {{sub_ln20_fu_913_p2[49:48]}};
        tmp_35_reg_5513 <= {{sub_ln20_fu_913_p2[45:44]}};
        tmp_36_reg_5519 <= {{sub_ln20_fu_913_p2[41:40]}};
        tmp_37_reg_5525 <= {{sub_ln20_fu_913_p2[37:36]}};
        tmp_38_reg_5531 <= {{sub_ln20_fu_913_p2[33:32]}};
        tmp_39_reg_5537 <= {{sub_ln20_fu_913_p2[29:28]}};
        tmp_3_reg_5501 <= {{sub_ln20_fu_913_p2[53:52]}};
        tmp_40_reg_5543 <= {{sub_ln20_fu_913_p2[25:24]}};
        tmp_41_reg_5549 <= {{sub_ln20_fu_913_p2[21:20]}};
        tmp_42_reg_5555 <= {{sub_ln20_fu_913_p2[17:16]}};
        tmp_43_reg_5561 <= {{sub_ln20_fu_913_p2[13:12]}};
        tmp_44_reg_5567 <= {{sub_ln20_fu_913_p2[9:8]}};
        tmp_45_reg_5573 <= {{sub_ln20_fu_913_p2[5:4]}};
        tmp_46_reg_5585 <= {{sub_ln20_fu_913_p2[63:62]}};
        tmp_47_reg_5590 <= {{sub_ln20_fu_913_p2[59:58]}};
        tmp_48_reg_5596 <= {{sub_ln20_fu_913_p2[55:54]}};
        tmp_50_reg_5602 <= {{sub_ln20_fu_913_p2[51:50]}};
        tmp_51_reg_5608 <= {{sub_ln20_fu_913_p2[47:46]}};
        tmp_52_reg_5614 <= {{sub_ln20_fu_913_p2[43:42]}};
        tmp_53_reg_5620 <= {{sub_ln20_fu_913_p2[39:38]}};
        tmp_54_reg_5626 <= {{sub_ln20_fu_913_p2[35:34]}};
        tmp_55_reg_5632 <= {{sub_ln20_fu_913_p2[31:30]}};
        tmp_56_reg_5638 <= {{sub_ln20_fu_913_p2[27:26]}};
        tmp_57_reg_5644 <= {{sub_ln20_fu_913_p2[23:22]}};
        tmp_58_reg_5650 <= {{sub_ln20_fu_913_p2[19:18]}};
        tmp_59_reg_5656 <= {{sub_ln20_fu_913_p2[15:14]}};
        tmp_60_reg_5662 <= {{sub_ln20_fu_913_p2[11:10]}};
        tmp_61_reg_5668 <= {{sub_ln20_fu_913_p2[7:6]}};
        tmp_62_reg_5674 <= {{sub_ln20_fu_913_p2[3:2]}};
        tmp_s_reg_5490 <= {{sub_ln20_fu_913_p2[61:60]}};
        trunc_ln18_4_reg_6408 <= trunc_ln18_4_fu_4560_p1;
        trunc_ln18_6_reg_6454 <= trunc_ln18_6_fu_4872_p1;
        trunc_ln21_1_reg_5769 <= trunc_ln21_1_fu_1785_p1;
        trunc_ln21_reg_5579 <= trunc_ln21_fu_1069_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        test_set_load_2_reg_5870 <= test_set_q0;
    end
end

always @ (*) begin
    if (((icmp_ln107_reg_5460 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 12'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_242;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dists_0_3_out_o = dists_0_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dists_0_3_out_o = dists_2_6_fu_5362_p3;
    end else begin
        dists_0_3_out_o = dists_0_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dists_0_3_out_o_ap_vld = 1'b1;
    end else begin
        dists_0_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dists_1_3_out_o = dists_1_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dists_1_3_out_o = dists_2_5_fu_5355_p3;
    end else begin
        dists_1_3_out_o = dists_1_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dists_1_3_out_o_ap_vld = 1'b1;
    end else begin
        dists_1_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dists_2_3_out_o = dists_2_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dists_2_3_out_o = dists_2_4_fu_5347_p3;
    end else begin
        dists_2_3_out_o = dists_2_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dists_2_3_out_o_ap_vld = 1'b1;
    end else begin
        dists_2_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln107_reg_5460_pp0_iter1_reg == 1'd1))) begin
        labels_0_3_out_ap_vld = 1'b1;
    end else begin
        labels_0_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln107_reg_5460_pp0_iter1_reg == 1'd1))) begin
        labels_1_3_out_ap_vld = 1'b1;
    end else begin
        labels_1_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln107_reg_5460_pp0_iter1_reg == 1'd1))) begin
        labels_2_3_out_ap_vld = 1'b1;
    end else begin
        labels_2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            test_set_address0 = zext_ln35_6_fu_1964_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            test_set_address0 = zext_ln35_3_fu_508_p1;
        end else begin
            test_set_address0 = 'bx;
        end
    end else begin
        test_set_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        test_set_ce0 = 1'b1;
    end else begin
        test_set_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        test_set_ce1 = 1'b1;
    end else begin
        test_set_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_labels_ce0 = 1'b1;
    end else begin
        training_labels_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            training_samples_address0 = zext_ln35_7_fu_1974_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            training_samples_address0 = zext_ln35_1_fu_497_p1;
        end else begin
            training_samples_address0 = 'bx;
        end
    end else begin
        training_samples_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            training_samples_address1 = zext_ln35_4_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            training_samples_address1 = zext_ln108_fu_475_p1;
        end else begin
            training_samples_address1 = 'bx;
        end
    end else begin
        training_samples_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_samples_ce0 = 1'b1;
    end else begin
        training_samples_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_samples_ce1 = 1'b1;
    end else begin
        training_samples_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_461_p2 = (ap_sig_allocacmp_i + 12'd1);

assign add_ln18_1_fu_2497_p2 = (and_ln21_3_cast_fu_2444_p31 + and_ln21_2_cast_fu_2341_p31);

assign add_ln18_2_fu_4468_p2 = (and_ln21_5_cast_fu_4415_p31 + and_ln21_4_cast_fu_4312_p31);

assign add_ln18_3_fu_4780_p2 = (and_ln21_7_cast_fu_4727_p31 + and_ln21_6_cast_fu_4624_p31);

assign add_ln18_fu_2205_p2 = (and_ln1_cast_fu_2029_p31 + and_ln21_1_cast_fu_2132_p31);

assign add_ln21_1_fu_2185_p2 = (zext_ln21_1_fu_2181_p1 + zext_ln21_fu_2078_p1);

assign add_ln21_2_fu_4474_p2 = (zext_ln21_5_fu_4464_p1 + zext_ln21_4_fu_4361_p1);

assign add_ln21_3_fu_4786_p2 = (zext_ln21_7_fu_4776_p1 + zext_ln21_6_fu_4673_p1);

assign add_ln21_fu_2503_p2 = (zext_ln21_3_fu_2493_p1 + zext_ln21_2_fu_2390_p1);

assign add_ln22_1_fu_2523_p2 = (zext_ln22_1_fu_2519_p1 + add_ln18_1_fu_2497_p2);

assign add_ln22_2_fu_4494_p2 = (zext_ln22_2_fu_4490_p1 + add_ln18_2_fu_4468_p2);

assign add_ln22_3_fu_4806_p2 = (zext_ln22_3_fu_4802_p1 + add_ln18_3_fu_4780_p2);

assign add_ln22_fu_2211_p2 = (add_ln18_fu_2205_p2 + zext_ln22_fu_2201_p1);

assign add_ln23_1_fu_4212_p2 = (zext_ln23_3_fu_4202_p1 + zext_ln23_2_fu_4173_p1);

assign add_ln23_2_fu_4966_p2 = (zext_ln23_5_fu_4956_p1 + zext_ln23_4_fu_4927_p1);

assign add_ln23_3_fu_5080_p2 = (zext_ln23_7_fu_5070_p1 + zext_ln23_6_fu_5041_p1);

assign add_ln23_4_fu_4092_p2 = (and_ln3_fu_4063_p15 + and_ln2_fu_4034_p15);

assign add_ln23_5_fu_4206_p2 = (and_ln23_1_fu_4177_p15 + and_ln18_1_fu_4148_p15);

assign add_ln23_6_fu_4960_p2 = (and_ln23_2_fu_4931_p15 + and_ln18_2_fu_4902_p15);

assign add_ln23_7_fu_5074_p2 = (and_ln23_3_fu_5045_p15 + and_ln18_3_fu_5016_p15);

assign add_ln23_fu_4098_p2 = (zext_ln23_1_fu_4088_p1 + zext_ln23_fu_4059_p1);

assign add_ln24_1_fu_4236_p2 = (zext_ln24_1_fu_4232_p1 + trunc_ln18_3_fu_4218_p1);

assign add_ln24_2_fu_4990_p2 = (zext_ln24_2_fu_4986_p1 + trunc_ln18_5_fu_4972_p1);

assign add_ln24_3_fu_5104_p2 = (zext_ln24_3_fu_5100_p1 + trunc_ln18_7_fu_5086_p1);

assign add_ln24_fu_4122_p2 = (zext_ln24_fu_4118_p1 + trunc_ln18_1_fu_4104_p1);

assign add_ln26_1_fu_5010_p2 = (trunc_ln25_5_fu_5000_p4 + trunc_ln25_4_fu_4996_p1);

assign add_ln26_2_fu_5124_p2 = (trunc_ln25_7_fu_5114_p4 + trunc_ln25_6_fu_5110_p1);

assign add_ln26_fu_4256_p2 = (trunc_ln25_3_fu_4246_p4 + trunc_ln25_2_fu_4242_p1);

assign add_ln36_1_fu_5189_p2 = (zext_ln35_2_fu_5170_p1 + zext_ln36_fu_5176_p1);

assign add_ln36_fu_5179_p2 = (zext_ln31_fu_5167_p1 + zext_ln35_5_fu_5173_p1);

assign and_ln18_1_fu_4148_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_136_reg_5936}}}, {4'd0}}}, {tmp_137_reg_5942}}}, {4'd0}}}, {tmp_138_reg_5948}}}, {4'd0}}}, {tmp_139_reg_5954}}}, {4'd0}}}, {tmp_140_reg_5960}}}, {4'd0}}}, {tmp_141_reg_5966}}}, {4'd0}}}, {trunc_ln18_2_reg_5972}};

assign and_ln18_2_fu_4902_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_208_reg_6372}}}, {4'd0}}}, {tmp_209_reg_6378}}}, {4'd0}}}, {tmp_210_reg_6384}}}, {4'd0}}}, {tmp_211_reg_6390}}}, {4'd0}}}, {tmp_212_reg_6396}}}, {4'd0}}}, {tmp_213_reg_6402}}}, {4'd0}}}, {trunc_ln18_4_reg_6408}};

assign and_ln18_3_fu_5016_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_280_reg_6418}}}, {4'd0}}}, {tmp_281_reg_6424}}}, {4'd0}}}, {tmp_282_reg_6430}}}, {4'd0}}}, {tmp_283_reg_6436}}}, {4'd0}}}, {tmp_284_reg_6442}}}, {4'd0}}}, {tmp_285_reg_6448}}}, {4'd0}}}, {trunc_ln18_6_reg_6454}};

assign and_ln1_cast_fu_2029_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_2_reg_5495}}}, {2'd0}}}, {tmp_3_reg_5501}}}, {2'd0}}}, {tmp_34_reg_5507}}}, {2'd0}}}, {tmp_35_reg_5513}}}, {2'd0}}}, {tmp_36_reg_5519}}}, {2'd0}}}, {tmp_37_reg_5525}}}, {2'd0}}}, {tmp_38_reg_5531}}}, {2'd0}}}, {tmp_39_reg_5537}}}, {2'd0}}}, {tmp_40_reg_5543}}}, {2'd0}}}, {tmp_41_reg_5549}}}, {2'd0}}}, {tmp_42_reg_5555}}}, {2'd0}}}, {tmp_43_reg_5561}}}, {2'd0}}}, {tmp_44_reg_5567}}}, {2'd0}}}, {tmp_45_reg_5573}}}, {2'd0}}}, {trunc_ln21_reg_5579}};

assign and_ln1_fu_1979_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_s_reg_5490}, {2'd0}}, {tmp_2_reg_5495}}, {2'd0}}, {tmp_3_reg_5501}}, {2'd0}}, {tmp_34_reg_5507}}, {2'd0}}, {tmp_35_reg_5513}}, {2'd0}}, {tmp_36_reg_5519}}, {2'd0}}, {tmp_37_reg_5525}}, {2'd0}}, {tmp_38_reg_5531}}, {2'd0}}, {tmp_39_reg_5537}}, {2'd0}}, {tmp_40_reg_5543}}, {2'd0}}, {tmp_41_reg_5549}}, {2'd0}}, {tmp_42_reg_5555}}, {2'd0}}, {tmp_43_reg_5561}}, {2'd0}}, {tmp_44_reg_5567}}, {2'd0}}, {tmp_45_reg_5573}}, {2'd0}}, {trunc_ln21_reg_5579}};

assign and_ln20_1_fu_1495_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_72_fu_1239_p3}, {1'd0}}, {tmp_73_fu_1247_p3}}, {1'd0}}, {tmp_74_fu_1255_p3}}, {1'd0}}, {tmp_75_fu_1263_p3}}, {1'd0}}, {tmp_76_fu_1271_p3}}, {1'd0}}, {tmp_77_fu_1279_p3}}, {1'd0}}, {tmp_78_fu_1287_p3}}, {1'd0}}, {tmp_79_fu_1295_p3}}, {1'd0}}, {tmp_80_fu_1303_p3}}, {1'd0}}, {tmp_81_fu_1311_p3}}, {1'd0}}, {tmp_82_fu_1319_p3}}, {1'd0}}, {tmp_83_fu_1327_p3}}, {1'd0}}, {tmp_84_fu_1335_p3}}, {1'd0}}, {tmp_85_fu_1343_p3}}, {1'd0}}, {tmp_86_fu_1351_p3}}, {1'd0}}, {tmp_87_fu_1359_p3}}, {1'd0}}, {tmp_88_fu_1367_p3}}, {1'd0}}, {tmp_89_fu_1375_p3}}, {1'd0}}, {tmp_90_fu_1383_p3}}, {1'd0}}, {tmp_91_fu_1391_p3}}, {1'd0}}, {tmp_92_fu_1399_p3}}, {1'd0}}, {tmp_93_fu_1407_p3}}, {1'd0}}, {tmp_94_fu_1415_p3}}, {1'd0}}, {tmp_95_fu_1423_p3}}, {1'd0}}, {tmp_96_fu_1431_p3}}, {1'd0}}, {tmp_97_fu_1439_p3}}, {1'd0}}, {tmp_98_fu_1447_p3}}, {1'd0}}, {tmp_99_fu_1455_p3}}, {1'd0}}, {tmp_100_fu_1463_p3}}, {1'd0}}, {tmp_101_fu_1471_p3}}, {1'd0}}, {tmp_102_fu_1479_p3}}, {1'd0}}, 
    {tmp_103_fu_1487_p3}};

assign and_ln20_2_fu_2864_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_144_fu_2608_p3}, {1'd0}}, {tmp_145_fu_2616_p3}}, {1'd0}}, {tmp_146_fu_2624_p3}}, {1'd0}}, {tmp_147_fu_2632_p3}}, {1'd0}}, {tmp_148_fu_2640_p3}}, {1'd0}}, {tmp_149_fu_2648_p3}}, {1'd0}}, {tmp_150_fu_2656_p3}}, {1'd0}}, {tmp_151_fu_2664_p3}}, {1'd0}}, {tmp_152_fu_2672_p3}}, {1'd0}}, {tmp_153_fu_2680_p3}}, {1'd0}}, {tmp_154_fu_2688_p3}}, {1'd0}}, {tmp_155_fu_2696_p3}}, {1'd0}}, {tmp_156_fu_2704_p3}}, {1'd0}}, {tmp_157_fu_2712_p3}}, {1'd0}}, {tmp_158_fu_2720_p3}}, {1'd0}}, {tmp_159_fu_2728_p3}}, {1'd0}}, {tmp_160_fu_2736_p3}}, {1'd0}}, {tmp_161_fu_2744_p3}}, {1'd0}}, {tmp_162_fu_2752_p3}}, {1'd0}}, {tmp_163_fu_2760_p3}}, {1'd0}}, {tmp_164_fu_2768_p3}}, {1'd0}}, {tmp_165_fu_2776_p3}}, {1'd0}}, {tmp_166_fu_2784_p3}}, {1'd0}}, {tmp_167_fu_2792_p3}}, {1'd0}}, {tmp_168_fu_2800_p3}}, {1'd0}}, {tmp_169_fu_2808_p3}}, {1'd0}}, {tmp_170_fu_2816_p3}}, {1'd0}}, {tmp_171_fu_2824_p3}}, {1'd0}}, {tmp_172_fu_2832_p3}}, {1'd0}}, {tmp_173_fu_2840_p3}}, {1'd0}}, {tmp_174_fu_2848_p3}}, 
    {1'd0}}, {tmp_175_fu_2856_p3}};

assign and_ln20_3_fu_3580_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_216_fu_3324_p3}, {1'd0}}, {tmp_217_fu_3332_p3}}, {1'd0}}, {tmp_218_fu_3340_p3}}, {1'd0}}, {tmp_219_fu_3348_p3}}, {1'd0}}, {tmp_220_fu_3356_p3}}, {1'd0}}, {tmp_221_fu_3364_p3}}, {1'd0}}, {tmp_222_fu_3372_p3}}, {1'd0}}, {tmp_223_fu_3380_p3}}, {1'd0}}, {tmp_224_fu_3388_p3}}, {1'd0}}, {tmp_225_fu_3396_p3}}, {1'd0}}, {tmp_226_fu_3404_p3}}, {1'd0}}, {tmp_227_fu_3412_p3}}, {1'd0}}, {tmp_228_fu_3420_p3}}, {1'd0}}, {tmp_229_fu_3428_p3}}, {1'd0}}, {tmp_230_fu_3436_p3}}, {1'd0}}, {tmp_231_fu_3444_p3}}, {1'd0}}, {tmp_232_fu_3452_p3}}, {1'd0}}, {tmp_233_fu_3460_p3}}, {1'd0}}, {tmp_234_fu_3468_p3}}, {1'd0}}, {tmp_235_fu_3476_p3}}, {1'd0}}, {tmp_236_fu_3484_p3}}, {1'd0}}, {tmp_237_fu_3492_p3}}, {1'd0}}, {tmp_238_fu_3500_p3}}, {1'd0}}, {tmp_239_fu_3508_p3}}, {1'd0}}, {tmp_240_fu_3516_p3}}, {1'd0}}, {tmp_241_fu_3524_p3}}, {1'd0}}, {tmp_242_fu_3532_p3}}, {1'd0}}, {tmp_243_fu_3540_p3}}, {1'd0}}, {tmp_244_fu_3548_p3}}, {1'd0}}, {tmp_245_fu_3556_p3}}, {1'd0}}, {tmp_246_fu_3564_p3}}, 
    {1'd0}}, {tmp_247_fu_3572_p3}};

assign and_ln21_1_cast_fu_2132_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_47_reg_5590}}}, {2'd0}}}, {tmp_48_reg_5596}}}, {2'd0}}}, {tmp_50_reg_5602}}}, {2'd0}}}, {tmp_51_reg_5608}}}, {2'd0}}}, {tmp_52_reg_5614}}}, {2'd0}}}, {tmp_53_reg_5620}}}, {2'd0}}}, {tmp_54_reg_5626}}}, {2'd0}}}, {tmp_55_reg_5632}}}, {2'd0}}}, {tmp_56_reg_5638}}}, {2'd0}}}, {tmp_57_reg_5644}}}, {2'd0}}}, {tmp_58_reg_5650}}}, {2'd0}}}, {tmp_59_reg_5656}}}, {2'd0}}}, {tmp_60_reg_5662}}}, {2'd0}}}, {tmp_61_reg_5668}}}, {2'd0}}}, {tmp_62_reg_5674}};

assign and_ln21_1_fu_2082_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_46_reg_5585}, {2'd0}}, {tmp_47_reg_5590}}, {2'd0}}, {tmp_48_reg_5596}}, {2'd0}}, {tmp_50_reg_5602}}, {2'd0}}, {tmp_51_reg_5608}}, {2'd0}}, {tmp_52_reg_5614}}, {2'd0}}, {tmp_53_reg_5620}}, {2'd0}}, {tmp_54_reg_5626}}, {2'd0}}, {tmp_55_reg_5632}}, {2'd0}}, {tmp_56_reg_5638}}, {2'd0}}, {tmp_57_reg_5644}}, {2'd0}}, {tmp_58_reg_5650}}, {2'd0}}, {tmp_59_reg_5656}}, {2'd0}}, {tmp_60_reg_5662}}, {2'd0}}, {tmp_61_reg_5668}}, {2'd0}}, {tmp_62_reg_5674}};

assign and_ln21_2_cast_fu_2341_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_105_reg_5685}}}, {2'd0}}}, {tmp_106_reg_5691}}}, {2'd0}}}, {tmp_107_reg_5697}}}, {2'd0}}}, {tmp_108_reg_5703}}}, {2'd0}}}, {tmp_109_reg_5709}}}, {2'd0}}}, {tmp_110_reg_5715}}}, {2'd0}}}, {tmp_111_reg_5721}}}, {2'd0}}}, {tmp_112_reg_5727}}}, {2'd0}}}, {tmp_113_reg_5733}}}, {2'd0}}}, {tmp_114_reg_5739}}}, {2'd0}}}, {tmp_115_reg_5745}}}, {2'd0}}}, {tmp_116_reg_5751}}}, {2'd0}}}, {tmp_117_reg_5757}}}, {2'd0}}}, {tmp_118_reg_5763}}}, {2'd0}}}, {trunc_ln21_1_reg_5769}};

assign and_ln21_2_fu_2291_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_104_reg_5680}, {2'd0}}, {tmp_105_reg_5685}}, {2'd0}}, {tmp_106_reg_5691}}, {2'd0}}, {tmp_107_reg_5697}}, {2'd0}}, {tmp_108_reg_5703}}, {2'd0}}, {tmp_109_reg_5709}}, {2'd0}}, {tmp_110_reg_5715}}, {2'd0}}, {tmp_111_reg_5721}}, {2'd0}}, {tmp_112_reg_5727}}, {2'd0}}, {tmp_113_reg_5733}}, {2'd0}}, {tmp_114_reg_5739}}, {2'd0}}, {tmp_115_reg_5745}}, {2'd0}}, {tmp_116_reg_5751}}, {2'd0}}, {tmp_117_reg_5757}}, {2'd0}}, {tmp_118_reg_5763}}, {2'd0}}, {trunc_ln21_1_reg_5769}};

assign and_ln21_3_cast_fu_2444_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_120_reg_5780}}}, {2'd0}}}, {tmp_121_reg_5786}}}, {2'd0}}}, {tmp_122_reg_5792}}}, {2'd0}}}, {tmp_123_reg_5798}}}, {2'd0}}}, {tmp_124_reg_5804}}}, {2'd0}}}, {tmp_125_reg_5810}}}, {2'd0}}}, {tmp_126_reg_5816}}}, {2'd0}}}, {tmp_127_reg_5822}}}, {2'd0}}}, {tmp_128_reg_5828}}}, {2'd0}}}, {tmp_129_reg_5834}}}, {2'd0}}}, {tmp_130_reg_5840}}}, {2'd0}}}, {tmp_131_reg_5846}}}, {2'd0}}}, {tmp_132_reg_5852}}}, {2'd0}}}, {tmp_133_reg_5858}}}, {2'd0}}}, {tmp_134_reg_5864}};

assign and_ln21_3_fu_2394_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_119_reg_5775}, {2'd0}}, {tmp_120_reg_5780}}, {2'd0}}, {tmp_121_reg_5786}}, {2'd0}}, {tmp_122_reg_5792}}, {2'd0}}, {tmp_123_reg_5798}}, {2'd0}}, {tmp_124_reg_5804}}, {2'd0}}, {tmp_125_reg_5810}}, {2'd0}}, {tmp_126_reg_5816}}, {2'd0}}, {tmp_127_reg_5822}}, {2'd0}}, {tmp_128_reg_5828}}, {2'd0}}, {tmp_129_reg_5834}}, {2'd0}}, {tmp_130_reg_5840}}, {2'd0}}, {tmp_131_reg_5846}}, {2'd0}}, {tmp_132_reg_5852}}, {2'd0}}, {tmp_133_reg_5858}}, {2'd0}}, {tmp_134_reg_5864}};

assign and_ln21_4_cast_fu_4312_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_177_reg_5987}}}, {2'd0}}}, {tmp_178_reg_5993}}}, {2'd0}}}, {tmp_179_reg_5999}}}, {2'd0}}}, {tmp_180_reg_6005}}}, {2'd0}}}, {tmp_181_reg_6011}}}, {2'd0}}}, {tmp_182_reg_6017}}}, {2'd0}}}, {tmp_183_reg_6023}}}, {2'd0}}}, {tmp_184_reg_6029}}}, {2'd0}}}, {tmp_185_reg_6035}}}, {2'd0}}}, {tmp_186_reg_6041}}}, {2'd0}}}, {tmp_187_reg_6047}}}, {2'd0}}}, {tmp_188_reg_6053}}}, {2'd0}}}, {tmp_189_reg_6059}}}, {2'd0}}}, {tmp_190_reg_6065}}}, {2'd0}}}, {trunc_ln21_2_reg_6071}};

assign and_ln21_4_fu_4262_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_176_reg_5982}, {2'd0}}, {tmp_177_reg_5987}}, {2'd0}}, {tmp_178_reg_5993}}, {2'd0}}, {tmp_179_reg_5999}}, {2'd0}}, {tmp_180_reg_6005}}, {2'd0}}, {tmp_181_reg_6011}}, {2'd0}}, {tmp_182_reg_6017}}, {2'd0}}, {tmp_183_reg_6023}}, {2'd0}}, {tmp_184_reg_6029}}, {2'd0}}, {tmp_185_reg_6035}}, {2'd0}}, {tmp_186_reg_6041}}, {2'd0}}, {tmp_187_reg_6047}}, {2'd0}}, {tmp_188_reg_6053}}, {2'd0}}, {tmp_189_reg_6059}}, {2'd0}}, {tmp_190_reg_6065}}, {2'd0}}, {trunc_ln21_2_reg_6071}};

assign and_ln21_5_cast_fu_4415_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_192_reg_6082}}}, {2'd0}}}, {tmp_193_reg_6088}}}, {2'd0}}}, {tmp_194_reg_6094}}}, {2'd0}}}, {tmp_195_reg_6100}}}, {2'd0}}}, {tmp_196_reg_6106}}}, {2'd0}}}, {tmp_197_reg_6112}}}, {2'd0}}}, {tmp_198_reg_6118}}}, {2'd0}}}, {tmp_199_reg_6124}}}, {2'd0}}}, {tmp_200_reg_6130}}}, {2'd0}}}, {tmp_201_reg_6136}}}, {2'd0}}}, {tmp_202_reg_6142}}}, {2'd0}}}, {tmp_203_reg_6148}}}, {2'd0}}}, {tmp_204_reg_6154}}}, {2'd0}}}, {tmp_205_reg_6160}}}, {2'd0}}}, {tmp_206_reg_6166}};

assign and_ln21_5_fu_4365_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_191_reg_6077}, {2'd0}}, {tmp_192_reg_6082}}, {2'd0}}, {tmp_193_reg_6088}}, {2'd0}}, {tmp_194_reg_6094}}, {2'd0}}, {tmp_195_reg_6100}}, {2'd0}}, {tmp_196_reg_6106}}, {2'd0}}, {tmp_197_reg_6112}}, {2'd0}}, {tmp_198_reg_6118}}, {2'd0}}, {tmp_199_reg_6124}}, {2'd0}}, {tmp_200_reg_6130}}, {2'd0}}, {tmp_201_reg_6136}}, {2'd0}}, {tmp_202_reg_6142}}, {2'd0}}, {tmp_203_reg_6148}}, {2'd0}}, {tmp_204_reg_6154}}, {2'd0}}, {tmp_205_reg_6160}}, {2'd0}}, {tmp_206_reg_6166}};

assign and_ln21_6_cast_fu_4624_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_249_reg_6177}}}, {2'd0}}}, {tmp_250_reg_6183}}}, {2'd0}}}, {tmp_251_reg_6189}}}, {2'd0}}}, {tmp_252_reg_6195}}}, {2'd0}}}, {tmp_253_reg_6201}}}, {2'd0}}}, {tmp_254_reg_6207}}}, {2'd0}}}, {tmp_255_reg_6213}}}, {2'd0}}}, {tmp_256_reg_6219}}}, {2'd0}}}, {tmp_257_reg_6225}}}, {2'd0}}}, {tmp_258_reg_6231}}}, {2'd0}}}, {tmp_259_reg_6237}}}, {2'd0}}}, {tmp_260_reg_6243}}}, {2'd0}}}, {tmp_261_reg_6249}}}, {2'd0}}}, {tmp_262_reg_6255}}}, {2'd0}}}, {trunc_ln21_3_reg_6261}};

assign and_ln21_6_fu_4574_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_248_reg_6172}, {2'd0}}, {tmp_249_reg_6177}}, {2'd0}}, {tmp_250_reg_6183}}, {2'd0}}, {tmp_251_reg_6189}}, {2'd0}}, {tmp_252_reg_6195}}, {2'd0}}, {tmp_253_reg_6201}}, {2'd0}}, {tmp_254_reg_6207}}, {2'd0}}, {tmp_255_reg_6213}}, {2'd0}}, {tmp_256_reg_6219}}, {2'd0}}, {tmp_257_reg_6225}}, {2'd0}}, {tmp_258_reg_6231}}, {2'd0}}, {tmp_259_reg_6237}}, {2'd0}}, {tmp_260_reg_6243}}, {2'd0}}, {tmp_261_reg_6249}}, {2'd0}}, {tmp_262_reg_6255}}, {2'd0}}, {trunc_ln21_3_reg_6261}};

assign and_ln21_7_cast_fu_4727_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_264_reg_6272}}}, {2'd0}}}, {tmp_265_reg_6278}}}, {2'd0}}}, {tmp_266_reg_6284}}}, {2'd0}}}, {tmp_267_reg_6290}}}, {2'd0}}}, {tmp_268_reg_6296}}}, {2'd0}}}, {tmp_269_reg_6302}}}, {2'd0}}}, {tmp_270_reg_6308}}}, {2'd0}}}, {tmp_271_reg_6314}}}, {2'd0}}}, {tmp_272_reg_6320}}}, {2'd0}}}, {tmp_273_reg_6326}}}, {2'd0}}}, {tmp_274_reg_6332}}}, {2'd0}}}, {tmp_275_reg_6338}}}, {2'd0}}}, {tmp_276_reg_6344}}}, {2'd0}}}, {tmp_277_reg_6350}}}, {2'd0}}}, {tmp_278_reg_6356}};

assign and_ln21_7_fu_4677_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_263_reg_6267}, {2'd0}}, {tmp_264_reg_6272}}, {2'd0}}, {tmp_265_reg_6278}}, {2'd0}}, {tmp_266_reg_6284}}, {2'd0}}, {tmp_267_reg_6290}}, {2'd0}}, {tmp_268_reg_6296}}, {2'd0}}, {tmp_269_reg_6302}}, {2'd0}}, {tmp_270_reg_6308}}, {2'd0}}, {tmp_271_reg_6314}}, {2'd0}}, {tmp_272_reg_6320}}, {2'd0}}, {tmp_273_reg_6326}}, {2'd0}}, {tmp_274_reg_6332}}, {2'd0}}, {tmp_275_reg_6338}}, {2'd0}}, {tmp_276_reg_6344}}, {2'd0}}, {tmp_277_reg_6350}}, {2'd0}}, {tmp_278_reg_6356}};

assign and_ln23_1_fu_4177_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_142_reg_5977}}}, {4'd0}}}, {tmp_136_reg_5936}}}, {4'd0}}}, {tmp_137_reg_5942}}}, {4'd0}}}, {tmp_138_reg_5948}}}, {4'd0}}}, {tmp_139_reg_5954}}}, {4'd0}}}, {tmp_140_reg_5960}}}, {4'd0}}}, {tmp_141_reg_5966}};

assign and_ln23_2_fu_4931_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_214_reg_6413}}}, {4'd0}}}, {tmp_208_reg_6372}}}, {4'd0}}}, {tmp_209_reg_6378}}}, {4'd0}}}, {tmp_210_reg_6384}}}, {4'd0}}}, {tmp_211_reg_6390}}}, {4'd0}}}, {tmp_212_reg_6396}}}, {4'd0}}}, {tmp_213_reg_6402}};

assign and_ln23_3_fu_5045_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_286_reg_6459}}}, {4'd0}}}, {tmp_280_reg_6418}}}, {4'd0}}}, {tmp_281_reg_6424}}}, {4'd0}}}, {tmp_282_reg_6430}}}, {4'd0}}}, {tmp_283_reg_6436}}}, {4'd0}}}, {tmp_284_reg_6442}}}, {4'd0}}}, {tmp_285_reg_6448}};

assign and_ln2_fu_4034_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_64_reg_5890}}}, {4'd0}}}, {tmp_65_reg_5896}}}, {4'd0}}}, {tmp_66_reg_5902}}}, {4'd0}}}, {tmp_67_reg_5908}}}, {4'd0}}}, {tmp_68_reg_5914}}}, {4'd0}}}, {tmp_69_reg_5920}}}, {4'd0}}}, {trunc_ln18_reg_5926}};

assign and_ln3_fu_4063_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_70_reg_5931}}}, {4'd0}}}, {tmp_64_reg_5890}}}, {4'd0}}}, {tmp_65_reg_5896}}}, {4'd0}}}, {tmp_66_reg_5902}}}, {4'd0}}}, {tmp_67_reg_5908}}}, {4'd0}}}, {tmp_68_reg_5914}}}, {4'd0}}}, {tmp_69_reg_5920}};

assign and_ln_fu_779_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_523_p3}, {1'd0}}, {tmp_4_fu_531_p3}}, {1'd0}}, {tmp_5_fu_539_p3}}, {1'd0}}, {tmp_6_fu_547_p3}}, {1'd0}}, {tmp_7_fu_555_p3}}, {1'd0}}, {tmp_8_fu_563_p3}}, {1'd0}}, {tmp_9_fu_571_p3}}, {1'd0}}, {tmp_10_fu_579_p3}}, {1'd0}}, {tmp_11_fu_587_p3}}, {1'd0}}, {tmp_12_fu_595_p3}}, {1'd0}}, {tmp_13_fu_603_p3}}, {1'd0}}, {tmp_14_fu_611_p3}}, {1'd0}}, {tmp_15_fu_619_p3}}, {1'd0}}, {tmp_16_fu_627_p3}}, {1'd0}}, {tmp_17_fu_635_p3}}, {1'd0}}, {tmp_18_fu_643_p3}}, {1'd0}}, {tmp_19_fu_651_p3}}, {1'd0}}, {tmp_20_fu_659_p3}}, {1'd0}}, {tmp_21_fu_667_p3}}, {1'd0}}, {tmp_22_fu_675_p3}}, {1'd0}}, {tmp_23_fu_683_p3}}, {1'd0}}, {tmp_24_fu_691_p3}}, {1'd0}}, {tmp_25_fu_699_p3}}, {1'd0}}, {tmp_26_fu_707_p3}}, {1'd0}}, {tmp_27_fu_715_p3}}, {1'd0}}, {tmp_28_fu_723_p3}}, {1'd0}}, {tmp_29_fu_731_p3}}, {1'd0}}, {tmp_30_fu_739_p3}}, {1'd0}}, {tmp_31_fu_747_p3}}, {1'd0}}, {tmp_32_fu_755_p3}}, {1'd0}}, {tmp_33_fu_763_p3}}, {1'd0}}, {tmp_49_fu_771_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign diff_1_fu_1233_p2 = (training_samples_q0 ^ test_set_q1);

assign diff_2_fu_2603_p2 = (training_samples_q1 ^ test_set_load_2_reg_5870);

assign diff_3_fu_3318_p2 = (training_samples_q0 ^ test_set_q0);

assign diff_fu_518_p2 = (training_samples_q1 ^ test_set_load);

assign dist_fu_4142_p2 = (trunc_ln25_1_fu_4132_p4 + trunc_ln25_fu_4128_p1);

assign dists_0_fu_5199_p2 = (zext_ln36_2_fu_5195_p1 + zext_ln36_1_fu_5185_p1);

assign dists_2_2_fu_5285_p3 = ((icmp_ln55_1_fu_5265_p2[0:0] == 1'b1) ? zext_ln55_fu_5205_p1 : dists_1_3_out_load_reg_6470);

assign dists_2_3_fu_5292_p3 = ((icmp_ln55_fu_5259_p2[0:0] == 1'b1) ? zext_ln55_fu_5205_p1 : dists_0_3_out_load_reg_6464);

assign dists_2_4_fu_5347_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? dists_2_fu_5277_p3 : dists_2_3_out_i);

assign dists_2_5_fu_5355_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? dists_2_2_fu_5285_p3 : dists_1_3_out_load_reg_6470);

assign dists_2_6_fu_5362_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? dists_2_3_fu_5292_p3 : dists_0_3_out_load_reg_6464);

assign dists_2_fu_5277_p3 = ((or_ln55_fu_5271_p2[0:0] == 1'b1) ? dists_2_3_out_i : zext_ln55_fu_5205_p1);

assign icmp_ln107_fu_455_p2 = ((ap_sig_allocacmp_i == 12'd3000) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_5148_p2 = (($signed(dists_1_3_out_i) > $signed(zext_ln39_fu_5144_p1)) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_5214_p2 = (($signed(dists_2_3_out_i) > $signed(max_dist_1_fu_5209_p3)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_5130_p2 = (($signed(dists_0_3_out_i) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_5253_p2 = (($signed(zext_ln55_fu_5205_p1) < $signed(max_dist_2_fu_5220_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_5265_p2 = ((select_ln45_2_fu_5241_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_5259_p2 = ((select_ln45_2_fu_5241_p3 == 2'd0) ? 1'b1 : 1'b0);

assign labels_0_3_out = labels_0_3_fu_246;

assign labels_1_3_out = labels_1_3_fu_250;

assign labels_2_2_fu_5307_p3 = ((icmp_ln55_1_fu_5265_p2[0:0] == 1'b1) ? zext_ln108_1_fu_5249_p1 : labels_1_3_fu_250);

assign labels_2_3_out = labels_2_3_fu_254;

assign labels_2_4_fu_5315_p3 = ((icmp_ln55_fu_5259_p2[0:0] == 1'b1) ? zext_ln108_1_fu_5249_p1 : labels_0_3_fu_246);

assign labels_2_5_fu_5323_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? labels_2_fu_5299_p3 : labels_2_3_fu_254);

assign labels_2_6_fu_5331_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? labels_2_2_fu_5307_p3 : labels_1_3_fu_250);

assign labels_2_7_fu_5339_p3 = ((icmp_ln53_fu_5253_p2[0:0] == 1'b1) ? labels_2_4_fu_5315_p3 : labels_0_3_fu_246);

assign labels_2_fu_5299_p3 = ((or_ln55_fu_5271_p2[0:0] == 1'b1) ? labels_2_3_fu_254 : zext_ln108_1_fu_5249_p1);

assign max_dist_1_fu_5209_p3 = ((icmp_ln45_1_reg_6497[0:0] == 1'b1) ? dists_1_3_out_load_reg_6470 : zext_ln39_reg_6492);

assign max_dist_2_fu_5220_p3 = ((icmp_ln45_2_fu_5214_p2[0:0] == 1'b1) ? dists_2_3_out_i : max_dist_1_fu_5209_p3);

assign max_dist_fu_5136_p3 = ((icmp_ln45_fu_5130_p2[0:0] == 1'b1) ? trunc_ln107_fu_4898_p1 : 31'd0);

assign or_ln35_1_fu_491_p2 = (shl_ln_fu_467_p3 | 14'd1);

assign or_ln35_2_fu_502_p2 = (tmp_1 | 11'd2);

assign or_ln35_3_fu_1949_p2 = (shl_ln_reg_5464 | 14'd2);

assign or_ln35_4_fu_1959_p2 = (tmp_1 | 11'd3);

assign or_ln35_5_fu_1969_p2 = (shl_ln_reg_5464 | 14'd3);

assign or_ln35_fu_480_p2 = (tmp_1 | 11'd1);

assign or_ln45_fu_5236_p2 = (icmp_ln45_2_fu_5214_p2 | icmp_ln45_1_reg_6497);

assign or_ln55_fu_5271_p2 = (icmp_ln55_fu_5259_p2 | icmp_ln55_1_fu_5265_p2);

assign select_ln45_1_fu_5228_p3 = ((icmp_ln45_2_fu_5214_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln45_2_fu_5241_p3 = ((or_ln45_fu_5236_p2[0:0] == 1'b1) ? select_ln45_1_fu_5228_p3 : 2'd0);

assign shl_ln_fu_467_p3 = {{ap_sig_allocacmp_i}, {2'd0}};

assign sub_ln20_1_fu_1629_p2 = (diff_1_fu_1233_p2 - zext_ln20_1_fu_1625_p1);

assign sub_ln20_2_fu_2998_p2 = (diff_2_fu_2603_p2 - zext_ln20_2_fu_2994_p1);

assign sub_ln20_3_fu_3714_p2 = (diff_3_fu_3318_p2 - zext_ln20_3_fu_3710_p1);

assign sub_ln20_fu_913_p2 = (diff_fu_518_p2 - zext_ln20_fu_909_p1);

assign test_set_address1 = zext_ln35_fu_486_p1;

assign tmp_100_fu_1463_p3 = diff_1_fu_1233_p2[32'd7];

assign tmp_101_fu_1471_p3 = diff_1_fu_1233_p2[32'd5];

assign tmp_102_fu_1479_p3 = diff_1_fu_1233_p2[32'd3];

assign tmp_103_fu_1487_p3 = diff_1_fu_1233_p2[32'd1];

assign tmp_10_fu_579_p3 = diff_fu_518_p2[32'd49];

assign tmp_11_fu_587_p3 = diff_fu_518_p2[32'd47];

assign tmp_12_fu_595_p3 = diff_fu_518_p2[32'd45];

assign tmp_135_fu_2509_p4 = {{add_ln21_fu_2503_p2[62:4]}};

assign tmp_13_fu_603_p3 = diff_fu_518_p2[32'd43];

assign tmp_143_fu_4222_p4 = {{add_ln23_1_fu_4212_p2[53:16]}};

assign tmp_144_fu_2608_p3 = diff_2_fu_2603_p2[32'd63];

assign tmp_145_fu_2616_p3 = diff_2_fu_2603_p2[32'd61];

assign tmp_146_fu_2624_p3 = diff_2_fu_2603_p2[32'd59];

assign tmp_147_fu_2632_p3 = diff_2_fu_2603_p2[32'd57];

assign tmp_148_fu_2640_p3 = diff_2_fu_2603_p2[32'd55];

assign tmp_149_fu_2648_p3 = diff_2_fu_2603_p2[32'd53];

assign tmp_14_fu_611_p3 = diff_fu_518_p2[32'd41];

assign tmp_150_fu_2656_p3 = diff_2_fu_2603_p2[32'd51];

assign tmp_151_fu_2664_p3 = diff_2_fu_2603_p2[32'd49];

assign tmp_152_fu_2672_p3 = diff_2_fu_2603_p2[32'd47];

assign tmp_153_fu_2680_p3 = diff_2_fu_2603_p2[32'd45];

assign tmp_154_fu_2688_p3 = diff_2_fu_2603_p2[32'd43];

assign tmp_155_fu_2696_p3 = diff_2_fu_2603_p2[32'd41];

assign tmp_156_fu_2704_p3 = diff_2_fu_2603_p2[32'd39];

assign tmp_157_fu_2712_p3 = diff_2_fu_2603_p2[32'd37];

assign tmp_158_fu_2720_p3 = diff_2_fu_2603_p2[32'd35];

assign tmp_159_fu_2728_p3 = diff_2_fu_2603_p2[32'd33];

assign tmp_15_fu_619_p3 = diff_fu_518_p2[32'd39];

assign tmp_160_fu_2736_p3 = diff_2_fu_2603_p2[32'd31];

assign tmp_161_fu_2744_p3 = diff_2_fu_2603_p2[32'd29];

assign tmp_162_fu_2752_p3 = diff_2_fu_2603_p2[32'd27];

assign tmp_163_fu_2760_p3 = diff_2_fu_2603_p2[32'd25];

assign tmp_164_fu_2768_p3 = diff_2_fu_2603_p2[32'd23];

assign tmp_165_fu_2776_p3 = diff_2_fu_2603_p2[32'd21];

assign tmp_166_fu_2784_p3 = diff_2_fu_2603_p2[32'd19];

assign tmp_167_fu_2792_p3 = diff_2_fu_2603_p2[32'd17];

assign tmp_168_fu_2800_p3 = diff_2_fu_2603_p2[32'd15];

assign tmp_169_fu_2808_p3 = diff_2_fu_2603_p2[32'd13];

assign tmp_16_fu_627_p3 = diff_fu_518_p2[32'd37];

assign tmp_170_fu_2816_p3 = diff_2_fu_2603_p2[32'd11];

assign tmp_171_fu_2824_p3 = diff_2_fu_2603_p2[32'd9];

assign tmp_172_fu_2832_p3 = diff_2_fu_2603_p2[32'd7];

assign tmp_173_fu_2840_p3 = diff_2_fu_2603_p2[32'd5];

assign tmp_174_fu_2848_p3 = diff_2_fu_2603_p2[32'd3];

assign tmp_175_fu_2856_p3 = diff_2_fu_2603_p2[32'd1];

assign tmp_17_fu_635_p3 = diff_fu_518_p2[32'd35];

assign tmp_18_fu_643_p3 = diff_fu_518_p2[32'd33];

assign tmp_19_fu_651_p3 = diff_fu_518_p2[32'd31];

assign tmp_207_fu_4480_p4 = {{add_ln21_2_fu_4474_p2[62:4]}};

assign tmp_20_fu_659_p3 = diff_fu_518_p2[32'd29];

assign tmp_215_fu_4976_p4 = {{add_ln23_2_fu_4966_p2[53:16]}};

assign tmp_216_fu_3324_p3 = diff_3_fu_3318_p2[32'd63];

assign tmp_217_fu_3332_p3 = diff_3_fu_3318_p2[32'd61];

assign tmp_218_fu_3340_p3 = diff_3_fu_3318_p2[32'd59];

assign tmp_219_fu_3348_p3 = diff_3_fu_3318_p2[32'd57];

assign tmp_21_fu_667_p3 = diff_fu_518_p2[32'd27];

assign tmp_220_fu_3356_p3 = diff_3_fu_3318_p2[32'd55];

assign tmp_221_fu_3364_p3 = diff_3_fu_3318_p2[32'd53];

assign tmp_222_fu_3372_p3 = diff_3_fu_3318_p2[32'd51];

assign tmp_223_fu_3380_p3 = diff_3_fu_3318_p2[32'd49];

assign tmp_224_fu_3388_p3 = diff_3_fu_3318_p2[32'd47];

assign tmp_225_fu_3396_p3 = diff_3_fu_3318_p2[32'd45];

assign tmp_226_fu_3404_p3 = diff_3_fu_3318_p2[32'd43];

assign tmp_227_fu_3412_p3 = diff_3_fu_3318_p2[32'd41];

assign tmp_228_fu_3420_p3 = diff_3_fu_3318_p2[32'd39];

assign tmp_229_fu_3428_p3 = diff_3_fu_3318_p2[32'd37];

assign tmp_22_fu_675_p3 = diff_fu_518_p2[32'd25];

assign tmp_230_fu_3436_p3 = diff_3_fu_3318_p2[32'd35];

assign tmp_231_fu_3444_p3 = diff_3_fu_3318_p2[32'd33];

assign tmp_232_fu_3452_p3 = diff_3_fu_3318_p2[32'd31];

assign tmp_233_fu_3460_p3 = diff_3_fu_3318_p2[32'd29];

assign tmp_234_fu_3468_p3 = diff_3_fu_3318_p2[32'd27];

assign tmp_235_fu_3476_p3 = diff_3_fu_3318_p2[32'd25];

assign tmp_236_fu_3484_p3 = diff_3_fu_3318_p2[32'd23];

assign tmp_237_fu_3492_p3 = diff_3_fu_3318_p2[32'd21];

assign tmp_238_fu_3500_p3 = diff_3_fu_3318_p2[32'd19];

assign tmp_239_fu_3508_p3 = diff_3_fu_3318_p2[32'd17];

assign tmp_23_fu_683_p3 = diff_fu_518_p2[32'd23];

assign tmp_240_fu_3516_p3 = diff_3_fu_3318_p2[32'd15];

assign tmp_241_fu_3524_p3 = diff_3_fu_3318_p2[32'd13];

assign tmp_242_fu_3532_p3 = diff_3_fu_3318_p2[32'd11];

assign tmp_243_fu_3540_p3 = diff_3_fu_3318_p2[32'd9];

assign tmp_244_fu_3548_p3 = diff_3_fu_3318_p2[32'd7];

assign tmp_245_fu_3556_p3 = diff_3_fu_3318_p2[32'd5];

assign tmp_246_fu_3564_p3 = diff_3_fu_3318_p2[32'd3];

assign tmp_247_fu_3572_p3 = diff_3_fu_3318_p2[32'd1];

assign tmp_24_fu_691_p3 = diff_fu_518_p2[32'd21];

assign tmp_25_fu_699_p3 = diff_fu_518_p2[32'd19];

assign tmp_26_fu_707_p3 = diff_fu_518_p2[32'd17];

assign tmp_279_fu_4792_p4 = {{add_ln21_3_fu_4786_p2[62:4]}};

assign tmp_27_fu_715_p3 = diff_fu_518_p2[32'd15];

assign tmp_287_fu_5090_p4 = {{add_ln23_3_fu_5080_p2[53:16]}};

assign tmp_28_fu_723_p3 = diff_fu_518_p2[32'd13];

assign tmp_29_fu_731_p3 = diff_fu_518_p2[32'd11];

assign tmp_30_fu_739_p3 = diff_fu_518_p2[32'd9];

assign tmp_31_fu_747_p3 = diff_fu_518_p2[32'd7];

assign tmp_32_fu_755_p3 = diff_fu_518_p2[32'd5];

assign tmp_33_fu_763_p3 = diff_fu_518_p2[32'd3];

assign tmp_49_fu_771_p3 = diff_fu_518_p2[32'd1];

assign tmp_4_fu_531_p3 = diff_fu_518_p2[32'd61];

assign tmp_5_fu_539_p3 = diff_fu_518_p2[32'd59];

assign tmp_63_fu_2191_p4 = {{add_ln21_1_fu_2185_p2[62:4]}};

assign tmp_6_fu_547_p3 = diff_fu_518_p2[32'd57];

assign tmp_71_fu_4108_p4 = {{add_ln23_fu_4098_p2[53:16]}};

assign tmp_72_fu_1239_p3 = diff_1_fu_1233_p2[32'd63];

assign tmp_73_fu_1247_p3 = diff_1_fu_1233_p2[32'd61];

assign tmp_74_fu_1255_p3 = diff_1_fu_1233_p2[32'd59];

assign tmp_75_fu_1263_p3 = diff_1_fu_1233_p2[32'd57];

assign tmp_76_fu_1271_p3 = diff_1_fu_1233_p2[32'd55];

assign tmp_77_fu_1279_p3 = diff_1_fu_1233_p2[32'd53];

assign tmp_78_fu_1287_p3 = diff_1_fu_1233_p2[32'd51];

assign tmp_79_fu_1295_p3 = diff_1_fu_1233_p2[32'd49];

assign tmp_7_fu_555_p3 = diff_fu_518_p2[32'd55];

assign tmp_80_fu_1303_p3 = diff_1_fu_1233_p2[32'd47];

assign tmp_81_fu_1311_p3 = diff_1_fu_1233_p2[32'd45];

assign tmp_82_fu_1319_p3 = diff_1_fu_1233_p2[32'd43];

assign tmp_83_fu_1327_p3 = diff_1_fu_1233_p2[32'd41];

assign tmp_84_fu_1335_p3 = diff_1_fu_1233_p2[32'd39];

assign tmp_85_fu_1343_p3 = diff_1_fu_1233_p2[32'd37];

assign tmp_86_fu_1351_p3 = diff_1_fu_1233_p2[32'd35];

assign tmp_87_fu_1359_p3 = diff_1_fu_1233_p2[32'd33];

assign tmp_88_fu_1367_p3 = diff_1_fu_1233_p2[32'd31];

assign tmp_89_fu_1375_p3 = diff_1_fu_1233_p2[32'd29];

assign tmp_8_fu_563_p3 = diff_fu_518_p2[32'd53];

assign tmp_90_fu_1383_p3 = diff_1_fu_1233_p2[32'd27];

assign tmp_91_fu_1391_p3 = diff_1_fu_1233_p2[32'd25];

assign tmp_92_fu_1399_p3 = diff_1_fu_1233_p2[32'd23];

assign tmp_93_fu_1407_p3 = diff_1_fu_1233_p2[32'd21];

assign tmp_94_fu_1415_p3 = diff_1_fu_1233_p2[32'd19];

assign tmp_95_fu_1423_p3 = diff_1_fu_1233_p2[32'd17];

assign tmp_96_fu_1431_p3 = diff_1_fu_1233_p2[32'd15];

assign tmp_97_fu_1439_p3 = diff_1_fu_1233_p2[32'd13];

assign tmp_98_fu_1447_p3 = diff_1_fu_1233_p2[32'd11];

assign tmp_99_fu_1455_p3 = diff_1_fu_1233_p2[32'd9];

assign tmp_9_fu_571_p3 = diff_fu_518_p2[32'd51];

assign tmp_fu_523_p3 = diff_fu_518_p2[32'd63];

assign training_labels_address0 = zext_ln107_fu_4894_p1;

assign trunc_ln107_fu_4898_p1 = dists_0_3_out_i[30:0];

assign trunc_ln18_1_fu_4104_p1 = add_ln23_4_fu_4092_p2[38:0];

assign trunc_ln18_2_fu_2589_p1 = add_ln22_1_fu_2523_p2[3:0];

assign trunc_ln18_3_fu_4218_p1 = add_ln23_5_fu_4206_p2[38:0];

assign trunc_ln18_4_fu_4560_p1 = add_ln22_2_fu_4494_p2[3:0];

assign trunc_ln18_5_fu_4972_p1 = add_ln23_6_fu_4960_p2[38:0];

assign trunc_ln18_6_fu_4872_p1 = add_ln22_3_fu_4806_p2[3:0];

assign trunc_ln18_7_fu_5086_p1 = add_ln23_7_fu_5074_p2[38:0];

assign trunc_ln18_fu_2277_p1 = add_ln22_fu_2211_p2[3:0];

assign trunc_ln21_1_fu_1785_p1 = sub_ln20_1_fu_1629_p2[1:0];

assign trunc_ln21_2_fu_3154_p1 = sub_ln20_2_fu_2998_p2[1:0];

assign trunc_ln21_3_fu_3870_p1 = sub_ln20_3_fu_3714_p2[1:0];

assign trunc_ln21_fu_1069_p1 = sub_ln20_fu_913_p2[1:0];

assign trunc_ln25_1_fu_4132_p4 = {{add_ln24_fu_4122_p2[38:32]}};

assign trunc_ln25_2_fu_4242_p1 = add_ln24_1_fu_4236_p2[6:0];

assign trunc_ln25_3_fu_4246_p4 = {{add_ln24_1_fu_4236_p2[38:32]}};

assign trunc_ln25_4_fu_4996_p1 = add_ln24_2_fu_4990_p2[6:0];

assign trunc_ln25_5_fu_5000_p4 = {{add_ln24_2_fu_4990_p2[38:32]}};

assign trunc_ln25_6_fu_5110_p1 = add_ln24_3_fu_5104_p2[6:0];

assign trunc_ln25_7_fu_5114_p4 = {{add_ln24_3_fu_5104_p2[38:32]}};

assign trunc_ln25_fu_4128_p1 = add_ln24_fu_4122_p2[6:0];

assign zext_ln107_fu_4894_p1 = i_reg_5455_pp0_iter1_reg;

assign zext_ln108_1_fu_5249_p1 = training_labels_q0;

assign zext_ln108_fu_475_p1 = shl_ln_fu_467_p3;

assign zext_ln20_1_fu_1625_p1 = and_ln20_1_fu_1495_p64;

assign zext_ln20_2_fu_2994_p1 = and_ln20_2_fu_2864_p64;

assign zext_ln20_3_fu_3710_p1 = and_ln20_3_fu_3580_p64;

assign zext_ln20_fu_909_p1 = and_ln_fu_779_p64;

assign zext_ln21_1_fu_2181_p1 = and_ln21_1_fu_2082_p32;

assign zext_ln21_2_fu_2390_p1 = and_ln21_2_fu_2291_p32;

assign zext_ln21_3_fu_2493_p1 = and_ln21_3_fu_2394_p32;

assign zext_ln21_4_fu_4361_p1 = and_ln21_4_fu_4262_p32;

assign zext_ln21_5_fu_4464_p1 = and_ln21_5_fu_4365_p32;

assign zext_ln21_6_fu_4673_p1 = and_ln21_6_fu_4574_p32;

assign zext_ln21_7_fu_4776_p1 = and_ln21_7_fu_4677_p32;

assign zext_ln21_fu_2078_p1 = and_ln1_fu_1979_p32;

assign zext_ln22_1_fu_2519_p1 = tmp_135_fu_2509_p4;

assign zext_ln22_2_fu_4490_p1 = tmp_207_fu_4480_p4;

assign zext_ln22_3_fu_4802_p1 = tmp_279_fu_4792_p4;

assign zext_ln22_fu_2201_p1 = tmp_63_fu_2191_p4;

assign zext_ln23_1_fu_4088_p1 = and_ln3_fu_4063_p15;

assign zext_ln23_2_fu_4173_p1 = and_ln18_1_fu_4148_p15;

assign zext_ln23_3_fu_4202_p1 = and_ln23_1_fu_4177_p15;

assign zext_ln23_4_fu_4927_p1 = and_ln18_2_fu_4902_p15;

assign zext_ln23_5_fu_4956_p1 = and_ln23_2_fu_4931_p15;

assign zext_ln23_6_fu_5041_p1 = and_ln18_3_fu_5016_p15;

assign zext_ln23_7_fu_5070_p1 = and_ln23_3_fu_5045_p15;

assign zext_ln23_fu_4059_p1 = and_ln2_fu_4034_p15;

assign zext_ln24_1_fu_4232_p1 = tmp_143_fu_4222_p4;

assign zext_ln24_2_fu_4986_p1 = tmp_215_fu_4976_p4;

assign zext_ln24_3_fu_5100_p1 = tmp_287_fu_5090_p4;

assign zext_ln24_fu_4118_p1 = tmp_71_fu_4108_p4;

assign zext_ln31_fu_5167_p1 = dist_reg_6362;

assign zext_ln35_1_fu_497_p1 = or_ln35_1_fu_491_p2;

assign zext_ln35_2_fu_5170_p1 = add_ln26_reg_6367;

assign zext_ln35_3_fu_508_p1 = or_ln35_2_fu_502_p2;

assign zext_ln35_4_fu_1954_p1 = or_ln35_3_fu_1949_p2;

assign zext_ln35_5_fu_5173_p1 = add_ln26_1_reg_6482;

assign zext_ln35_6_fu_1964_p1 = or_ln35_4_fu_1959_p2;

assign zext_ln35_7_fu_1974_p1 = or_ln35_5_fu_1969_p2;

assign zext_ln35_fu_486_p1 = or_ln35_fu_480_p2;

assign zext_ln36_1_fu_5185_p1 = add_ln36_fu_5179_p2;

assign zext_ln36_2_fu_5195_p1 = add_ln36_1_fu_5189_p2;

assign zext_ln36_fu_5176_p1 = add_ln26_2_reg_6487;

assign zext_ln39_fu_5144_p1 = max_dist_fu_5136_p3;

assign zext_ln55_fu_5205_p1 = dists_0_fu_5199_p2;

always @ (posedge ap_clk) begin
    shl_ln_reg_5464[1:0] <= 2'b00;
    zext_ln39_reg_6492[31] <= 1'b0;
end

endmodule //DigitRec_DigitRec_Pipeline_TRAINING_LOOP
