# my-riscv-tapeout
My RISC-V SoC Tapeout Journey (Inspired by VSD Program)
# My RISC-V SoC Tapeout Journey

This repository documents my journey of designing and experimenting with a RISC-V based SoC using open-source tools.  
It contains weekly updates, RTL design files, simulation scripts, synthesis outputs, and documentation.

---

## ğŸ“… Weekly Progress

| Week | Task | Status | Notes |
|------|------|--------|-------|
| Week 0 | Environment setup (Icarus Verilog, Yosys, GTKWave, OpenLane) | âœ… Done | Added screenshots in `docs/week0/` |


---

## ğŸ“‚ Repository Structure


---

## â–¶ï¸ How to Run

### Simulation
```bash
cd sim
./run_sim.sh



cd synth
yosys -p "read_verilog ../rtl/*.v; synth -top top_module; write_verilog -noattr synth_out.v"
