Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 18:36:58 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.670        0.000                      0                  128        0.189        0.000                      0                  128        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.670        0.000                      0                  128        0.189        0.000                      0                  128        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.389ns (40.890%)  route 3.454ns (59.110%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.927    baudRateInst/clear
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.389ns (40.890%)  route 3.454ns (59.110%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.927    baudRateInst/clear
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.389ns (40.890%)  route 3.454ns (59.110%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.927    baudRateInst/clear
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.389ns (40.890%)  route 3.454ns (59.110%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.927    baudRateInst/clear
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y48         FDRE                                         r  baudRateInst/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.389ns (41.882%)  route 3.315ns (58.118%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.788    baudRateInst/clear
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.389ns (41.882%)  route 3.315ns (58.118%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.788    baudRateInst/clear
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.389ns (41.882%)  route 3.315ns (58.118%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.788    baudRateInst/clear
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.389ns (41.882%)  route 3.315ns (58.118%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.788    baudRateInst/clear
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    baudRateInst/CLK
    SLICE_X35Y47         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 2.389ns (41.980%)  route 3.302ns (58.020%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.950    10.775    baudRateInst/clear
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudRateInst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 2.389ns (41.980%)  route 3.302ns (58.020%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudRateInst/counter_reg[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.827     8.412    baudRateInst/p_0_in[26]
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.306     8.718 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.983     9.701    baudRateInst/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.950    10.775    baudRateInst/clear
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    baudRateInst/CLK
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudRateInst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  3.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.144     1.753    nolabel_line91/vga_sync_unit/D[0]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.048     1.801 r  nolabel_line91/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line91/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131     1.612    nolabel_line91/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.144     1.753    nolabel_line91/vga_sync_unit/D[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  nolabel_line91/vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line91/vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.601    nolabel_line91/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.148     1.757    nolabel_line91/vga_sync_unit/D[0]
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  nolabel_line91/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    nolabel_line91/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.602    nolabel_line91/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.222%)  route 0.107ns (33.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.470    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.107     1.741    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.786    nolabel_line91/rom1/D[7]
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    nolabel_line91/rom1/CLK
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092     1.575    nolabel_line91/rom1/rom_addr_next_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.580%)  route 0.136ns (39.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.136     1.768    nolabel_line91/vga_sync_unit/Q[1]
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  nolabel_line91/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line91/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.121     1.589    nolabel_line91/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.098     1.694    nolabel_line91/vga_sync_unit/v_count_reg_reg_n_0_[6]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.099     1.793 r  nolabel_line91/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    nolabel_line91/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    nolabel_line91/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.162     1.794    nolabel_line91/rom1/D[2]
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    nolabel_line91/rom1/CLK
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.075     1.559    nolabel_line91/rom1/rom_addr_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.187ns (48.533%)  route 0.198ns (51.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X5Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.198     1.807    nolabel_line91/vga_sync_unit/Q[0]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.046     1.853 r  nolabel_line91/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line91/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.131     1.613    nolabel_line91/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X5Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.198     1.807    nolabel_line91/vga_sync_unit/Q[0]
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.852 r  nolabel_line91/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line91/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    nolabel_line91/vga_sync_unit/CLK
    SLICE_X6Y30          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120     1.602    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.008%)  route 0.148ns (49.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    nolabel_line91/vga_sync_unit/CLK
    SLICE_X2Y28          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148     1.616 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.148     1.764    nolabel_line91/rom1/D[3]
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    nolabel_line91/rom1/CLK
    SLICE_X3Y30          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.018     1.502    nolabel_line91/rom1/rom_addr_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   lastInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   lastInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   lastInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   lastInput_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   lastInput_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   lastInput_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   lastInput_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   lastInput_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   updateFromUART_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   lastInput_reg[4]/C



