// Seed: 3556069037
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    output wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input wor id_11
);
  wire id_13;
  assign id_5 = 1;
  assign id_0 = 1;
  wire id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    output uwire id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13
);
  tri id_15 = 1;
  assign id_8.id_5 = 1;
  module_0(
      id_8, id_11, id_4, id_4, id_9, id_1, id_7, id_4, id_4, id_12, id_1, id_10
  );
endmodule
