\hypertarget{union_d_s_u___c_i_d0___type}{}\section{D\+S\+U\+\_\+\+C\+I\+D0\+\_\+\+Type Union Reference}
\label{union_d_s_u___c_i_d0___type}\index{DSU\_CID0\_Type@{DSU\_CID0\_Type}}


{\ttfamily \#include $<$dsu.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_d_s_u___c_i_d0___type_aa8dbe5bb6810d255b60e74eb37ea6e07}{PREAMBLEB0}}:8\\
\>uint32\_t \mbox{\hyperlink{union_d_s_u___c_i_d0___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:24\\
\} \mbox{\hyperlink{union_d_s_u___c_i_d0___type_a2c0a829d937f4df1c5e2380fcb0a2cbe}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_d_s_u___c_i_d0___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_s_u___c_i_d0___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_d_s_u___c_i_d0___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{DSU\_CID0\_Type@{DSU\_CID0\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DSU\_CID0\_Type@{DSU\_CID0\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 8..31 Reserved \mbox{\Hypertarget{union_d_s_u___c_i_d0___type_a2c0a829d937f4df1c5e2380fcb0a2cbe}\label{union_d_s_u___c_i_d0___type_a2c0a829d937f4df1c5e2380fcb0a2cbe}} 
\index{DSU\_CID0\_Type@{DSU\_CID0\_Type}!bit@{bit}}
\index{bit@{bit}!DSU\_CID0\_Type@{DSU\_CID0\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_s_u___c_i_d0___type_aa8dbe5bb6810d255b60e74eb37ea6e07}\label{union_d_s_u___c_i_d0___type_aa8dbe5bb6810d255b60e74eb37ea6e07}} 
\index{DSU\_CID0\_Type@{DSU\_CID0\_Type}!PREAMBLEB0@{PREAMBLEB0}}
\index{PREAMBLEB0@{PREAMBLEB0}!DSU\_CID0\_Type@{DSU\_CID0\_Type}}
\subsubsection{\texorpdfstring{PREAMBLEB0}{PREAMBLEB0}}
{\footnotesize\ttfamily uint32\+\_\+t P\+R\+E\+A\+M\+B\+L\+E\+B0}

bit\+: 0.. 7 Preamble Byte 0 \mbox{\Hypertarget{union_d_s_u___c_i_d0___type_a6b91636401516a477989a336376d7b40}\label{union_d_s_u___c_i_d0___type_a6b91636401516a477989a336376d7b40}} 
\index{DSU\_CID0\_Type@{DSU\_CID0\_Type}!reg@{reg}}
\index{reg@{reg}!DSU\_CID0\_Type@{DSU\_CID0\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dsu_8h}{dsu.\+h}}\end{DoxyCompactItemize}
