<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.10.03.23:30:49"
 outputDirectory="C:/work/Robocup/phoenix-firmware/FPGA/spislave/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="255" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="sink_ready" direction="output" role="ready" width="1" />
   <port name="sink_valid" direction="input" role="valid" width="1" />
   <port name="sink_data" direction="input" role="data" width="16" />
   <port name="sink_channel" direction="input" role="channel" width="8" />
  </interface>
  <interface name="source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="source_ready" direction="input" role="ready" width="1" />
   <port name="source_valid" direction="output" role="valid" width="1" />
   <port name="source_data" direction="output" role="data" width="8" />
  </interface>
  <interface name="spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="spi_mosi" direction="input" role="mosi" width="1" />
   <port name="spi_nss" direction="input" role="nss" width="1" />
   <port name="spi_miso" direction="bidir" role="miso" width="1" />
   <port name="spi_sclk" direction="input" role="sclk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="spislave:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1601735447,AUTO_UNIQUE_ID=(avalon_st_byte_converter:1.0:CHANNEL_WIDTH=8,SINK_SYMBOLS=2,SYMBOL_WIDTH=8)(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(spislave:20.1:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=2)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="spislave"
   kind="spislave"
   version="1.0"
   name="spislave">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1601735447" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/spislave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/avalon_st_byte_converter.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/work/Robocup/phoenix-firmware/FPGA/spislave.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/ip/avalon_st_byte_converter/avalon_st_byte_converter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="spislave">queue size: 0 starting:spislave "spislave"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="spislave"><![CDATA["<b>spislave</b>" reuses <b>avalon_st_byte_converter</b> "<b>submodules/avalon_st_byte_converter</b>"]]></message>
   <message level="Debug" culprit="spislave"><![CDATA["<b>spislave</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="spislave"><![CDATA["<b>spislave</b>" reuses <b>spislave</b> "<b>submodules/SPIPhy</b>"]]></message>
   <message level="Debug" culprit="spislave"><![CDATA["<b>spislave</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="spislave">queue size: 3 starting:avalon_st_byte_converter "submodules/avalon_st_byte_converter"</message>
   <message level="Info" culprit="avalon_st_byte_converter_0"><![CDATA["<b>spislave</b>" instantiated <b>avalon_st_byte_converter</b> "<b>avalon_st_byte_converter_0</b>"]]></message>
   <message level="Debug" culprit="spislave">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>spislave</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="spislave">queue size: 1 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8538_7600240370747767428.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.793s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\opt\intelfpga_lite\20.1\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8538_7600240370747767428.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.792s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>spislave</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
   <message level="Debug" culprit="spislave">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>spislave</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_st_byte_converter:1.0:CHANNEL_WIDTH=8,SINK_SYMBOLS=2,SYMBOL_WIDTH=8"
   instancePathKey="spislave:.:avalon_st_byte_converter_0"
   kind="avalon_st_byte_converter"
   version="1.0"
   name="avalon_st_byte_converter">
  <parameter name="SINK_SYMBOLS" value="2" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/avalon_st_byte_converter.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/ip/avalon_st_byte_converter/avalon_st_byte_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="spislave" as="avalon_st_byte_converter_0" />
  <messages>
   <message level="Debug" culprit="spislave">queue size: 3 starting:avalon_st_byte_converter "submodules/avalon_st_byte_converter"</message>
   <message level="Info" culprit="avalon_st_byte_converter_0"><![CDATA["<b>spislave</b>" instantiated <b>avalon_st_byte_converter</b> "<b>avalon_st_byte_converter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="spislave:.:sc_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="spislave" as="sc_fifo_0" />
  <messages>
   <message level="Debug" culprit="spislave">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>spislave</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spislave:20.1:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=2"
   instancePathKey="spislave:.:spislave_0"
   kind="spislave"
   version="20.1"
   name="SPIPhy">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="spislave" as="spislave_0" />
  <messages>
   <message level="Debug" culprit="spislave">queue size: 1 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8538_7600240370747767428.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.793s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\opt\intelfpga_lite\20.1\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8538_7600240370747767428.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.792s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>spislave</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="spislave:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/spislave/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="spislave" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="spislave">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>spislave</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
