{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 16:23:45 2015 " "Info: Processing started: Tue Mar 24 16:23:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in1\[1\] output\[14\] 22.584 ns Longest " "Info: Longest tpd from source pin \"in1\[1\]\" to destination pin \"output\[14\]\" is 22.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns in1\[1\] 1 PIN PIN_A10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A10; Fanout = 2; PIN Node = 'in1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[1] } "NODE_NAME" } } { "ADD16.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.113 ns) + CELL(0.419 ns) 6.382 ns ADD4:ADD0\|carryOut\[2\]~0 2 COMB LCCOMB_X27_Y34_N12 4 " "Info: 2: + IC(5.113 ns) + CELL(0.419 ns) = 6.382 ns; Loc. = LCCOMB_X27_Y34_N12; Fanout = 4; COMB Node = 'ADD4:ADD0\|carryOut\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { in1[1] ADD4:ADD0|carryOut[2]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.413 ns) 7.081 ns ADD4:ADD0\|carryOut\[3\]~2 3 COMB LCCOMB_X27_Y34_N2 2 " "Info: 3: + IC(0.286 ns) + CELL(0.413 ns) = 7.081 ns; Loc. = LCCOMB_X27_Y34_N2; Fanout = 2; COMB Node = 'ADD4:ADD0\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { ADD4:ADD0|carryOut[2]~0 ADD4:ADD0|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 7.771 ns ADD4:ADD0\|COUT~0 4 COMB LCCOMB_X27_Y34_N30 3 " "Info: 4: + IC(0.270 ns) + CELL(0.420 ns) = 7.771 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 3; COMB Node = 'ADD4:ADD0\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { ADD4:ADD0|carryOut[3]~2 ADD4:ADD0|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.419 ns) 8.449 ns ADD4:ADD1\|carryOut\[1\]~11 5 COMB LCCOMB_X27_Y34_N4 3 " "Info: 5: + IC(0.259 ns) + CELL(0.419 ns) = 8.449 ns; Loc. = LCCOMB_X27_Y34_N4; Fanout = 3; COMB Node = 'ADD4:ADD1\|carryOut\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { ADD4:ADD0|COUT~0 ADD4:ADD1|carryOut[1]~11 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 9.136 ns ADD4:ADD1\|carryOut\[3\]~14 6 COMB LCCOMB_X27_Y34_N10 1 " "Info: 6: + IC(0.267 ns) + CELL(0.420 ns) = 9.136 ns; Loc. = LCCOMB_X27_Y34_N10; Fanout = 1; COMB Node = 'ADD4:ADD1\|carryOut\[3\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { ADD4:ADD1|carryOut[1]~11 ADD4:ADD1|carryOut[3]~14 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 9.963 ns ADD4:ADD1\|carryOut\[3\]~15 7 COMB LCCOMB_X24_Y34_N12 2 " "Info: 7: + IC(0.677 ns) + CELL(0.150 ns) = 9.963 ns; Loc. = LCCOMB_X24_Y34_N12; Fanout = 2; COMB Node = 'ADD4:ADD1\|carryOut\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { ADD4:ADD1|carryOut[3]~14 ADD4:ADD1|carryOut[3]~15 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 10.669 ns ADD4:ADD1\|COUT~0 8 COMB LCCOMB_X24_Y34_N0 3 " "Info: 8: + IC(0.268 ns) + CELL(0.438 ns) = 10.669 ns; Loc. = LCCOMB_X24_Y34_N0; Fanout = 3; COMB Node = 'ADD4:ADD1\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ADD4:ADD1|carryOut[3]~15 ADD4:ADD1|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.150 ns) 11.976 ns ADD4:ADD2\|carryOut\[1\]~0 9 COMB LCCOMB_X15_Y35_N2 2 " "Info: 9: + IC(1.157 ns) + CELL(0.150 ns) = 11.976 ns; Loc. = LCCOMB_X15_Y35_N2; Fanout = 2; COMB Node = 'ADD4:ADD2\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { ADD4:ADD1|COUT~0 ADD4:ADD2|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 12.646 ns ADD4:ADD2\|carryOut\[2\]~2 10 COMB LCCOMB_X15_Y35_N0 3 " "Info: 10: + IC(0.250 ns) + CELL(0.420 ns) = 12.646 ns; Loc. = LCCOMB_X15_Y35_N0; Fanout = 3; COMB Node = 'ADD4:ADD2\|carryOut\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { ADD4:ADD2|carryOut[1]~0 ADD4:ADD2|carryOut[2]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 13.334 ns ADD4:ADD2\|carryOut\[3\]~3 11 COMB LCCOMB_X15_Y35_N12 2 " "Info: 11: + IC(0.269 ns) + CELL(0.419 ns) = 13.334 ns; Loc. = LCCOMB_X15_Y35_N12; Fanout = 2; COMB Node = 'ADD4:ADD2\|carryOut\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { ADD4:ADD2|carryOut[2]~2 ADD4:ADD2|carryOut[3]~3 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 14.038 ns ADD4:ADD2\|COUT~0 12 COMB LCCOMB_X15_Y35_N10 3 " "Info: 12: + IC(0.266 ns) + CELL(0.438 ns) = 14.038 ns; Loc. = LCCOMB_X15_Y35_N10; Fanout = 3; COMB Node = 'ADD4:ADD2\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { ADD4:ADD2|carryOut[3]~3 ADD4:ADD2|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.150 ns) 15.121 ns ADD4:ADD3\|carryOut\[1\]~1 13 COMB LCCOMB_X8_Y35_N28 2 " "Info: 13: + IC(0.933 ns) + CELL(0.150 ns) = 15.121 ns; Loc. = LCCOMB_X8_Y35_N28; Fanout = 2; COMB Node = 'ADD4:ADD3\|carryOut\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { ADD4:ADD2|COUT~0 ADD4:ADD3|carryOut[1]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 15.803 ns ADD4:ADD3\|carryOut\[2\]~2 14 COMB LCCOMB_X8_Y35_N0 2 " "Info: 14: + IC(0.262 ns) + CELL(0.420 ns) = 15.803 ns; Loc. = LCCOMB_X8_Y35_N0; Fanout = 2; COMB Node = 'ADD4:ADD3\|carryOut\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { ADD4:ADD3|carryOut[1]~1 ADD4:ADD3|carryOut[2]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 16.472 ns ADD4:ADD3\|ADDLOGIC:FA2\|s~0 15 COMB LCCOMB_X8_Y35_N2 1 " "Info: 15: + IC(0.250 ns) + CELL(0.419 ns) = 16.472 ns; Loc. = LCCOMB_X8_Y35_N2; Fanout = 1; COMB Node = 'ADD4:ADD3\|ADDLOGIC:FA2\|s~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { ADD4:ADD3|carryOut[2]~2 ADD4:ADD3|ADDLOGIC:FA2|s~0 } "NODE_NAME" } } { "ADDLOGIC.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADDLOGIC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.324 ns) + CELL(2.788 ns) 22.584 ns output\[14\] 16 PIN PIN_AA9 0 " "Info: 16: + IC(3.324 ns) + CELL(2.788 ns) = 22.584 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'output\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { ADD4:ADD3|ADDLOGIC:FA2|s~0 output[14] } "NODE_NAME" } } { "ADD16.vhd" "" { Text "E:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.733 ns ( 38.67 % ) " "Info: Total cell delay = 8.733 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.851 ns ( 61.33 % ) " "Info: Total interconnect delay = 13.851 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.584 ns" { in1[1] ADD4:ADD0|carryOut[2]~0 ADD4:ADD0|carryOut[3]~2 ADD4:ADD0|COUT~0 ADD4:ADD1|carryOut[1]~11 ADD4:ADD1|carryOut[3]~14 ADD4:ADD1|carryOut[3]~15 ADD4:ADD1|COUT~0 ADD4:ADD2|carryOut[1]~0 ADD4:ADD2|carryOut[2]~2 ADD4:ADD2|carryOut[3]~3 ADD4:ADD2|COUT~0 ADD4:ADD3|carryOut[1]~1 ADD4:ADD3|carryOut[2]~2 ADD4:ADD3|ADDLOGIC:FA2|s~0 output[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.584 ns" { in1[1] {} in1[1]~combout {} ADD4:ADD0|carryOut[2]~0 {} ADD4:ADD0|carryOut[3]~2 {} ADD4:ADD0|COUT~0 {} ADD4:ADD1|carryOut[1]~11 {} ADD4:ADD1|carryOut[3]~14 {} ADD4:ADD1|carryOut[3]~15 {} ADD4:ADD1|COUT~0 {} ADD4:ADD2|carryOut[1]~0 {} ADD4:ADD2|carryOut[2]~2 {} ADD4:ADD2|carryOut[3]~3 {} ADD4:ADD2|COUT~0 {} ADD4:ADD3|carryOut[1]~1 {} ADD4:ADD3|carryOut[2]~2 {} ADD4:ADD3|ADDLOGIC:FA2|s~0 {} output[14] {} } { 0.000ns 0.000ns 5.113ns 0.286ns 0.270ns 0.259ns 0.267ns 0.677ns 0.268ns 1.157ns 0.250ns 0.269ns 0.266ns 0.933ns 0.262ns 0.250ns 3.324ns } { 0.000ns 0.850ns 0.419ns 0.413ns 0.420ns 0.419ns 0.420ns 0.150ns 0.438ns 0.150ns 0.420ns 0.419ns 0.438ns 0.150ns 0.420ns 0.419ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 16:23:46 2015 " "Info: Processing ended: Tue Mar 24 16:23:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
