m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projetos/Quartus/ChaChaVerilog/software/TesteSoftware/obj/default/runtime/sim/mentor
vSistemaEmbarcadoChaChaVerilog_jtag_uart
Z1 !s110 1723683614
!i10b 1
!s100 K8la[_SMOOc@4<CKk1hb^3
IbzWc5;RZfA>54Y4^49z6f0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1723680714
Z4 8C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v
Z5 FC:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v
L0 331
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1723683614.000000
Z8 !s107 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v|
Z9 !s90 -reportprogress|300|C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v|-work|jtag_uart|
!i113 1
Z10 o-work jtag_uart
Z11 tCvgOpt 0
n@sistema@embarcado@cha@cha@verilog_jtag_uart
vSistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r
R1
!i10b 1
!s100 52WC0;C?Jf:39:9eYFI650
I1be^n5oI7:P;[<z1Yb5zf2
R2
R0
R3
R4
R5
L0 243
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sistema@embarcado@cha@cha@verilog_jtag_uart_scfifo_r
vSistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w
R1
!i10b 1
!s100 P[8EG9Eg7>cn@ZD1Q96n10
INi>44O@acVQ^TK0V_;3T21
R2
R0
R3
R4
R5
L0 78
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sistema@embarcado@cha@cha@verilog_jtag_uart_scfifo_w
vSistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r
R1
!i10b 1
!s100 ajmzmDYl_Ej3gjP<74>SB3
IimBKd:UOCSz6:LkaABMh^2
R2
R0
R3
R4
R5
L0 164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sistema@embarcado@cha@cha@verilog_jtag_uart_sim_scfifo_r
vSistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w
R1
!i10b 1
!s100 gUzef?2X@[0Je1?cn15FD3
I=k^QYlaA3^FmTbNSJ=kia0
R2
R0
R3
R4
R5
L0 21
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sistema@embarcado@cha@cha@verilog_jtag_uart_sim_scfifo_w
