<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\dk_video.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">GOWIN Version</td>
<td>V1.9.7.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 09 18:45:32 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>814.898</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>167.214</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>647.683</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>69.738</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>54.900</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>40.262</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Use Vectorless Estimation</td>
<td>false</td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>585.040</td>
<td>104.075</td>
<td>689.115</td>
</tr>
<tr>
<td>VCCX</td>
<td>2.500</td>
<td>10.522</td>
<td>23.366</td>
<td>84.718</td>
</tr>
<tr>
<td>VCCO15</td>
<td>1.500</td>
<td>8.409</td>
<td>2.051</td>
<td>15.689</td>
</tr>
<tr>
<td>VCCO18</td>
<td>1.800</td>
<td>0.000</td>
<td>0.046</td>
<td>0.084</td>
</tr>
<tr>
<td>VCCO25</td>
<td>2.500</td>
<td>8.158</td>
<td>0.232</td>
<td>20.974</td>
</tr>
<tr>
<td>VCCO33</td>
<td>3.300</td>
<td>1.010</td>
<td>0.299</td>
<td>4.319</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>46.855</td>
<td>NA</td>
<td>8.028</td>
</tr>
<tr>
<td>IO</td>
<td>88.618
<td>13.962
<td>37.337
</tr>
<tr>
<td>BSRAM</td>
<td>147.176
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>59.754
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DLL</td>
<td>69.127
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>66.152
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
<th class="label">Routing Dynamic Power(mW)</th>
</tr>
<tr>
<td>video_top</td>
<td>639.402</td>
<td>389.064(387.804)</td>
<td>250.338(247.972)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/</td>
<td>438.477</td>
<td>276.612(276.599)</td>
<td>161.866(161.775)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/</td>
<td>438.375</td>
<td>276.599(276.599)</td>
<td>161.775(161.775)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/</td>
<td>361.607</td>
<td>266.464(245.193)</td>
<td>95.143(91.615)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/</td>
<td>22.366</td>
<td>3.960(0.000)</td>
<td>18.406(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/</td>
<td>314.442</td>
<td>241.233(172.060)</td>
<td>73.209(72.307)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/</td>
<td>169.273</td>
<td>133.270(133.081)</td>
<td>36.003(35.785)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>37.931</td>
<td>33.125(0.000)</td>
<td>4.805(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>67.244</td>
<td>49.925(0.000)</td>
<td>17.319(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/</td>
<td>63.691</td>
<td>50.031(0.000)</td>
<td>13.660(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/</td>
<td>55.145</td>
<td>35.726(35.062)</td>
<td>19.419(19.223)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>38.637</td>
<td>33.076(0.000)</td>
<td>5.562(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>6.329</td>
<td>0.727(0.000)</td>
<td>5.602(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/</td>
<td>9.318</td>
<td>1.259(0.000)</td>
<td>8.060(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/</td>
<td>10.290</td>
<td>1.181(0.837)</td>
<td>9.109(4.492)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/</td>
<td>5.329</td>
<td>0.837(0.000)</td>
<td>4.492(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/</td>
<td>6.797</td>
<td>1.448(0.000)</td>
<td>5.348(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/</td>
<td>2.862</td>
<td>0.434(0.000)</td>
<td>2.428(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/</td>
<td>76.768</td>
<td>10.135(8.165)</td>
<td>66.633(46.380)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gw_cmd0/</td>
<td>9.074</td>
<td>1.316(0.000)</td>
<td>7.758(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gw_rd_data0/</td>
<td>9.881</td>
<td>1.462(0.000)</td>
<td>8.419(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gw_wr_data0/</td>
<td>16.980</td>
<td>2.578(2.563)</td>
<td>14.402(14.185)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>16.747</td>
<td>2.563(0.000)</td>
<td>14.185(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>14.112</td>
<td>1.969(0.000)</td>
<td>12.144(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>3.175</td>
<td>0.599(0.000)</td>
<td>2.575(0.000)</td>
<tr>
<td>video_top/DDR3_Memory_Interface_Top_inst/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>1.323</td>
<td>0.242(0.000)</td>
<td>1.082(0.000)</td>
<tr>
<td>video_top/DVI_TX_Top_inst/</td>
<td>18.973</td>
<td>3.272(3.272)</td>
<td>15.700(15.700)</td>
<tr>
<td>video_top/DVI_TX_Top_inst/rgb2dvi_inst/</td>
<td>18.973</td>
<td>3.272(3.272)</td>
<td>15.700(15.700)</td>
<tr>
<td>video_top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/</td>
<td>7.059</td>
<td>1.121(0.000)</td>
<td>5.939(0.000)</td>
<tr>
<td>video_top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/</td>
<td>5.511</td>
<td>0.991(0.000)</td>
<td>4.519(0.000)</td>
<tr>
<td>video_top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/</td>
<td>6.403</td>
<td>1.160(0.000)</td>
<td>5.243(0.000)</td>
<tr>
<td>video_top/cmos_8_16bit_m0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<td>0.000(0.000)</td>
<tr>
<td>video_top/key_debounceN_inst0/</td>
<td>3.948</td>
<td>1.594(0.000)</td>
<td>2.353(0.000)</td>
<tr>
<td>video_top/key_debounceN_inst1/</td>
<td>4.525</td>
<td>1.654(0.000)</td>
<td>2.871(0.000)</td>
<tr>
<td>video_top/power_on_delay_inst/</td>
<td>0.682</td>
<td>0.370(0.000)</td>
<td>0.312(0.000)</td>
<tr>
<td>video_top/reg_config_inst1/</td>
<td>0.801</td>
<td>0.285(0.005)</td>
<td>0.516(0.111)</td>
<tr>
<td>video_top/reg_config_inst1/u1/</td>
<td>0.117</td>
<td>0.005(0.000)</td>
<td>0.111(0.000)</td>
<tr>
<td>video_top/syn_gen_inst/</td>
<td>6.719</td>
<td>2.438(0.000)</td>
<td>4.281(0.000)</td>
<tr>
<td>video_top/u_tmds_pll/</td>
<td>39.690</td>
<td>38.839(0.000)</td>
<td>0.851(0.000)</td>
<tr>
<td>video_top/vfb_top_inst/</td>
<td>121.962</td>
<td>62.741(62.741)</td>
<td>59.221(59.221)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/</td>
<td>121.962</td>
<td>62.741(62.741)</td>
<td>59.221(59.221)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/</td>
<td>101.728</td>
<td>60.444(60.444)</td>
<td>41.284(41.284)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/</td>
<td>0.811</td>
<td>0.101(0.000)</td>
<td>0.710(0.000)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/</td>
<td>78.234</td>
<td>55.705(52.273)</td>
<td>22.529(17.540)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/</td>
<td>69.813</td>
<td>52.273(52.273)</td>
<td>17.540(17.540)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/</td>
<td>69.813</td>
<td>52.273(0.000)</td>
<td>17.540(0.000)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/</td>
<td>22.684</td>
<td>4.639(2.361)</td>
<td>18.045(14.304)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/</td>
<td>16.665</td>
<td>2.361(2.361)</td>
<td>14.304(14.304)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/</td>
<td>16.665</td>
<td>2.361(0.000)</td>
<td>14.304(0.000)</td>
<tr>
<td>video_top/vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/</td>
<td>20.234</td>
<td>2.297(0.000)</td>
<td>17.937(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>66.152</td>
</tr>
<tr>
<td>dma_clk</td>
<td>75.002</td>
<td>360.859</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250</td>
<td>65.568</td>
</tr>
<tr>
<td>I_clk</td>
<td>50.000</td>
<td>35.568</td>
</tr>
<tr>
<td>I_clk_27M</td>
<td>27.000</td>
<td>40.386</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>371.250</td>
<td>0.852</td>
</tr>
<tr>
<td>clk_x4</td>
<td>300.030</td>
<td>0.665</td>
</tr>
<tr>
<td>clk_x4i</td>
<td>0.000</td>
<td>69.127</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
