
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: B[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002858    0.032633    0.016146    2.016146 ^ B[1] (in)
                                                         B[1] (net)
                      0.032633    0.000000    2.016146 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.008971    0.182471    0.213894    2.230040 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.182530    0.000556    2.230596 ^ _2_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.002812    0.065623    0.401228    2.631824 v _2_/X (sky130_fd_sc_hd__and2b_1)
                                                         pp1 (net)
                      0.065623    0.000183    2.632007 v _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004599    0.068330    0.174620    2.806627 v _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.068330    0.000178    2.806805 v output4/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.165588    0.342645    3.149450 v output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.165603    0.001641    3.151091 v P[0] (out)
                                              3.151091   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.151091   data arrival time
---------------------------------------------------------------------------------------------
                                              4.598909   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 B[0]
 SARSA_RUIDO_VENTAJA_e5_7/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  P[3]
