// Seed: 1941664102
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    output tri  id_2,
    output wor  id_3
);
  module_2 modCall_1 ();
  wire id_5, id_6;
  wire id_7;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    output uwire id_6,
    input wor id_7,
    output tri id_8
);
  id_10(
      1
  );
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_8
  );
endmodule
module module_2;
  wire id_1 = -1, id_2, id_3;
  id_4(
      .id_0(1'h0),
      .id_1(),
      .id_2(1),
      .id_3(id_1),
      .id_4(),
      .id_5((-1)),
      .id_6(id_1),
      .id_7(-1),
      .id_8(1),
      .id_9(-1),
      .id_10(""),
      .id_11((~1)),
      .id_12(id_2)
  );
endmodule
