# basic building blocks
-F ${PWD}/../../intel-fpga-bbb/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt
-F ${PWD}/../../intel-fpga-bbb/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt

# dut
${PWD}/../../samples/${AFU}/hw/reed_solomon_decoder_pkg.sv

${PWD}/../../samples/${AFU}/hw/BM_lamda.v
${PWD}/../../samples/${AFU}/hw/DP_RAM.v
${PWD}/../../samples/${AFU}/hw/error_correction.v
${PWD}/../../samples/${AFU}/hw/GF_matrix_ascending_binary.v
${PWD}/../../samples/${AFU}/hw/GF_matrix_dec.v
${PWD}/../../samples/${AFU}/hw/GF_mult_add_syndromes.v
${PWD}/../../samples/${AFU}/hw/input_syndromes.v
${PWD}/../../samples/${AFU}/hw/lamda_roots.v
${PWD}/../../samples/${AFU}/hw/Omega_Phy.v
${PWD}/../../samples/${AFU}/hw/out_stage.v
${PWD}/../../samples/${AFU}/hw/RS_dec.v
${PWD}/../../samples/${AFU}/hw/transport_in2out.v

${PWD}/../../samples/${AFU}/hw/reed_solomon_decoder.sv
${PWD}/../../samples/${AFU}/hw/reed_solomon_decoder_csr.sv
${PWD}/../../samples/${AFU}/hw/reed_solomon_decoder_fifo.sv
${PWD}/../../samples/${AFU}/hw/reed_solomon_decoder_requestor.sv
${PWD}/../../samples/${AFU}/hw/ccip_std_afu.sv

