Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/mika/projects_workspace/VHDL_projects/Combinational_logic/register4bit/reg4bit_tb_isim_beh.exe -prj /home/mika/projects_workspace/VHDL_projects/Combinational_logic/register4bit/reg4bit_tb_beh.prj work.reg4bit_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mika/projects_workspace/VHDL_projects/Combinational_logic/register4bit/reg4bit.vhd" into library work
Parsing VHDL file "/home/mika/projects_workspace/VHDL_projects/Combinational_logic/register4bit/reg4bit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95076 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg4bit [reg4bit_default]
Compiling architecture behavior of entity reg4bit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/mika/projects_workspace/VHDL_projects/Combinational_logic/register4bit/reg4bit_tb_isim_beh.exe
Fuse Memory Usage: 1185080 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 120 ms
