

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_VITIS_LOOP_529_18'
================================================================
* Date:           Mon Dec  8 20:06:24 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       19|       19|  0.190 us|  0.190 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_529_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_8_1_1_U349  |sparsemux_17_3_8_1_1  |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln529_fu_236_p2     |         +|   0|  0|  13|           5|           1|
    |weight_sum_2_fu_328_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln529_fu_230_p2    |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  52|          27|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    5|         10|
    |j_fu_92                  |   9|          2|    5|         10|
    |weight_sum_fu_88         |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln529_reg_358                |   1|   0|    1|          0|
    |j_fu_92                           |   5|   0|    5|          0|
    |tmp_s_reg_407                     |   8|   0|    8|          0|
    |trunc_ln529_reg_362               |   3|   0|    3|          0|
    |weight_sum_fu_88                  |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_18|  return value|
|sext_ln529_3                    |   in|   15|     ap_none|                            sext_ln529_3|        scalar|
|weight_sum_16_out               |  out|   16|      ap_vld|                       weight_sum_16_out|       pointer|
|weight_sum_16_out_ap_vld        |  out|    1|      ap_vld|                       weight_sum_16_out|       pointer|
|p_ZL13weight_memory_0_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_1_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_2_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_3_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_4_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_5_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_6_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_7_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_7|         array|
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_sum = alloca i32 1" [src/snn_top_hls.cpp:526]   --->   Operation 6 'alloca' 'weight_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:529]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln529_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sext_ln529_3"   --->   Operation 8 'read' 'sext_ln529_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln529_3_cast = sext i15 %sext_ln529_3_read"   --->   Operation 9 'sext' 'sext_ln529_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln529 = store i5 0, i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 18 'store' 'store_ln529' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 %sext_ln529_3_cast, i16 %weight_sum" [src/snn_top_hls.cpp:526]   --->   Operation 19 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc226.8"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 21 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%icmp_ln529 = icmp_eq  i5 %j_2, i5 16" [src/snn_top_hls.cpp:529]   --->   Operation 22 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.78ns)   --->   "%add_ln529 = add i5 %j_2, i5 1" [src/snn_top_hls.cpp:529]   --->   Operation 23 'add' 'add_ln529' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %for.inc226.8.split, void %for.inc226.9.preheader.exitStub" [src/snn_top_hls.cpp:529]   --->   Operation 24 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln529 = trunc i5 %j_2" [src/snn_top_hls.cpp:529]   --->   Operation 25 'trunc' 'trunc_ln529' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %j_2, i32 3" [src/snn_top_hls.cpp:526]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i1 %tmp" [src/snn_top_hls.cpp:530]   --->   Operation 27 'zext' 'zext_ln530' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_38_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 28 'bitconcatenate' 'tmp_38_cast' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln530_2 = zext i7 %tmp_38_cast" [src/snn_top_hls.cpp:530]   --->   Operation 29 'zext' 'zext_ln530_2' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 30 'getelementptr' 'p_ZL13weight_memory_0_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 31 'getelementptr' 'p_ZL13weight_memory_1_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 32 'getelementptr' 'p_ZL13weight_memory_2_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 33 'getelementptr' 'p_ZL13weight_memory_3_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 34 'getelementptr' 'p_ZL13weight_memory_4_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 35 'getelementptr' 'p_ZL13weight_memory_5_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 36 'getelementptr' 'p_ZL13weight_memory_6_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln530_2" [src/snn_top_hls.cpp:530]   --->   Operation 37 'getelementptr' 'p_ZL13weight_memory_7_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:530]   --->   Operation 38 'load' 'p_ZL13weight_memory_0_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:530]   --->   Operation 39 'load' 'p_ZL13weight_memory_1_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:530]   --->   Operation 40 'load' 'p_ZL13weight_memory_2_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:530]   --->   Operation 41 'load' 'p_ZL13weight_memory_3_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:530]   --->   Operation 42 'load' 'p_ZL13weight_memory_4_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:530]   --->   Operation 43 'load' 'p_ZL13weight_memory_5_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:530]   --->   Operation 44 'load' 'p_ZL13weight_memory_6_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:530]   --->   Operation 45 'load' 'p_ZL13weight_memory_7_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln529 = store i5 %add_ln529, i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 46 'store' 'store_ln529' <Predicate = (!icmp_ln529)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:530]   --->   Operation 47 'load' 'p_ZL13weight_memory_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:530]   --->   Operation 48 'load' 'p_ZL13weight_memory_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:530]   --->   Operation 49 'load' 'p_ZL13weight_memory_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:530]   --->   Operation 50 'load' 'p_ZL13weight_memory_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:530]   --->   Operation 51 'load' 'p_ZL13weight_memory_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:530]   --->   Operation 52 'load' 'p_ZL13weight_memory_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:530]   --->   Operation 53 'load' 'p_ZL13weight_memory_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:530]   --->   Operation 54 'load' 'p_ZL13weight_memory_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (2.30ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %trunc_ln529" [src/snn_top_hls.cpp:530]   --->   Operation 55 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%weight_sum_load = load i16 %weight_sum"   --->   Operation 64 'load' 'weight_sum_load' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %weight_sum_16_out, i16 %weight_sum_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln529)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weight_sum_load_2 = load i16 %weight_sum" [src/snn_top_hls.cpp:530]   --->   Operation 56 'load' 'weight_sum_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln526 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:526]   --->   Operation 57 'specpipeline' 'specpipeline_ln526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln526 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/snn_top_hls.cpp:526]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln529 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/snn_top_hls.cpp:529]   --->   Operation 59 'specloopname' 'specloopname_ln529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln530 = sext i8 %tmp_s" [src/snn_top_hls.cpp:530]   --->   Operation 60 'sext' 'sext_ln530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.07ns)   --->   "%weight_sum_2 = add i16 %sext_ln530, i16 %weight_sum_load_2" [src/snn_top_hls.cpp:530]   --->   Operation 61 'add' 'weight_sum_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 %weight_sum_2, i16 %weight_sum" [src/snn_top_hls.cpp:526]   --->   Operation 62 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln529 = br void %for.inc226.8" [src/snn_top_hls.cpp:529]   --->   Operation 63 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln529_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_sum_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZL13weight_memory_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_sum                 (alloca           ) [ 0111]
j                          (alloca           ) [ 0100]
sext_ln529_3_read          (read             ) [ 0000]
sext_ln529_3_cast          (sext             ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
store_ln529                (store            ) [ 0000]
store_ln526                (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
j_2                        (load             ) [ 0000]
icmp_ln529                 (icmp             ) [ 0110]
add_ln529                  (add              ) [ 0000]
br_ln529                   (br               ) [ 0000]
trunc_ln529                (trunc            ) [ 0110]
tmp                        (bitselect        ) [ 0000]
zext_ln530                 (zext             ) [ 0000]
tmp_38_cast                (bitconcatenate   ) [ 0000]
zext_ln530_2               (zext             ) [ 0000]
p_ZL13weight_memory_0_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_1_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_2_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_3_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_4_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_5_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_6_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_7_addr (getelementptr    ) [ 0110]
store_ln529                (store            ) [ 0000]
p_ZL13weight_memory_0_load (load             ) [ 0000]
p_ZL13weight_memory_1_load (load             ) [ 0000]
p_ZL13weight_memory_2_load (load             ) [ 0000]
p_ZL13weight_memory_3_load (load             ) [ 0000]
p_ZL13weight_memory_4_load (load             ) [ 0000]
p_ZL13weight_memory_5_load (load             ) [ 0000]
p_ZL13weight_memory_6_load (load             ) [ 0000]
p_ZL13weight_memory_7_load (load             ) [ 0000]
tmp_s                      (sparsemux        ) [ 0101]
weight_sum_load_2          (load             ) [ 0000]
specpipeline_ln526         (specpipeline     ) [ 0000]
speclooptripcount_ln526    (speclooptripcount) [ 0000]
specloopname_ln529         (specloopname     ) [ 0000]
sext_ln530                 (sext             ) [ 0000]
weight_sum_2               (add              ) [ 0000]
store_ln526                (store            ) [ 0000]
br_ln529                   (br               ) [ 0000]
weight_sum_load            (load             ) [ 0000]
write_ln0                  (write            ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln529_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln529_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_sum_16_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_sum_16_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL13weight_memory_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL13weight_memory_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL13weight_memory_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL13weight_memory_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL13weight_memory_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL13weight_memory_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL13weight_memory_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL13weight_memory_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="weight_sum_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln529_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="15" slack="0"/>
<pin id="99" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln529_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_ZL13weight_memory_0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_0_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_ZL13weight_memory_1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_1_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_ZL13weight_memory_2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_2_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_ZL13weight_memory_3_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_3_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_ZL13weight_memory_4_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_4_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_ZL13weight_memory_5_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_5_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_ZL13weight_memory_6_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_6_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZL13weight_memory_7_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_7_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_0_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_1_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_2_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_3_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_4_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_5_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_6_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_7_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln529_3_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln529_3_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln529_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln529/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln526_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_2_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln529_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln529_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln529_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln529/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln530_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_38_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38_cast/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln530_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln529_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln529/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="0" index="3" bw="3" slack="0"/>
<pin id="288" dir="0" index="4" bw="8" slack="0"/>
<pin id="289" dir="0" index="5" bw="3" slack="0"/>
<pin id="290" dir="0" index="6" bw="8" slack="0"/>
<pin id="291" dir="0" index="7" bw="3" slack="0"/>
<pin id="292" dir="0" index="8" bw="8" slack="0"/>
<pin id="293" dir="0" index="9" bw="3" slack="0"/>
<pin id="294" dir="0" index="10" bw="8" slack="0"/>
<pin id="295" dir="0" index="11" bw="3" slack="0"/>
<pin id="296" dir="0" index="12" bw="8" slack="0"/>
<pin id="297" dir="0" index="13" bw="3" slack="0"/>
<pin id="298" dir="0" index="14" bw="8" slack="0"/>
<pin id="299" dir="0" index="15" bw="3" slack="0"/>
<pin id="300" dir="0" index="16" bw="8" slack="0"/>
<pin id="301" dir="0" index="17" bw="8" slack="0"/>
<pin id="302" dir="0" index="18" bw="3" slack="1"/>
<pin id="303" dir="1" index="19" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weight_sum_load_2_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_load_2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln530_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln530/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="weight_sum_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weight_sum_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln526_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="2"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="weight_sum_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_load/2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="weight_sum_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_sum "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln529_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln529_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln529 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_ZL13weight_memory_0_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_0_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_ZL13weight_memory_1_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="1"/>
<pin id="374" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_1_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_ZL13weight_memory_2_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_2_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_ZL13weight_memory_3_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="1"/>
<pin id="384" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_3_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_ZL13weight_memory_4_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="1"/>
<pin id="389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_4_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_ZL13weight_memory_5_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="1"/>
<pin id="394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_5_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_ZL13weight_memory_6_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="1"/>
<pin id="399" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_6_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_ZL13weight_memory_7_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_7_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_s_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="109" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="116" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="123" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="130" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="137" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="144" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="151" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="158" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="96" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="227" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="277"><net_src comp="266" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="282"><net_src comp="236" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="306"><net_src comp="165" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="308"><net_src comp="171" pin="3"/><net_sink comp="283" pin=4"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="283" pin=5"/></net>

<net id="310"><net_src comp="177" pin="3"/><net_sink comp="283" pin=6"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="283" pin=7"/></net>

<net id="312"><net_src comp="183" pin="3"/><net_sink comp="283" pin=8"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="283" pin=9"/></net>

<net id="314"><net_src comp="189" pin="3"/><net_sink comp="283" pin=10"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="283" pin=11"/></net>

<net id="316"><net_src comp="195" pin="3"/><net_sink comp="283" pin=12"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="283" pin=13"/></net>

<net id="318"><net_src comp="201" pin="3"/><net_sink comp="283" pin=14"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="283" pin=15"/></net>

<net id="320"><net_src comp="207" pin="3"/><net_sink comp="283" pin=16"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="283" pin=17"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="346"><net_src comp="88" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="92" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="361"><net_src comp="230" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="242" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="283" pin=18"/></net>

<net id="370"><net_src comp="109" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="375"><net_src comp="116" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="380"><net_src comp="123" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="385"><net_src comp="130" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="390"><net_src comp="137" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="395"><net_src comp="144" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="400"><net_src comp="151" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="405"><net_src comp="158" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="410"><net_src comp="283" pin="19"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_sum_16_out | {2 }
	Port: p_ZL13weight_memory_0 | {}
	Port: p_ZL13weight_memory_1 | {}
	Port: p_ZL13weight_memory_2 | {}
	Port: p_ZL13weight_memory_3 | {}
	Port: p_ZL13weight_memory_4 | {}
	Port: p_ZL13weight_memory_5 | {}
	Port: p_ZL13weight_memory_6 | {}
	Port: p_ZL13weight_memory_7 | {}
 - Input state : 
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : sext_ln529_3 | {1 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_0 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_1 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_2 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_3 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_4 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_5 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_6 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_18 : p_ZL13weight_memory_7 | {1 2 }
  - Chain level:
	State 1
		store_ln529 : 1
		store_ln526 : 1
		j_2 : 1
		icmp_ln529 : 2
		add_ln529 : 2
		br_ln529 : 3
		trunc_ln529 : 2
		tmp : 2
		zext_ln530 : 3
		tmp_38_cast : 4
		zext_ln530_2 : 5
		p_ZL13weight_memory_0_addr : 6
		p_ZL13weight_memory_1_addr : 6
		p_ZL13weight_memory_2_addr : 6
		p_ZL13weight_memory_3_addr : 6
		p_ZL13weight_memory_4_addr : 6
		p_ZL13weight_memory_5_addr : 6
		p_ZL13weight_memory_6_addr : 6
		p_ZL13weight_memory_7_addr : 6
		p_ZL13weight_memory_0_load : 7
		p_ZL13weight_memory_1_load : 7
		p_ZL13weight_memory_2_load : 7
		p_ZL13weight_memory_3_load : 7
		p_ZL13weight_memory_4_load : 7
		p_ZL13weight_memory_5_load : 7
		p_ZL13weight_memory_6_load : 7
		p_ZL13weight_memory_7_load : 7
		store_ln529 : 3
	State 2
		tmp_s : 1
		write_ln0 : 1
	State 3
		weight_sum_2 : 1
		store_ln526 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
| sparsemux|         tmp_s_fu_283         |    0    |    42   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln529_fu_236       |    0    |    13   |
|          |      weight_sum_2_fu_328     |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln529_fu_230      |    0    |    13   |
|----------|------------------------------|---------|---------|
|   read   | sext_ln529_3_read_read_fu_96 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln0_write_fu_102    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |   sext_ln529_3_cast_fu_213   |    0    |    0    |
|          |       sext_ln530_fu_325      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln529_fu_242      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_246          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln530_fu_254      |    0    |    0    |
|          |      zext_ln530_2_fu_266     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|      tmp_38_cast_fu_258      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    91   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        icmp_ln529_reg_358        |    1   |
|             j_reg_351            |    5   |
|p_ZL13weight_memory_0_addr_reg_367|    9   |
|p_ZL13weight_memory_1_addr_reg_372|    9   |
|p_ZL13weight_memory_2_addr_reg_377|    9   |
|p_ZL13weight_memory_3_addr_reg_382|    9   |
|p_ZL13weight_memory_4_addr_reg_387|    9   |
|p_ZL13weight_memory_5_addr_reg_392|    9   |
|p_ZL13weight_memory_6_addr_reg_397|    9   |
|p_ZL13weight_memory_7_addr_reg_402|    9   |
|           tmp_s_reg_407          |    8   |
|        trunc_ln529_reg_362       |    3   |
|        weight_sum_reg_343        |   16   |
+----------------------------------+--------+
|               Total              |   105  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_171 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_177 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_183 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_189 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_195 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_201 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_207 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   144  ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   105  |   163  |
+-----------+--------+--------+--------+
