// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Aug 29 12:27:42 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0_sim_netlist.v
// Design      : bd_3a92_csc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_3a92_csc_0,bd_3a92_csc_0_v_csc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_3a92_csc_0_v_csc,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_3a92_csc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [8:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [8:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_3a92_csc_0_v_csc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_3a92_csc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    \cond_reg_339_reg[0]_0 ,
    CO,
    Q,
    AXIvideo2MultiPixStream_U0_ap_ready,
    in,
    mOutPtr110_out,
    mOutPtr110_out_0,
    mOutPtr110_out_1,
    E,
    shiftReg_ce,
    mOutPtr110_out_2,
    \icmp_ln500_reg_349_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \cond_reg_339_reg[0]_1 ,
    ap_rst_n,
    D,
    s_axis_video_TVALID,
    stream_in_full_n,
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_width_c18_channel_empty_n,
    HwReg_width_c18_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c18_channel,
    HwReg_height_c22_channel_empty_n,
    HwReg_height_c22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_height_c22_channel,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n,
    HwReg_height_c21_full_n,
    HwReg_width_c17_full_n,
    \d_read_reg_22_reg[10] ,
    s_axis_video_TDATA,
    \d_read_reg_22_reg[10]_0 );
  output \B_V_data_1_state_reg[1] ;
  output \cond_reg_339_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]Q;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output [23:0]in;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output mOutPtr110_out_1;
  output [0:0]E;
  output shiftReg_ce;
  output mOutPtr110_out_2;
  output \icmp_ln500_reg_349_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \cond_reg_339_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]D;
  input s_axis_video_TVALID;
  input stream_in_full_n;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_InVideoFormat_channel_full_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_width_c18_channel_empty_n;
  input HwReg_width_c18_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c18_channel;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_height_c22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_height_c22_channel;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;
  input HwReg_height_c21_full_n;
  input HwReg_width_c17_full_n;
  input [10:0]\d_read_reg_22_reg[10] ;
  input [23:0]s_axis_video_TDATA;
  input [10:0]\d_read_reg_22_reg[10]_0 ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire \B_V_data_1_state_reg[1] ;
  wire Block_entry3_proc_U0_ap_done;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_height_c22_channel_full_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire HwReg_width_c18_channel_full_n;
  wire [1:0]Q;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c22_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c18_channel;
  wire [23:0]axi_data_V_14_fu_92;
  wire axi_data_V_14_fu_921;
  wire axi_last_V_2_reg_160;
  wire axi_last_V_fu_48;
  wire [10:0]cols_reg_349;
  wire \cond_reg_339_reg[0]_0 ;
  wire \cond_reg_339_reg[0]_1 ;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58;
  wire grp_reg_unsigned_short_s_fu_258_n_10;
  wire grp_reg_unsigned_short_s_fu_258_n_11;
  wire grp_reg_unsigned_short_s_fu_258_n_12;
  wire grp_reg_unsigned_short_s_fu_258_n_13;
  wire grp_reg_unsigned_short_s_fu_258_n_14;
  wire grp_reg_unsigned_short_s_fu_258_n_15;
  wire grp_reg_unsigned_short_s_fu_258_n_5;
  wire grp_reg_unsigned_short_s_fu_258_n_6;
  wire grp_reg_unsigned_short_s_fu_258_n_7;
  wire grp_reg_unsigned_short_s_fu_258_n_8;
  wire grp_reg_unsigned_short_s_fu_258_n_9;
  wire [10:0]i_4_fu_274_p2;
  wire \i_fu_96[10]_i_3_n_5 ;
  wire [10:0]i_fu_96_reg;
  wire \icmp_ln500_reg_349_reg[0] ;
  wire [23:0]in;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_2;
  wire [23:0]p_0_in;
  wire p_14_in;
  wire [23:0]p_1_in;
  wire regslice_both_s_axis_video_V_data_V_U_n_7;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_last_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_8;
  wire [10:0]rows_reg_344;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_146;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [7:0]tmp_1_fu_281_p4;
  wire [7:0]tmp_s_fu_260_p4;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(i_fu_96_reg[9]),
        .I1(rows_reg_344[9]),
        .I2(rows_reg_344[10]),
        .I3(i_fu_96_reg[10]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(i_fu_96_reg[6]),
        .I1(rows_reg_344[6]),
        .I2(rows_reg_344[7]),
        .I3(i_fu_96_reg[7]),
        .I4(rows_reg_344[8]),
        .I5(i_fu_96_reg[8]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_96_reg[3]),
        .I1(rows_reg_344[3]),
        .I2(rows_reg_344[4]),
        .I3(i_fu_96_reg[4]),
        .I4(rows_reg_344[5]),
        .I5(i_fu_96_reg[5]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(i_fu_96_reg[0]),
        .I1(rows_reg_344[0]),
        .I2(rows_reg_344[1]),
        .I3(i_fu_96_reg[1]),
        .I4(rows_reg_344[2]),
        .I5(i_fu_96_reg[2]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 ,\ap_CS_fsm_reg[5]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3_n_5 ,\ap_CS_fsm[5]_i_4_n_5 ,\ap_CS_fsm[5]_i_5_n_5 ,\ap_CS_fsm[5]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \axi_data_V_14_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[0]),
        .Q(axi_data_V_14_fu_92[0]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[10]),
        .Q(axi_data_V_14_fu_92[10]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[11]),
        .Q(axi_data_V_14_fu_92[11]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[12]),
        .Q(axi_data_V_14_fu_92[12]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[13]),
        .Q(axi_data_V_14_fu_92[13]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[14]),
        .Q(axi_data_V_14_fu_92[14]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[15]),
        .Q(axi_data_V_14_fu_92[15]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[16]),
        .Q(axi_data_V_14_fu_92[16]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[17]),
        .Q(axi_data_V_14_fu_92[17]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[18]),
        .Q(axi_data_V_14_fu_92[18]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[19]),
        .Q(axi_data_V_14_fu_92[19]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[1]),
        .Q(axi_data_V_14_fu_92[1]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[20]),
        .Q(axi_data_V_14_fu_92[20]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[21]),
        .Q(axi_data_V_14_fu_92[21]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[22]),
        .Q(axi_data_V_14_fu_92[22]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[23]),
        .Q(axi_data_V_14_fu_92[23]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[2]),
        .Q(axi_data_V_14_fu_92[2]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[3]),
        .Q(axi_data_V_14_fu_92[3]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[4]),
        .Q(axi_data_V_14_fu_92[4]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[5]),
        .Q(axi_data_V_14_fu_92[5]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[6]),
        .Q(axi_data_V_14_fu_92[6]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[7]),
        .Q(axi_data_V_14_fu_92[7]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[8]),
        .Q(axi_data_V_14_fu_92[8]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[9]),
        .Q(axi_data_V_14_fu_92[9]),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8),
        .Q(axi_last_V_2_reg_160),
        .R(1'b0));
  FDRE \cols_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_15),
        .Q(cols_reg_349[0]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_5),
        .Q(cols_reg_349[10]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_14),
        .Q(cols_reg_349[1]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_13),
        .Q(cols_reg_349[2]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_12),
        .Q(cols_reg_349[3]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_11),
        .Q(cols_reg_349[4]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_10),
        .Q(cols_reg_349[5]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_9),
        .Q(cols_reg_349[6]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_8),
        .Q(cols_reg_349[7]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_7),
        .Q(cols_reg_349[8]),
        .R(1'b0));
  FDRE \cols_reg_349_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_258_n_6),
        .Q(cols_reg_349[9]),
        .R(1'b0));
  FDRE \cond_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_339_reg[0]_1 ),
        .Q(\cond_reg_339_reg[0]_0 ),
        .R(1'b0));
  bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221
       (.D({ap_NS_fsm[9],ap_NS_fsm[4]}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[9] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_V_14_fu_921(axi_data_V_14_fu_921),
        .\eol_reg_173_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_146(sof_reg_146),
        .\sof_reg_146_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172
       (.D(ap_NS_fsm[2]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_160(axi_last_V_2_reg_160),
        .\axi_last_V_2_reg_160_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8),
        .axi_last_V_fu_48(axi_last_V_fu_48),
        .\axi_last_V_fu_48_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_video_V_user_V_U_n_8),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192
       (.\B_V_data_1_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5),
        .D(ap_NS_fsm[7:6]),
        .E(E),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_fu_96_reg[23]_0 ({tmp_s_fu_260_p4,tmp_1_fu_281_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57}),
        .\axi_data_V_fu_96_reg[23]_1 (p_0_in),
        .\axi_last_V_fu_100_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .icmp_ln500_fu_213_p2_carry_0(cols_reg_349),
        .\icmp_ln500_reg_349_reg[0]_0 (\icmp_ln500_reg_349_reg[0] ),
        .in(in),
        .mOutPtr110_out_2(mOutPtr110_out_2),
        .\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] (\cond_reg_339_reg[0]_0 ),
        .p_14_in(p_14_in),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_reg_146(sof_reg_146),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_csc_0_reg_unsigned_short_s_99 grp_reg_unsigned_short_s_fu_253
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10]_0 ));
  bd_3a92_csc_0_reg_unsigned_short_s_100 grp_reg_unsigned_short_s_fu_258
       (.Q({grp_reg_unsigned_short_s_fu_258_n_5,grp_reg_unsigned_short_s_fu_258_n_6,grp_reg_unsigned_short_s_fu_258_n_7,grp_reg_unsigned_short_s_fu_258_n_8,grp_reg_unsigned_short_s_fu_258_n_9,grp_reg_unsigned_short_s_fu_258_n_10,grp_reg_unsigned_short_s_fu_258_n_11,grp_reg_unsigned_short_s_fu_258_n_12,grp_reg_unsigned_short_s_fu_258_n_13,grp_reg_unsigned_short_s_fu_258_n_14,grp_reg_unsigned_short_s_fu_258_n_15}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_96[0]_i_1 
       (.I0(i_fu_96_reg[0]),
        .O(i_4_fu_274_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_96[10]_i_2 
       (.I0(i_fu_96_reg[8]),
        .I1(i_fu_96_reg[6]),
        .I2(\i_fu_96[10]_i_3_n_5 ),
        .I3(i_fu_96_reg[7]),
        .I4(i_fu_96_reg[9]),
        .I5(i_fu_96_reg[10]),
        .O(i_4_fu_274_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_96[10]_i_3 
       (.I0(i_fu_96_reg[5]),
        .I1(i_fu_96_reg[3]),
        .I2(i_fu_96_reg[1]),
        .I3(i_fu_96_reg[0]),
        .I4(i_fu_96_reg[2]),
        .I5(i_fu_96_reg[4]),
        .O(\i_fu_96[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_96[1]_i_1 
       (.I0(i_fu_96_reg[0]),
        .I1(i_fu_96_reg[1]),
        .O(i_4_fu_274_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_96[2]_i_1 
       (.I0(i_fu_96_reg[0]),
        .I1(i_fu_96_reg[1]),
        .I2(i_fu_96_reg[2]),
        .O(i_4_fu_274_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_96[3]_i_1 
       (.I0(i_fu_96_reg[1]),
        .I1(i_fu_96_reg[0]),
        .I2(i_fu_96_reg[2]),
        .I3(i_fu_96_reg[3]),
        .O(i_4_fu_274_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_96[4]_i_1 
       (.I0(i_fu_96_reg[2]),
        .I1(i_fu_96_reg[0]),
        .I2(i_fu_96_reg[1]),
        .I3(i_fu_96_reg[3]),
        .I4(i_fu_96_reg[4]),
        .O(i_4_fu_274_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_96[5]_i_1 
       (.I0(i_fu_96_reg[3]),
        .I1(i_fu_96_reg[1]),
        .I2(i_fu_96_reg[0]),
        .I3(i_fu_96_reg[2]),
        .I4(i_fu_96_reg[4]),
        .I5(i_fu_96_reg[5]),
        .O(i_4_fu_274_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_96[6]_i_1 
       (.I0(\i_fu_96[10]_i_3_n_5 ),
        .I1(i_fu_96_reg[6]),
        .O(i_4_fu_274_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_96[7]_i_1 
       (.I0(\i_fu_96[10]_i_3_n_5 ),
        .I1(i_fu_96_reg[6]),
        .I2(i_fu_96_reg[7]),
        .O(i_4_fu_274_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_96[8]_i_1 
       (.I0(i_fu_96_reg[6]),
        .I1(\i_fu_96[10]_i_3_n_5 ),
        .I2(i_fu_96_reg[7]),
        .I3(i_fu_96_reg[8]),
        .O(i_4_fu_274_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_96[9]_i_1 
       (.I0(i_fu_96_reg[7]),
        .I1(\i_fu_96[10]_i_3_n_5 ),
        .I2(i_fu_96_reg[6]),
        .I3(i_fu_96_reg[8]),
        .I4(i_fu_96_reg[9]),
        .O(i_4_fu_274_p2[9]));
  FDRE \i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[0]),
        .Q(i_fu_96_reg[0]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[10]),
        .Q(i_fu_96_reg[10]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[1]),
        .Q(i_fu_96_reg[1]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[2]),
        .Q(i_fu_96_reg[2]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[3]),
        .Q(i_fu_96_reg[3]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[4]),
        .Q(i_fu_96_reg[4]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[5]),
        .Q(i_fu_96_reg[5]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[6]),
        .Q(i_fu_96_reg[6]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[7]),
        .Q(i_fu_96_reg[7]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[8]),
        .Q(i_fu_96_reg[8]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  FDRE \i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_274_p2[9]),
        .Q(i_fu_96_reg[9]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__36
       (.I0(Q[0]),
        .I1(HwReg_height_c21_full_n),
        .I2(HwReg_width_c18_channel_empty_n),
        .I3(HwReg_height_c22_channel_empty_n),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(HwReg_width_c17_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_InVideoFormat_channel_full_n),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    internal_full_n_i_3__34
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_width_c18_channel_empty_n),
        .I3(HwReg_width_c18_channel_full_n),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    internal_full_n_i_3__35
       (.I0(Q[1]),
        .I1(CO),
        .I2(HwReg_height_c22_channel_empty_n),
        .I3(HwReg_height_c22_channel_full_n),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .O(mOutPtr110_out_1));
  bd_3a92_csc_0_regslice_both_101 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .E(regslice_both_s_axis_video_V_data_V_U_n_7),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_V_14_fu_921(axi_data_V_14_fu_921),
        .\axi_data_V_14_fu_92_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10),
        .\axi_data_V_14_fu_92_reg[23] ({tmp_s_fu_260_p4,tmp_1_fu_281_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57}),
        .\axi_data_V_fu_96_reg[23] (axi_data_V_14_fu_92),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(p_0_in),
        .p_14_in(p_14_in),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_3a92_csc_0_regslice_both__parameterized1_102 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_160(axi_last_V_2_reg_160),
        .axi_last_V_fu_48(axi_last_V_fu_48),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(regslice_both_s_axis_video_V_last_V_U_n_7),
        .p_14_in(p_14_in),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_3a92_csc_0_regslice_both__parameterized1_103 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_7),
        .D(ap_NS_fsm[3]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (regslice_both_s_axis_video_V_user_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE \rows_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_344[0]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_344[10]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_344[1]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_344[2]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_344[3]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_344[4]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_344[5]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_344[6]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_344[7]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_344[8]),
        .R(1'b0));
  FDRE \rows_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_344[9]),
        .R(1'b0));
  FDRE \sof_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11),
        .Q(sof_reg_146),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg,
    axi_data_V_14_fu_921,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[9] ,
    \sof_reg_146_reg[0] ,
    \eol_reg_173_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_146);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg;
  output axi_data_V_14_fu_921;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[9] ;
  output \sof_reg_146_reg[0] ;
  output \eol_reg_173_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_146;

  wire [1:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_14_fu_921;
  wire axi_last_V_reg_80;
  wire \eol_reg_173_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_146;
  wire \sof_reg_146_reg[0] ;

  FDRE \axi_last_V_reg_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(axi_last_V_reg_80),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_V_14_fu_921(axi_data_V_14_fu_921),
        .axi_last_V_reg_80(axi_last_V_reg_80),
        .\eol_reg_173_reg[0] (\eol_reg_173_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_146(sof_reg_146),
        .\sof_reg_146_reg[0] (\sof_reg_146_reg[0] ));
endmodule

module bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    axi_last_V_fu_48,
    D,
    \axi_last_V_2_reg_160_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_fu_48_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    Q,
    ap_done_reg1,
    axi_last_V_2_reg_160,
    ap_NS_fsm1);
  output ap_done_cache;
  output axi_last_V_fu_48;
  output [0:0]D;
  output \axi_last_V_2_reg_160_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input [2:0]Q;
  input ap_done_reg1;
  input axi_last_V_2_reg_160;
  input ap_NS_fsm1;

  wire [0:0]D;
  wire [2:0]Q;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_160;
  wire \axi_last_V_2_reg_160_reg[0] ;
  wire axi_last_V_fu_48;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;

  LUT4 #(
    .INIT(16'hFFE2)) 
    \axi_last_V_2_reg_160[0]_i_1 
       (.I0(axi_last_V_2_reg_160),
        .I1(Q[2]),
        .I2(axi_last_V_fu_48),
        .I3(ap_NS_fsm1),
        .O(\axi_last_V_2_reg_160_reg[0] ));
  FDRE \axi_last_V_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_48_reg[0]_0 ),
        .Q(axi_last_V_fu_48),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg));
endmodule

module bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
    s_axis_video_TREADY_int_regslice,
    p_14_in,
    D,
    in,
    \axi_data_V_fu_96_reg[23]_0 ,
    \ap_CS_fsm_reg[5] ,
    E,
    shiftReg_ce,
    mOutPtr110_out_2,
    \icmp_ln500_reg_349_reg[0]_0 ,
    \axi_last_V_fu_100_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
    \B_V_data_1_state_reg[0] ,
    Q,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    sof_reg_146,
    icmp_ln500_fu_213_p2_carry_0,
    \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n,
    \axi_data_V_fu_96_reg[23]_1 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  output s_axis_video_TREADY_int_regslice;
  output p_14_in;
  output [1:0]D;
  output [23:0]in;
  output [23:0]\axi_data_V_fu_96_reg[23]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output shiftReg_ce;
  output mOutPtr110_out_2;
  output \icmp_ln500_reg_349_reg[0]_0 ;
  input \axi_last_V_fu_100_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input sof_reg_146;
  input [10:0]icmp_ln500_fu_213_p2_carry_0;
  input \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;
  input [23:0]\axi_data_V_fu_96_reg[23]_1 ;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_condition_259__0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_V_fu_96_reg[23]_0 ;
  wire [23:0]\axi_data_V_fu_96_reg[23]_1 ;
  wire \axi_last_V_fu_100_reg[0]_0 ;
  wire \axi_last_V_fu_100_reg_n_5_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  wire icmp_ln500_fu_213_p2;
  wire [10:0]icmp_ln500_fu_213_p2_carry_0;
  wire icmp_ln500_fu_213_p2_carry_n_6;
  wire icmp_ln500_fu_213_p2_carry_n_7;
  wire icmp_ln500_fu_213_p2_carry_n_8;
  wire \icmp_ln500_reg_349_reg[0]_0 ;
  wire \icmp_ln500_reg_349_reg_n_5_[0] ;
  wire [23:0]in;
  wire [10:0]j_4_fu_219_p2;
  wire j_fu_92;
  wire \j_fu_92_reg_n_5_[0] ;
  wire \j_fu_92_reg_n_5_[10] ;
  wire \j_fu_92_reg_n_5_[1] ;
  wire \j_fu_92_reg_n_5_[2] ;
  wire \j_fu_92_reg_n_5_[3] ;
  wire \j_fu_92_reg_n_5_[4] ;
  wire \j_fu_92_reg_n_5_[5] ;
  wire \j_fu_92_reg_n_5_[6] ;
  wire \j_fu_92_reg_n_5_[7] ;
  wire \j_fu_92_reg_n_5_[8] ;
  wire \j_fu_92_reg_n_5_[9] ;
  wire mOutPtr110_out_2;
  wire \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ;
  wire p_14_in;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_146;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [3:0]NLW_icmp_ln500_fu_213_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [16]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [2]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [3]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [4]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [5]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [6]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [7]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [8]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [9]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [10]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [11]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [17]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [12]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [13]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [14]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [15]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [18]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [19]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [20]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [21]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [22]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [23]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [0]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_V_fu_96_reg[23]_0 [1]),
        .I1(\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] ),
        .I2(\axi_data_V_fu_96_reg[23]_0 [9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [0]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [10]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [11]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [12]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [13]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [14]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [15]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [16]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [17]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [18]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [19]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [1]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [20]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [21]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [22]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [23]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [2]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [3]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [4]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [5]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [6]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [7]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [8]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_96_reg[23]_1 [9]),
        .Q(\axi_data_V_fu_96_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_last_V_fu_100_reg[0]_0 ),
        .Q(\axi_last_V_fu_100_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln500_fu_213_p2),
        .D(D),
        .E(j_fu_92),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6] (E),
        .ap_clk(ap_clk),
        .ap_condition_259__0(ap_condition_259__0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_6),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_V_fu_100_reg[0] (p_14_in),
        .\eol_reg_173_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_173_reg[0]_0 (\icmp_ln500_reg_349_reg_n_5_[0] ),
        .\eol_reg_173_reg[0]_1 (\axi_last_V_fu_100_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_34),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .icmp_ln500_fu_213_p2_carry(icmp_ln500_fu_213_p2_carry_0),
        .\icmp_ln500_reg_349_reg[0] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\icmp_ln500_reg_349_reg[0]_0 (\icmp_ln500_reg_349_reg[0]_0 ),
        .\j_fu_92_reg[10] ({\j_fu_92_reg_n_5_[10] ,\j_fu_92_reg_n_5_[9] ,\j_fu_92_reg_n_5_[8] ,\j_fu_92_reg_n_5_[7] ,\j_fu_92_reg_n_5_[6] ,\j_fu_92_reg_n_5_[5] ,\j_fu_92_reg_n_5_[4] ,\j_fu_92_reg_n_5_[3] ,\j_fu_92_reg_n_5_[2] ,\j_fu_92_reg_n_5_[1] ,\j_fu_92_reg_n_5_[0] }),
        .\j_fu_92_reg[8] (j_4_fu_219_p2),
        .mOutPtr110_out_2(mOutPtr110_out_2),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_reg_146(sof_reg_146),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  CARRY4 icmp_ln500_fu_213_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln500_fu_213_p2,icmp_ln500_fu_213_p2_carry_n_6,icmp_ln500_fu_213_p2_carry_n_7,icmp_ln500_fu_213_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln500_fu_213_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  FDRE \icmp_ln500_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\icmp_ln500_reg_349_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \j_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[0]),
        .Q(\j_fu_92_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[10]),
        .Q(\j_fu_92_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[1]),
        .Q(\j_fu_92_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[2]),
        .Q(\j_fu_92_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[3]),
        .Q(\j_fu_92_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[4]),
        .Q(\j_fu_92_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[5]),
        .Q(\j_fu_92_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[6]),
        .Q(\j_fu_92_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[7]),
        .Q(\j_fu_92_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[8]),
        .Q(\j_fu_92_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_92),
        .D(j_4_fu_219_p2[9]),
        .Q(\j_fu_92_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln500_reg_349_reg_n_5_[0] ),
        .O(ap_condition_259__0));
endmodule

module bd_3a92_csc_0_Block_entry3_proc
   (ap_return_34_preg,
    ap_return_35_preg,
    ap_done_reg,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_return_2_preg,
    ap_return_3_preg,
    ap_return_4_preg,
    ap_return_5_preg,
    ap_return_6_preg,
    ap_return_7_preg,
    ap_return_8_preg,
    ap_return_9_preg,
    ap_return_10_preg,
    ap_return_11_preg,
    ap_return_12_preg,
    ap_return_13_preg,
    ap_return_14_preg,
    ap_return_15_preg,
    ap_return_16_preg,
    ap_return_17_preg,
    ap_return_18_preg,
    ap_return_19_preg,
    ap_return_20_preg,
    ap_return_21_preg,
    ap_return_22_preg,
    ap_return_23_preg,
    ap_return_24_preg,
    ap_return_25_preg,
    ap_return_26_preg,
    ap_return_27_preg,
    ap_return_28_preg,
    ap_return_29_preg,
    ap_return_30_preg,
    ap_return_31_preg,
    ap_return_32_preg,
    ap_return_33_preg,
    ap_return_36_preg,
    ap_return_37_preg,
    ap_rst_n_inv,
    if_din,
    ap_clk,
    \ap_return_35_preg_reg[0]_0 ,
    ap_done_reg_reg_0,
    Block_entry3_proc_U0_ap_start,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    Block_entry3_proc_U0_ap_ready,
    Q,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_5_preg_reg[15]_0 ,
    \ap_return_6_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[15]_0 ,
    \ap_return_8_preg_reg[15]_0 ,
    \ap_return_9_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[15]_0 ,
    \ap_return_11_preg_reg[15]_0 ,
    \ap_return_12_preg_reg[15]_0 ,
    \ap_return_13_preg_reg[15]_0 ,
    \ap_return_14_preg_reg[15]_0 ,
    \ap_return_15_preg_reg[9]_0 ,
    \ap_return_16_preg_reg[9]_0 ,
    \ap_return_17_preg_reg[9]_0 ,
    \ap_return_18_preg_reg[7]_0 ,
    \ap_return_19_preg_reg[7]_0 ,
    \ap_return_20_preg_reg[15]_0 ,
    \ap_return_21_preg_reg[15]_0 ,
    \ap_return_22_preg_reg[15]_0 ,
    \ap_return_23_preg_reg[15]_0 ,
    \ap_return_24_preg_reg[15]_0 ,
    \ap_return_25_preg_reg[15]_0 ,
    \ap_return_26_preg_reg[15]_0 ,
    \ap_return_27_preg_reg[15]_0 ,
    \ap_return_28_preg_reg[15]_0 ,
    \ap_return_29_preg_reg[9]_0 ,
    \ap_return_30_preg_reg[9]_0 ,
    \ap_return_31_preg_reg[9]_0 ,
    \ap_return_32_preg_reg[7]_0 ,
    \ap_return_33_preg_reg[7]_0 ,
    \ap_return_36_preg_reg[10]_0 ,
    \ap_return_37_preg_reg[10]_0 );
  output ap_return_34_preg;
  output ap_return_35_preg;
  output ap_done_reg;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  output [7:0]ap_return_0_preg;
  output [7:0]ap_return_1_preg;
  output [15:0]ap_return_2_preg;
  output [15:0]ap_return_3_preg;
  output [15:0]ap_return_4_preg;
  output [15:0]ap_return_5_preg;
  output [15:0]ap_return_6_preg;
  output [15:0]ap_return_7_preg;
  output [15:0]ap_return_8_preg;
  output [15:0]ap_return_9_preg;
  output [15:0]ap_return_10_preg;
  output [15:0]ap_return_11_preg;
  output [15:0]ap_return_12_preg;
  output [15:0]ap_return_13_preg;
  output [15:0]ap_return_14_preg;
  output [9:0]ap_return_15_preg;
  output [9:0]ap_return_16_preg;
  output [9:0]ap_return_17_preg;
  output [7:0]ap_return_18_preg;
  output [7:0]ap_return_19_preg;
  output [15:0]ap_return_20_preg;
  output [15:0]ap_return_21_preg;
  output [15:0]ap_return_22_preg;
  output [15:0]ap_return_23_preg;
  output [15:0]ap_return_24_preg;
  output [15:0]ap_return_25_preg;
  output [15:0]ap_return_26_preg;
  output [15:0]ap_return_27_preg;
  output [15:0]ap_return_28_preg;
  output [9:0]ap_return_29_preg;
  output [9:0]ap_return_30_preg;
  output [9:0]ap_return_31_preg;
  output [7:0]ap_return_32_preg;
  output [7:0]ap_return_33_preg;
  output [10:0]ap_return_36_preg;
  output [10:0]ap_return_37_preg;
  input ap_rst_n_inv;
  input [0:0]if_din;
  input ap_clk;
  input [0:0]\ap_return_35_preg_reg[0]_0 ;
  input ap_done_reg_reg_0;
  input Block_entry3_proc_U0_ap_start;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input Block_entry3_proc_U0_ap_ready;
  input [7:0]Q;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input [15:0]\ap_return_5_preg_reg[15]_0 ;
  input [15:0]\ap_return_6_preg_reg[15]_0 ;
  input [15:0]\ap_return_7_preg_reg[15]_0 ;
  input [15:0]\ap_return_8_preg_reg[15]_0 ;
  input [15:0]\ap_return_9_preg_reg[15]_0 ;
  input [15:0]\ap_return_10_preg_reg[15]_0 ;
  input [15:0]\ap_return_11_preg_reg[15]_0 ;
  input [15:0]\ap_return_12_preg_reg[15]_0 ;
  input [15:0]\ap_return_13_preg_reg[15]_0 ;
  input [15:0]\ap_return_14_preg_reg[15]_0 ;
  input [9:0]\ap_return_15_preg_reg[9]_0 ;
  input [9:0]\ap_return_16_preg_reg[9]_0 ;
  input [9:0]\ap_return_17_preg_reg[9]_0 ;
  input [7:0]\ap_return_18_preg_reg[7]_0 ;
  input [7:0]\ap_return_19_preg_reg[7]_0 ;
  input [15:0]\ap_return_20_preg_reg[15]_0 ;
  input [15:0]\ap_return_21_preg_reg[15]_0 ;
  input [15:0]\ap_return_22_preg_reg[15]_0 ;
  input [15:0]\ap_return_23_preg_reg[15]_0 ;
  input [15:0]\ap_return_24_preg_reg[15]_0 ;
  input [15:0]\ap_return_25_preg_reg[15]_0 ;
  input [15:0]\ap_return_26_preg_reg[15]_0 ;
  input [15:0]\ap_return_27_preg_reg[15]_0 ;
  input [15:0]\ap_return_28_preg_reg[15]_0 ;
  input [9:0]\ap_return_29_preg_reg[9]_0 ;
  input [9:0]\ap_return_30_preg_reg[9]_0 ;
  input [9:0]\ap_return_31_preg_reg[9]_0 ;
  input [7:0]\ap_return_32_preg_reg[7]_0 ;
  input [7:0]\ap_return_33_preg_reg[7]_0 ;
  input [10:0]\ap_return_36_preg_reg[10]_0 ;
  input [10:0]\ap_return_37_preg_reg[10]_0 ;

  wire Block_entry3_proc_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_start;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [7:0]ap_return_0_preg;
  wire [15:0]ap_return_10_preg;
  wire [15:0]\ap_return_10_preg_reg[15]_0 ;
  wire [15:0]ap_return_11_preg;
  wire [15:0]\ap_return_11_preg_reg[15]_0 ;
  wire [15:0]ap_return_12_preg;
  wire [15:0]\ap_return_12_preg_reg[15]_0 ;
  wire [15:0]ap_return_13_preg;
  wire [15:0]\ap_return_13_preg_reg[15]_0 ;
  wire [15:0]ap_return_14_preg;
  wire [15:0]\ap_return_14_preg_reg[15]_0 ;
  wire [9:0]ap_return_15_preg;
  wire [9:0]\ap_return_15_preg_reg[9]_0 ;
  wire [9:0]ap_return_16_preg;
  wire [9:0]\ap_return_16_preg_reg[9]_0 ;
  wire [9:0]ap_return_17_preg;
  wire [9:0]\ap_return_17_preg_reg[9]_0 ;
  wire [7:0]ap_return_18_preg;
  wire [7:0]\ap_return_18_preg_reg[7]_0 ;
  wire [7:0]ap_return_19_preg;
  wire [7:0]\ap_return_19_preg_reg[7]_0 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [15:0]ap_return_20_preg;
  wire [15:0]\ap_return_20_preg_reg[15]_0 ;
  wire [15:0]ap_return_21_preg;
  wire [15:0]\ap_return_21_preg_reg[15]_0 ;
  wire [15:0]ap_return_22_preg;
  wire [15:0]\ap_return_22_preg_reg[15]_0 ;
  wire [15:0]ap_return_23_preg;
  wire [15:0]\ap_return_23_preg_reg[15]_0 ;
  wire [15:0]ap_return_24_preg;
  wire [15:0]\ap_return_24_preg_reg[15]_0 ;
  wire [15:0]ap_return_25_preg;
  wire [15:0]\ap_return_25_preg_reg[15]_0 ;
  wire [15:0]ap_return_26_preg;
  wire [15:0]\ap_return_26_preg_reg[15]_0 ;
  wire [15:0]ap_return_27_preg;
  wire [15:0]\ap_return_27_preg_reg[15]_0 ;
  wire [15:0]ap_return_28_preg;
  wire [15:0]\ap_return_28_preg_reg[15]_0 ;
  wire [9:0]ap_return_29_preg;
  wire [9:0]\ap_return_29_preg_reg[9]_0 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire [9:0]ap_return_30_preg;
  wire [9:0]\ap_return_30_preg_reg[9]_0 ;
  wire [9:0]ap_return_31_preg;
  wire [9:0]\ap_return_31_preg_reg[9]_0 ;
  wire [7:0]ap_return_32_preg;
  wire [7:0]\ap_return_32_preg_reg[7]_0 ;
  wire [7:0]ap_return_33_preg;
  wire [7:0]\ap_return_33_preg_reg[7]_0 ;
  wire ap_return_34_preg;
  wire ap_return_35_preg;
  wire [0:0]\ap_return_35_preg_reg[0]_0 ;
  wire [10:0]ap_return_36_preg;
  wire [10:0]\ap_return_36_preg_reg[10]_0 ;
  wire [10:0]ap_return_37_preg;
  wire [10:0]\ap_return_37_preg_reg[10]_0 ;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire [15:0]ap_return_5_preg;
  wire [15:0]\ap_return_5_preg_reg[15]_0 ;
  wire [15:0]ap_return_6_preg;
  wire [15:0]\ap_return_6_preg_reg[15]_0 ;
  wire [15:0]ap_return_7_preg;
  wire [15:0]\ap_return_7_preg_reg[15]_0 ;
  wire [15:0]ap_return_8_preg;
  wire [15:0]\ap_return_8_preg_reg[15]_0 ;
  wire [15:0]ap_return_9_preg;
  wire [15:0]\ap_return_9_preg_reg[15]_0 ;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [0:0]if_din;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [10]),
        .Q(ap_return_10_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [11]),
        .Q(ap_return_10_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [12]),
        .Q(ap_return_10_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [13]),
        .Q(ap_return_10_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [14]),
        .Q(ap_return_10_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [15]),
        .Q(ap_return_10_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [8]),
        .Q(ap_return_10_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [9]),
        .Q(ap_return_10_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [10]),
        .Q(ap_return_11_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [11]),
        .Q(ap_return_11_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [12]),
        .Q(ap_return_11_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [13]),
        .Q(ap_return_11_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [14]),
        .Q(ap_return_11_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [15]),
        .Q(ap_return_11_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [8]),
        .Q(ap_return_11_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [9]),
        .Q(ap_return_11_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [10]),
        .Q(ap_return_12_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [11]),
        .Q(ap_return_12_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [12]),
        .Q(ap_return_12_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [13]),
        .Q(ap_return_12_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [14]),
        .Q(ap_return_12_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [15]),
        .Q(ap_return_12_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [8]),
        .Q(ap_return_12_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [9]),
        .Q(ap_return_12_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [10]),
        .Q(ap_return_13_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [11]),
        .Q(ap_return_13_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [12]),
        .Q(ap_return_13_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [13]),
        .Q(ap_return_13_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [14]),
        .Q(ap_return_13_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [15]),
        .Q(ap_return_13_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [8]),
        .Q(ap_return_13_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [9]),
        .Q(ap_return_13_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [10]),
        .Q(ap_return_14_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [11]),
        .Q(ap_return_14_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [12]),
        .Q(ap_return_14_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [13]),
        .Q(ap_return_14_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [14]),
        .Q(ap_return_14_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [15]),
        .Q(ap_return_14_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [8]),
        .Q(ap_return_14_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [9]),
        .Q(ap_return_14_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [8]),
        .Q(ap_return_15_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[9]_0 [9]),
        .Q(ap_return_15_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [0]),
        .Q(ap_return_16_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [1]),
        .Q(ap_return_16_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [2]),
        .Q(ap_return_16_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [3]),
        .Q(ap_return_16_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [4]),
        .Q(ap_return_16_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [5]),
        .Q(ap_return_16_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [6]),
        .Q(ap_return_16_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [7]),
        .Q(ap_return_16_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [8]),
        .Q(ap_return_16_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[9]_0 [9]),
        .Q(ap_return_16_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [0]),
        .Q(ap_return_17_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [1]),
        .Q(ap_return_17_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [2]),
        .Q(ap_return_17_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [3]),
        .Q(ap_return_17_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [4]),
        .Q(ap_return_17_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [5]),
        .Q(ap_return_17_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [6]),
        .Q(ap_return_17_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [7]),
        .Q(ap_return_17_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [8]),
        .Q(ap_return_17_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[9]_0 [9]),
        .Q(ap_return_17_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [0]),
        .Q(ap_return_18_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [1]),
        .Q(ap_return_18_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [2]),
        .Q(ap_return_18_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [3]),
        .Q(ap_return_18_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [4]),
        .Q(ap_return_18_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [5]),
        .Q(ap_return_18_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [6]),
        .Q(ap_return_18_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[7]_0 [7]),
        .Q(ap_return_18_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [0]),
        .Q(ap_return_19_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [1]),
        .Q(ap_return_19_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [2]),
        .Q(ap_return_19_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [3]),
        .Q(ap_return_19_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [4]),
        .Q(ap_return_19_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [5]),
        .Q(ap_return_19_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [6]),
        .Q(ap_return_19_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[7]_0 [7]),
        .Q(ap_return_19_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [0]),
        .Q(ap_return_20_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [10]),
        .Q(ap_return_20_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [11]),
        .Q(ap_return_20_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [12]),
        .Q(ap_return_20_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [13]),
        .Q(ap_return_20_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [14]),
        .Q(ap_return_20_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [15]),
        .Q(ap_return_20_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [1]),
        .Q(ap_return_20_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [2]),
        .Q(ap_return_20_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [3]),
        .Q(ap_return_20_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [4]),
        .Q(ap_return_20_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [5]),
        .Q(ap_return_20_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [6]),
        .Q(ap_return_20_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [7]),
        .Q(ap_return_20_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [8]),
        .Q(ap_return_20_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [9]),
        .Q(ap_return_20_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [0]),
        .Q(ap_return_21_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [10]),
        .Q(ap_return_21_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [11]),
        .Q(ap_return_21_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [12]),
        .Q(ap_return_21_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [13]),
        .Q(ap_return_21_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [14]),
        .Q(ap_return_21_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [15]),
        .Q(ap_return_21_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [1]),
        .Q(ap_return_21_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [2]),
        .Q(ap_return_21_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [3]),
        .Q(ap_return_21_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [4]),
        .Q(ap_return_21_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [5]),
        .Q(ap_return_21_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [6]),
        .Q(ap_return_21_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [7]),
        .Q(ap_return_21_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [8]),
        .Q(ap_return_21_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [9]),
        .Q(ap_return_21_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [0]),
        .Q(ap_return_22_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [10]),
        .Q(ap_return_22_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [11]),
        .Q(ap_return_22_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [12]),
        .Q(ap_return_22_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [13]),
        .Q(ap_return_22_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [14]),
        .Q(ap_return_22_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [15]),
        .Q(ap_return_22_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [1]),
        .Q(ap_return_22_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [2]),
        .Q(ap_return_22_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [3]),
        .Q(ap_return_22_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [4]),
        .Q(ap_return_22_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [5]),
        .Q(ap_return_22_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [6]),
        .Q(ap_return_22_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [7]),
        .Q(ap_return_22_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [8]),
        .Q(ap_return_22_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [9]),
        .Q(ap_return_22_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [0]),
        .Q(ap_return_23_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [10]),
        .Q(ap_return_23_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [11]),
        .Q(ap_return_23_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [12]),
        .Q(ap_return_23_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [13]),
        .Q(ap_return_23_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [14]),
        .Q(ap_return_23_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [15]),
        .Q(ap_return_23_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [1]),
        .Q(ap_return_23_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [2]),
        .Q(ap_return_23_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [3]),
        .Q(ap_return_23_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [4]),
        .Q(ap_return_23_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [5]),
        .Q(ap_return_23_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [6]),
        .Q(ap_return_23_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [7]),
        .Q(ap_return_23_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [8]),
        .Q(ap_return_23_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [9]),
        .Q(ap_return_23_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [0]),
        .Q(ap_return_24_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [10]),
        .Q(ap_return_24_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [11]),
        .Q(ap_return_24_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [12]),
        .Q(ap_return_24_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [13]),
        .Q(ap_return_24_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [14]),
        .Q(ap_return_24_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [15]),
        .Q(ap_return_24_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [1]),
        .Q(ap_return_24_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [2]),
        .Q(ap_return_24_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [3]),
        .Q(ap_return_24_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [4]),
        .Q(ap_return_24_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [5]),
        .Q(ap_return_24_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [6]),
        .Q(ap_return_24_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [7]),
        .Q(ap_return_24_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [8]),
        .Q(ap_return_24_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [9]),
        .Q(ap_return_24_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [0]),
        .Q(ap_return_25_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [10]),
        .Q(ap_return_25_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [11]),
        .Q(ap_return_25_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [12]),
        .Q(ap_return_25_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [13]),
        .Q(ap_return_25_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [14]),
        .Q(ap_return_25_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [15]),
        .Q(ap_return_25_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [1]),
        .Q(ap_return_25_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [2]),
        .Q(ap_return_25_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [3]),
        .Q(ap_return_25_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [4]),
        .Q(ap_return_25_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [5]),
        .Q(ap_return_25_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [6]),
        .Q(ap_return_25_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [7]),
        .Q(ap_return_25_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [8]),
        .Q(ap_return_25_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [9]),
        .Q(ap_return_25_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [0]),
        .Q(ap_return_26_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [10]),
        .Q(ap_return_26_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [11]),
        .Q(ap_return_26_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [12]),
        .Q(ap_return_26_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [13]),
        .Q(ap_return_26_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [14]),
        .Q(ap_return_26_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [15]),
        .Q(ap_return_26_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [1]),
        .Q(ap_return_26_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [2]),
        .Q(ap_return_26_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [3]),
        .Q(ap_return_26_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [4]),
        .Q(ap_return_26_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [5]),
        .Q(ap_return_26_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [6]),
        .Q(ap_return_26_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [7]),
        .Q(ap_return_26_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [8]),
        .Q(ap_return_26_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [9]),
        .Q(ap_return_26_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [0]),
        .Q(ap_return_27_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [10]),
        .Q(ap_return_27_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [11]),
        .Q(ap_return_27_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [12]),
        .Q(ap_return_27_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [13]),
        .Q(ap_return_27_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [14]),
        .Q(ap_return_27_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [15]),
        .Q(ap_return_27_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [1]),
        .Q(ap_return_27_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [2]),
        .Q(ap_return_27_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [3]),
        .Q(ap_return_27_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [4]),
        .Q(ap_return_27_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [5]),
        .Q(ap_return_27_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [6]),
        .Q(ap_return_27_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [7]),
        .Q(ap_return_27_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [8]),
        .Q(ap_return_27_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [9]),
        .Q(ap_return_27_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [0]),
        .Q(ap_return_28_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [10]),
        .Q(ap_return_28_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [11]),
        .Q(ap_return_28_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [12]),
        .Q(ap_return_28_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [13]),
        .Q(ap_return_28_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [14]),
        .Q(ap_return_28_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [15]),
        .Q(ap_return_28_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [1]),
        .Q(ap_return_28_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [2]),
        .Q(ap_return_28_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [3]),
        .Q(ap_return_28_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [4]),
        .Q(ap_return_28_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [5]),
        .Q(ap_return_28_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [6]),
        .Q(ap_return_28_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [7]),
        .Q(ap_return_28_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [8]),
        .Q(ap_return_28_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [9]),
        .Q(ap_return_28_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [0]),
        .Q(ap_return_29_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [1]),
        .Q(ap_return_29_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [2]),
        .Q(ap_return_29_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [3]),
        .Q(ap_return_29_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [4]),
        .Q(ap_return_29_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [5]),
        .Q(ap_return_29_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [6]),
        .Q(ap_return_29_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [7]),
        .Q(ap_return_29_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [8]),
        .Q(ap_return_29_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[9]_0 [9]),
        .Q(ap_return_29_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [0]),
        .Q(ap_return_30_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [1]),
        .Q(ap_return_30_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [2]),
        .Q(ap_return_30_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [3]),
        .Q(ap_return_30_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [4]),
        .Q(ap_return_30_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [5]),
        .Q(ap_return_30_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [6]),
        .Q(ap_return_30_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [7]),
        .Q(ap_return_30_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [8]),
        .Q(ap_return_30_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[9]_0 [9]),
        .Q(ap_return_30_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [0]),
        .Q(ap_return_31_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [1]),
        .Q(ap_return_31_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [2]),
        .Q(ap_return_31_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [3]),
        .Q(ap_return_31_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [4]),
        .Q(ap_return_31_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [5]),
        .Q(ap_return_31_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [6]),
        .Q(ap_return_31_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [7]),
        .Q(ap_return_31_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [8]),
        .Q(ap_return_31_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[9]_0 [9]),
        .Q(ap_return_31_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [0]),
        .Q(ap_return_32_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [1]),
        .Q(ap_return_32_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [2]),
        .Q(ap_return_32_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [3]),
        .Q(ap_return_32_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [4]),
        .Q(ap_return_32_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [5]),
        .Q(ap_return_32_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [6]),
        .Q(ap_return_32_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[7]_0 [7]),
        .Q(ap_return_32_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [0]),
        .Q(ap_return_33_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [1]),
        .Q(ap_return_33_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [2]),
        .Q(ap_return_33_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [3]),
        .Q(ap_return_33_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [4]),
        .Q(ap_return_33_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [5]),
        .Q(ap_return_33_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [6]),
        .Q(ap_return_33_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[7]_0 [7]),
        .Q(ap_return_33_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din),
        .Q(ap_return_34_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_35_preg_reg[0]_0 ),
        .Q(ap_return_35_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [0]),
        .Q(ap_return_36_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [10]),
        .Q(ap_return_36_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [1]),
        .Q(ap_return_36_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [2]),
        .Q(ap_return_36_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [3]),
        .Q(ap_return_36_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [4]),
        .Q(ap_return_36_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [5]),
        .Q(ap_return_36_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [6]),
        .Q(ap_return_36_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [7]),
        .Q(ap_return_36_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [8]),
        .Q(ap_return_36_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_36_preg_reg[10]_0 [9]),
        .Q(ap_return_36_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [0]),
        .Q(ap_return_37_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [10]),
        .Q(ap_return_37_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [1]),
        .Q(ap_return_37_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [2]),
        .Q(ap_return_37_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [3]),
        .Q(ap_return_37_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [4]),
        .Q(ap_return_37_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [5]),
        .Q(ap_return_37_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [6]),
        .Q(ap_return_37_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [7]),
        .Q(ap_return_37_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [8]),
        .Q(ap_return_37_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_37_preg_reg[10]_0 [9]),
        .Q(ap_return_37_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [10]),
        .Q(ap_return_8_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [11]),
        .Q(ap_return_8_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [12]),
        .Q(ap_return_8_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [13]),
        .Q(ap_return_8_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [14]),
        .Q(ap_return_8_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [15]),
        .Q(ap_return_8_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [8]),
        .Q(ap_return_8_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [9]),
        .Q(ap_return_8_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [10]),
        .Q(ap_return_9_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [11]),
        .Q(ap_return_9_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [12]),
        .Q(ap_return_9_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [13]),
        .Q(ap_return_9_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [14]),
        .Q(ap_return_9_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [15]),
        .Q(ap_return_9_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [8]),
        .Q(ap_return_9_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [9]),
        .Q(ap_return_9_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel));
endmodule

module bd_3a92_csc_0_CTRL_s_axi
   (ap_sync_channel_write_HwReg_BOffset_V_channel0,
    Block_entry3_proc_U0_ap_start,
    ap_sync_channel_write_HwReg_ClampMin_V_channel0,
    ap_sync_channel_write_HwReg_ClipMax_V_channel0,
    ap_sync_channel_write_HwReg_ColStart_channel0,
    ap_sync_channel_write_HwReg_GOffset_V_channel0,
    ap_sync_channel_write_HwReg_K11_2_channel0,
    ap_sync_channel_write_HwReg_K12_2_channel0,
    ap_sync_channel_write_HwReg_K12_channel0,
    ap_sync_channel_write_HwReg_K13_2_channel0,
    ap_sync_channel_write_HwReg_K21_2_channel0,
    ap_sync_channel_write_HwReg_K22_2_channel0,
    ap_sync_channel_write_HwReg_K23_2_channel0,
    ap_sync_channel_write_HwReg_K23_channel0,
    ap_sync_channel_write_HwReg_K31_2_channel0,
    ap_sync_channel_write_HwReg_K32_2_channel0,
    ap_sync_channel_write_HwReg_K33_2_channel0,
    ap_sync_channel_write_HwReg_RowStart_channel0,
    ap_sync_channel_write_HwReg_height_c22_channel0,
    ap_sync_channel_write_HwReg_ROffset_V_channel0,
    ap_sync_channel_write_HwReg_width_c18_channel0,
    ap_sync_channel_write_HwReg_RowEnd_channel0,
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
    ap_sync_channel_write_HwReg_K33_channel0,
    ap_sync_channel_write_HwReg_K32_channel0,
    ap_sync_channel_write_HwReg_K31_channel0,
    ap_sync_channel_write_HwReg_K22_channel0,
    ap_sync_channel_write_HwReg_K21_channel0,
    ap_sync_channel_write_HwReg_K13_channel0,
    ap_sync_channel_write_HwReg_K11_channel0,
    ap_sync_channel_write_HwReg_InVideoFormat_channel0,
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
    ap_sync_channel_write_HwReg_ColEnd_channel0,
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
    SS,
    \FSM_onehot_rstate_reg[1]_0 ,
    K33_2,
    interrupt,
    InVideoFormat,
    OutVideoFormat,
    int_ap_start_reg_0,
    shiftReg_ce,
    ap_done_reg_reg,
    Block_entry3_proc_U0_ap_done,
    if_din,
    Block_entry3_proc_U0_ap_ready,
    \ap_return_34_preg_reg[0] ,
    D,
    \int_OutVideoFormat_reg[7]_0 ,
    \int_ColStart_reg[15]_0 ,
    ColStart,
    \int_ColEnd_reg[15]_0 ,
    ColEnd,
    \int_RowStart_reg[15]_0 ,
    RowStart,
    \int_RowEnd_reg[15]_0 ,
    RowEnd,
    \int_K11_reg[15]_0 ,
    K11,
    \int_K12_reg[15]_0 ,
    K12,
    \int_K13_reg[15]_0 ,
    K13,
    \int_K21_reg[15]_0 ,
    K21,
    \int_K22_reg[15]_0 ,
    K22,
    \int_K23_reg[15]_0 ,
    K23,
    \int_K31_reg[15]_0 ,
    K31,
    \int_K32_reg[15]_0 ,
    K32,
    \int_K33_reg[15]_0 ,
    K33,
    \int_ROffset_reg[9]_0 ,
    ROffset,
    \int_GOffset_reg[9]_0 ,
    GOffset,
    \int_BOffset_reg[9]_0 ,
    BOffset,
    \int_ClampMin_reg[7]_0 ,
    ClampMin,
    \int_ClipMax_reg[7]_0 ,
    ClipMax,
    \int_K11_2_reg[15]_0 ,
    K11_2,
    \int_K12_2_reg[15]_0 ,
    K12_2,
    \int_K13_2_reg[15]_0 ,
    K13_2,
    \int_K21_2_reg[15]_0 ,
    K21_2,
    \int_K22_2_reg[15]_0 ,
    K22_2,
    \int_K23_2_reg[15]_0 ,
    K23_2,
    \int_K31_2_reg[15]_0 ,
    K31_2,
    \int_K32_2_reg[15]_0 ,
    K32_2,
    \int_K33_2_reg[15]_0 ,
    \int_ROffset_2_reg[9]_0 ,
    ROffset_2,
    \int_GOffset_2_reg[9]_0 ,
    GOffset_2,
    \int_BOffset_2_reg[9]_0 ,
    BOffset_2,
    \int_ClampMin_2_reg[7]_0 ,
    ClampMin_2,
    \int_ClipMax_2_reg[7]_0 ,
    ClipMax_2,
    \int_width_reg[10]_0 ,
    width,
    \int_height_reg[10]_0 ,
    height,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RDATA,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1,
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
    ap_done_reg,
    HwReg_BOffset_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
    HwReg_ClampMin_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
    HwReg_ClipMax_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    HwReg_ColStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
    HwReg_GOffset_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    HwReg_K11_2_channel_full_n,
    ap_done_reg_i_2_0,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    ap_done_reg_i_2_1,
    HwReg_K12_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    HwReg_K13_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    HwReg_K21_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    HwReg_K22_2_channel_full_n,
    ap_done_reg_i_2_2,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    ap_done_reg_i_2_3,
    HwReg_K23_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    HwReg_K31_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    HwReg_K32_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    HwReg_K33_2_channel_full_n,
    ap_done_reg_i_2_4,
    ap_done_reg_i_2_5,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    ap_sync_reg_channel_write_HwReg_height_c22_channel,
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
    HwReg_ROffset_V_channel_full_n,
    HwReg_RowStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c18_channel,
    HwReg_width_c18_channel_full_n,
    HwReg_height_c22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    HwReg_RowEnd_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
    HwReg_ROffset_2_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K32_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    HwReg_K31_channel_full_n,
    HwReg_K23_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K21_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    HwReg_K13_channel_full_n,
    HwReg_K12_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_K11_channel_full_n,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_InVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
    HwReg_GOffset_2_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    HwReg_ColEnd_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
    HwReg_ClipMax_2_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
    HwReg_ClampMin_2_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
    HwReg_BOffset_2_V_channel_full_n,
    ap_rst_n,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    HwReg_OutVideoFormat_channel_full_n,
    ap_return_35_preg,
    ap_return_34_preg,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_return_2_preg,
    ap_return_3_preg,
    ap_return_4_preg,
    ap_return_5_preg,
    ap_return_6_preg,
    ap_return_7_preg,
    ap_return_8_preg,
    ap_return_9_preg,
    ap_return_10_preg,
    ap_return_11_preg,
    ap_return_12_preg,
    ap_return_13_preg,
    ap_return_14_preg,
    ap_return_15_preg,
    ap_return_16_preg,
    ap_return_17_preg,
    ap_return_18_preg,
    ap_return_19_preg,
    ap_return_20_preg,
    ap_return_21_preg,
    ap_return_22_preg,
    ap_return_23_preg,
    ap_return_24_preg,
    ap_return_25_preg,
    ap_return_26_preg,
    ap_return_27_preg,
    ap_return_28_preg,
    ap_return_29_preg,
    ap_return_30_preg,
    ap_return_31_preg,
    ap_return_32_preg,
    ap_return_33_preg,
    ap_return_36_preg,
    ap_return_37_preg,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    ap_idle,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_AWVALID);
  output ap_sync_channel_write_HwReg_BOffset_V_channel0;
  output Block_entry3_proc_U0_ap_start;
  output ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  output ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  output ap_sync_channel_write_HwReg_ColStart_channel0;
  output ap_sync_channel_write_HwReg_GOffset_V_channel0;
  output ap_sync_channel_write_HwReg_K11_2_channel0;
  output ap_sync_channel_write_HwReg_K12_2_channel0;
  output ap_sync_channel_write_HwReg_K12_channel0;
  output ap_sync_channel_write_HwReg_K13_2_channel0;
  output ap_sync_channel_write_HwReg_K21_2_channel0;
  output ap_sync_channel_write_HwReg_K22_2_channel0;
  output ap_sync_channel_write_HwReg_K23_2_channel0;
  output ap_sync_channel_write_HwReg_K23_channel0;
  output ap_sync_channel_write_HwReg_K31_2_channel0;
  output ap_sync_channel_write_HwReg_K32_2_channel0;
  output ap_sync_channel_write_HwReg_K33_2_channel0;
  output ap_sync_channel_write_HwReg_RowStart_channel0;
  output ap_sync_channel_write_HwReg_height_c22_channel0;
  output ap_sync_channel_write_HwReg_ROffset_V_channel0;
  output ap_sync_channel_write_HwReg_width_c18_channel0;
  output ap_sync_channel_write_HwReg_RowEnd_channel0;
  output ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  output ap_sync_channel_write_HwReg_K33_channel0;
  output ap_sync_channel_write_HwReg_K32_channel0;
  output ap_sync_channel_write_HwReg_K31_channel0;
  output ap_sync_channel_write_HwReg_K22_channel0;
  output ap_sync_channel_write_HwReg_K21_channel0;
  output ap_sync_channel_write_HwReg_K13_channel0;
  output ap_sync_channel_write_HwReg_K11_channel0;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  output ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  output ap_sync_channel_write_HwReg_ColEnd_channel0;
  output ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  output ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  output ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  output [0:0]SS;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [15:0]K33_2;
  output interrupt;
  output [7:0]InVideoFormat;
  output [7:0]OutVideoFormat;
  output int_ap_start_reg_0;
  output shiftReg_ce;
  output ap_done_reg_reg;
  output Block_entry3_proc_U0_ap_done;
  output [0:0]if_din;
  output Block_entry3_proc_U0_ap_ready;
  output [0:0]\ap_return_34_preg_reg[0] ;
  output [7:0]D;
  output [7:0]\int_OutVideoFormat_reg[7]_0 ;
  output [15:0]\int_ColStart_reg[15]_0 ;
  output [15:0]ColStart;
  output [15:0]\int_ColEnd_reg[15]_0 ;
  output [15:0]ColEnd;
  output [15:0]\int_RowStart_reg[15]_0 ;
  output [15:0]RowStart;
  output [15:0]\int_RowEnd_reg[15]_0 ;
  output [15:0]RowEnd;
  output [15:0]\int_K11_reg[15]_0 ;
  output [15:0]K11;
  output [15:0]\int_K12_reg[15]_0 ;
  output [15:0]K12;
  output [15:0]\int_K13_reg[15]_0 ;
  output [15:0]K13;
  output [15:0]\int_K21_reg[15]_0 ;
  output [15:0]K21;
  output [15:0]\int_K22_reg[15]_0 ;
  output [15:0]K22;
  output [15:0]\int_K23_reg[15]_0 ;
  output [15:0]K23;
  output [15:0]\int_K31_reg[15]_0 ;
  output [15:0]K31;
  output [15:0]\int_K32_reg[15]_0 ;
  output [15:0]K32;
  output [15:0]\int_K33_reg[15]_0 ;
  output [15:0]K33;
  output [9:0]\int_ROffset_reg[9]_0 ;
  output [9:0]ROffset;
  output [9:0]\int_GOffset_reg[9]_0 ;
  output [9:0]GOffset;
  output [9:0]\int_BOffset_reg[9]_0 ;
  output [9:0]BOffset;
  output [7:0]\int_ClampMin_reg[7]_0 ;
  output [7:0]ClampMin;
  output [7:0]\int_ClipMax_reg[7]_0 ;
  output [7:0]ClipMax;
  output [15:0]\int_K11_2_reg[15]_0 ;
  output [15:0]K11_2;
  output [15:0]\int_K12_2_reg[15]_0 ;
  output [15:0]K12_2;
  output [15:0]\int_K13_2_reg[15]_0 ;
  output [15:0]K13_2;
  output [15:0]\int_K21_2_reg[15]_0 ;
  output [15:0]K21_2;
  output [15:0]\int_K22_2_reg[15]_0 ;
  output [15:0]K22_2;
  output [15:0]\int_K23_2_reg[15]_0 ;
  output [15:0]K23_2;
  output [15:0]\int_K31_2_reg[15]_0 ;
  output [15:0]K31_2;
  output [15:0]\int_K32_2_reg[15]_0 ;
  output [15:0]K32_2;
  output [15:0]\int_K33_2_reg[15]_0 ;
  output [9:0]\int_ROffset_2_reg[9]_0 ;
  output [9:0]ROffset_2;
  output [9:0]\int_GOffset_2_reg[9]_0 ;
  output [9:0]GOffset_2;
  output [9:0]\int_BOffset_2_reg[9]_0 ;
  output [9:0]BOffset_2;
  output [7:0]\int_ClampMin_2_reg[7]_0 ;
  output [7:0]ClampMin_2;
  output [7:0]\int_ClipMax_2_reg[7]_0 ;
  output [7:0]ClipMax_2;
  output [10:0]\int_width_reg[10]_0 ;
  output [10:0]width;
  output [10:0]\int_height_reg[10]_0 ;
  output [10:0]height;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  input ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  input ap_done_reg;
  input HwReg_BOffset_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_V_channel;
  input HwReg_ClampMin_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  input HwReg_ClipMax_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input HwReg_ColStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  input HwReg_GOffset_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input HwReg_K11_2_channel_full_n;
  input ap_done_reg_i_2_0;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input ap_done_reg_i_2_1;
  input HwReg_K12_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input HwReg_K13_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input HwReg_K21_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input HwReg_K22_2_channel_full_n;
  input ap_done_reg_i_2_2;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input ap_done_reg_i_2_3;
  input HwReg_K23_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input HwReg_K31_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input HwReg_K32_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input HwReg_K33_2_channel_full_n;
  input ap_done_reg_i_2_4;
  input ap_done_reg_i_2_5;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input ap_sync_reg_channel_write_HwReg_height_c22_channel;
  input ap_sync_reg_channel_write_HwReg_ROffset_V_channel;
  input HwReg_ROffset_V_channel_full_n;
  input HwReg_RowStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c18_channel;
  input HwReg_width_c18_channel_full_n;
  input HwReg_height_c22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input HwReg_RowEnd_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel;
  input HwReg_ROffset_2_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_K33_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K32_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input HwReg_K31_channel_full_n;
  input HwReg_K23_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_K22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K21_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input HwReg_K13_channel_full_n;
  input HwReg_K12_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_K11_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_InVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  input HwReg_GOffset_2_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input HwReg_ColEnd_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  input HwReg_ClipMax_2_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel;
  input HwReg_ClampMin_2_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel;
  input HwReg_BOffset_2_V_channel_full_n;
  input ap_rst_n;
  input s_axi_CTRL_ARVALID;
  input [8:0]s_axi_CTRL_ARADDR;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_return_35_preg;
  input ap_return_34_preg;
  input [7:0]ap_return_0_preg;
  input [7:0]ap_return_1_preg;
  input [15:0]ap_return_2_preg;
  input [15:0]ap_return_3_preg;
  input [15:0]ap_return_4_preg;
  input [15:0]ap_return_5_preg;
  input [15:0]ap_return_6_preg;
  input [15:0]ap_return_7_preg;
  input [15:0]ap_return_8_preg;
  input [15:0]ap_return_9_preg;
  input [15:0]ap_return_10_preg;
  input [15:0]ap_return_11_preg;
  input [15:0]ap_return_12_preg;
  input [15:0]ap_return_13_preg;
  input [15:0]ap_return_14_preg;
  input [9:0]ap_return_15_preg;
  input [9:0]ap_return_16_preg;
  input [9:0]ap_return_17_preg;
  input [7:0]ap_return_18_preg;
  input [7:0]ap_return_19_preg;
  input [15:0]ap_return_20_preg;
  input [15:0]ap_return_21_preg;
  input [15:0]ap_return_22_preg;
  input [15:0]ap_return_23_preg;
  input [15:0]ap_return_24_preg;
  input [15:0]ap_return_25_preg;
  input [15:0]ap_return_26_preg;
  input [15:0]ap_return_27_preg;
  input [15:0]ap_return_28_preg;
  input [9:0]ap_return_29_preg;
  input [9:0]ap_return_30_preg;
  input [9:0]ap_return_31_preg;
  input [7:0]ap_return_32_preg;
  input [7:0]ap_return_33_preg;
  input [10:0]ap_return_36_preg;
  input [10:0]ap_return_37_preg;
  input ap_clk;
  input [8:0]s_axi_CTRL_AWADDR;
  input [15:0]s_axi_CTRL_WDATA;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input ap_idle;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input s_axi_CTRL_AWVALID;

  wire [9:0]BOffset;
  wire [9:0]BOffset_2;
  wire Block_entry3_proc_U0_ap_continue;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_start;
  wire [7:0]ClampMin;
  wire [7:0]ClampMin_2;
  wire [7:0]ClipMax;
  wire [7:0]ClipMax_2;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire [7:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:0]GOffset;
  wire [9:0]GOffset_2;
  wire HwReg_BOffset_2_V_channel_full_n;
  wire HwReg_BOffset_V_channel_full_n;
  wire HwReg_ClampMin_2_V_channel_full_n;
  wire HwReg_ClampMin_V_channel_full_n;
  wire HwReg_ClipMax_2_V_channel_full_n;
  wire HwReg_ClipMax_V_channel_full_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_full_n;
  wire HwReg_GOffset_2_V_channel_full_n;
  wire HwReg_GOffset_V_channel_full_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_2_V_channel_full_n;
  wire HwReg_ROffset_V_channel_full_n;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_full_n;
  wire HwReg_height_c22_channel_full_n;
  wire HwReg_width_c18_channel_full_n;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K11_2;
  wire [15:0]K12;
  wire [15:0]K12_2;
  wire [15:0]K13;
  wire [15:0]K13_2;
  wire [15:0]K21;
  wire [15:0]K21_2;
  wire [15:0]K22;
  wire [15:0]K22_2;
  wire [15:0]K23;
  wire [15:0]K23_2;
  wire [15:0]K31;
  wire [15:0]K31_2;
  wire [15:0]K32;
  wire [15:0]K32_2;
  wire [15:0]K33;
  wire [15:0]K33_2;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [9:0]ROffset_2;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2_0;
  wire ap_done_reg_i_2_1;
  wire ap_done_reg_i_2_2;
  wire ap_done_reg_i_2_3;
  wire ap_done_reg_i_2_4;
  wire ap_done_reg_i_2_5;
  wire ap_done_reg_i_4_n_5;
  wire ap_done_reg_i_5_n_5;
  wire ap_done_reg_i_8_n_5;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire [7:0]ap_return_0_preg;
  wire [15:0]ap_return_10_preg;
  wire [15:0]ap_return_11_preg;
  wire [15:0]ap_return_12_preg;
  wire [15:0]ap_return_13_preg;
  wire [15:0]ap_return_14_preg;
  wire [9:0]ap_return_15_preg;
  wire [9:0]ap_return_16_preg;
  wire [9:0]ap_return_17_preg;
  wire [7:0]ap_return_18_preg;
  wire [7:0]ap_return_19_preg;
  wire [7:0]ap_return_1_preg;
  wire [15:0]ap_return_20_preg;
  wire [15:0]ap_return_21_preg;
  wire [15:0]ap_return_22_preg;
  wire [15:0]ap_return_23_preg;
  wire [15:0]ap_return_24_preg;
  wire [15:0]ap_return_25_preg;
  wire [15:0]ap_return_26_preg;
  wire [15:0]ap_return_27_preg;
  wire [15:0]ap_return_28_preg;
  wire [9:0]ap_return_29_preg;
  wire [15:0]ap_return_2_preg;
  wire [9:0]ap_return_30_preg;
  wire [9:0]ap_return_31_preg;
  wire [7:0]ap_return_32_preg;
  wire [7:0]ap_return_33_preg;
  wire ap_return_34_preg;
  wire \ap_return_34_preg[0]_i_2_n_5 ;
  wire [0:0]\ap_return_34_preg_reg[0] ;
  wire ap_return_35_preg;
  wire \ap_return_35_preg[0]_i_2_n_5 ;
  wire [10:0]ap_return_36_preg;
  wire [10:0]ap_return_37_preg;
  wire [15:0]ap_return_3_preg;
  wire [15:0]ap_return_4_preg;
  wire [15:0]ap_return_5_preg;
  wire [15:0]ap_return_6_preg;
  wire [15:0]ap_return_7_preg;
  wire [15:0]ap_return_8_preg;
  wire [15:0]ap_return_9_preg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel0;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  wire ap_sync_channel_write_HwReg_ColEnd_channel0;
  wire ap_sync_channel_write_HwReg_ColStart_channel0;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel0;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  wire ap_sync_channel_write_HwReg_K11_2_channel0;
  wire ap_sync_channel_write_HwReg_K11_channel0;
  wire ap_sync_channel_write_HwReg_K12_2_channel0;
  wire ap_sync_channel_write_HwReg_K12_channel0;
  wire ap_sync_channel_write_HwReg_K13_2_channel0;
  wire ap_sync_channel_write_HwReg_K13_channel0;
  wire ap_sync_channel_write_HwReg_K21_2_channel0;
  wire ap_sync_channel_write_HwReg_K21_channel0;
  wire ap_sync_channel_write_HwReg_K22_2_channel0;
  wire ap_sync_channel_write_HwReg_K22_channel0;
  wire ap_sync_channel_write_HwReg_K23_2_channel0;
  wire ap_sync_channel_write_HwReg_K23_channel0;
  wire ap_sync_channel_write_HwReg_K31_2_channel0;
  wire ap_sync_channel_write_HwReg_K31_channel0;
  wire ap_sync_channel_write_HwReg_K32_2_channel0;
  wire ap_sync_channel_write_HwReg_K32_channel0;
  wire ap_sync_channel_write_HwReg_K33_2_channel0;
  wire ap_sync_channel_write_HwReg_K33_channel0;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel0;
  wire ap_sync_channel_write_HwReg_RowEnd_channel0;
  wire ap_sync_channel_write_HwReg_RowStart_channel0;
  wire ap_sync_channel_write_HwReg_height_c22_channel0;
  wire ap_sync_channel_write_HwReg_width_c18_channel0;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c22_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c18_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [1:0]data3;
  wire [10:0]height;
  wire [0:0]if_din;
  wire [9:0]int_BOffset0;
  wire \int_BOffset[9]_i_1_n_5 ;
  wire [9:0]int_BOffset_20;
  wire \int_BOffset_2[9]_i_1_n_5 ;
  wire [9:0]\int_BOffset_2_reg[9]_0 ;
  wire [9:0]\int_BOffset_reg[9]_0 ;
  wire [7:0]int_ClampMin0;
  wire \int_ClampMin[7]_i_1_n_5 ;
  wire [7:0]int_ClampMin_20;
  wire \int_ClampMin_2[7]_i_1_n_5 ;
  wire [7:0]\int_ClampMin_2_reg[7]_0 ;
  wire [7:0]\int_ClampMin_reg[7]_0 ;
  wire [7:0]int_ClipMax0;
  wire \int_ClipMax[7]_i_1_n_5 ;
  wire [7:0]int_ClipMax_20;
  wire \int_ClipMax_2[7]_i_1_n_5 ;
  wire [7:0]\int_ClipMax_2_reg[7]_0 ;
  wire [7:0]\int_ClipMax_reg[7]_0 ;
  wire [15:0]int_ColEnd0;
  wire \int_ColEnd[15]_i_1_n_5 ;
  wire [15:0]\int_ColEnd_reg[15]_0 ;
  wire [15:0]int_ColStart0;
  wire \int_ColStart[15]_i_1_n_5 ;
  wire \int_ColStart[15]_i_3_n_5 ;
  wire [15:0]\int_ColStart_reg[15]_0 ;
  wire [9:0]int_GOffset0;
  wire \int_GOffset[9]_i_1_n_5 ;
  wire [9:0]int_GOffset_20;
  wire \int_GOffset_2[9]_i_1_n_5 ;
  wire [9:0]\int_GOffset_2_reg[9]_0 ;
  wire [9:0]\int_GOffset_reg[9]_0 ;
  wire [7:0]int_InVideoFormat0;
  wire \int_InVideoFormat[7]_i_1_n_5 ;
  wire \int_InVideoFormat[7]_i_3_n_5 ;
  wire [15:0]int_K110;
  wire \int_K11[15]_i_1_n_5 ;
  wire [15:0]int_K11_20;
  wire \int_K11_2[15]_i_1_n_5 ;
  wire \int_K11_2[15]_i_3_n_5 ;
  wire [15:0]\int_K11_2_reg[15]_0 ;
  wire [15:0]\int_K11_reg[15]_0 ;
  wire [15:0]int_K120;
  wire \int_K12[15]_i_1_n_5 ;
  wire [15:0]int_K12_20;
  wire \int_K12_2[15]_i_1_n_5 ;
  wire [15:0]\int_K12_2_reg[15]_0 ;
  wire [15:0]\int_K12_reg[15]_0 ;
  wire [15:0]int_K130;
  wire \int_K13[15]_i_1_n_5 ;
  wire [15:0]int_K13_20;
  wire \int_K13_2[15]_i_1_n_5 ;
  wire [15:0]\int_K13_2_reg[15]_0 ;
  wire [15:0]\int_K13_reg[15]_0 ;
  wire [15:0]int_K210;
  wire \int_K21[15]_i_1_n_5 ;
  wire [15:0]int_K21_20;
  wire \int_K21_2[15]_i_1_n_5 ;
  wire [15:0]\int_K21_2_reg[15]_0 ;
  wire [15:0]\int_K21_reg[15]_0 ;
  wire [15:0]int_K220;
  wire \int_K22[15]_i_1_n_5 ;
  wire [15:0]int_K22_20;
  wire \int_K22_2[15]_i_1_n_5 ;
  wire [15:0]\int_K22_2_reg[15]_0 ;
  wire [15:0]\int_K22_reg[15]_0 ;
  wire [15:0]int_K230;
  wire \int_K23[15]_i_1_n_5 ;
  wire [15:0]int_K23_20;
  wire \int_K23_2[15]_i_1_n_5 ;
  wire [15:0]\int_K23_2_reg[15]_0 ;
  wire [15:0]\int_K23_reg[15]_0 ;
  wire [15:0]int_K310;
  wire \int_K31[15]_i_1_n_5 ;
  wire \int_K31[15]_i_3_n_5 ;
  wire [15:0]int_K31_20;
  wire \int_K31_2[15]_i_1_n_5 ;
  wire [15:0]\int_K31_2_reg[15]_0 ;
  wire [15:0]\int_K31_reg[15]_0 ;
  wire [15:0]int_K320;
  wire \int_K32[15]_i_1_n_5 ;
  wire [15:0]int_K32_20;
  wire \int_K32_2[15]_i_1_n_5 ;
  wire [15:0]\int_K32_2_reg[15]_0 ;
  wire [15:0]\int_K32_reg[15]_0 ;
  wire [15:0]int_K330;
  wire \int_K33[15]_i_1_n_5 ;
  wire [15:0]int_K33_20;
  wire \int_K33_2[15]_i_1_n_5 ;
  wire \int_K33_2[15]_i_3_n_5 ;
  wire [15:0]\int_K33_2_reg[15]_0 ;
  wire [15:0]\int_K33_reg[15]_0 ;
  wire [7:0]int_OutVideoFormat0;
  wire \int_OutVideoFormat[7]_i_1_n_5 ;
  wire [7:0]\int_OutVideoFormat_reg[7]_0 ;
  wire [9:0]int_ROffset0;
  wire \int_ROffset[9]_i_1_n_5 ;
  wire [9:0]int_ROffset_20;
  wire \int_ROffset_2[9]_i_1_n_5 ;
  wire [9:0]\int_ROffset_2_reg[9]_0 ;
  wire [9:0]\int_ROffset_reg[9]_0 ;
  wire [15:0]int_RowEnd0;
  wire \int_RowEnd[15]_i_1_n_5 ;
  wire [15:0]\int_RowEnd_reg[15]_0 ;
  wire [15:0]int_RowStart0;
  wire \int_RowStart[15]_i_1_n_5 ;
  wire \int_RowStart[15]_i_3_n_5 ;
  wire [15:0]\int_RowStart_reg[15]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_i_2_n_5;
  wire int_ap_start_i_3_n_5;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire [10:0]\int_height_reg[10]_0 ;
  wire \int_height_reg_n_5_[11] ;
  wire \int_height_reg_n_5_[12] ;
  wire \int_height_reg_n_5_[13] ;
  wire \int_height_reg_n_5_[14] ;
  wire \int_height_reg_n_5_[15] ;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire \int_ier_reg_n_5_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[0]_i_3_n_5 ;
  wire \int_isr[0]_i_4_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width[15]_i_3_n_5 ;
  wire [10:0]\int_width_reg[10]_0 ;
  wire \int_width_reg_n_5_[11] ;
  wire \int_width_reg_n_5_[12] ;
  wire \int_width_reg_n_5_[13] ;
  wire \int_width_reg_n_5_[14] ;
  wire \int_width_reg_n_5_[15] ;
  wire interrupt;
  wire [7:2]p_36_in;
  wire \rdata[0]_i_11_n_5 ;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_15_n_5 ;
  wire \rdata[0]_i_16_n_5 ;
  wire \rdata[0]_i_17_n_5 ;
  wire \rdata[0]_i_18_n_5 ;
  wire \rdata[0]_i_19_n_5 ;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_20_n_5 ;
  wire \rdata[0]_i_21_n_5 ;
  wire \rdata[0]_i_22_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[10]_i_8_n_5 ;
  wire \rdata[10]_i_9_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[11]_i_8_n_5 ;
  wire \rdata[11]_i_9_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[12]_i_8_n_5 ;
  wire \rdata[12]_i_9_n_5 ;
  wire \rdata[13]_i_10_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[13]_i_8_n_5 ;
  wire \rdata[13]_i_9_n_5 ;
  wire \rdata[14]_i_10_n_5 ;
  wire \rdata[14]_i_11_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[14]_i_8_n_5 ;
  wire \rdata[14]_i_9_n_5 ;
  wire \rdata[15]_i_10_n_5 ;
  wire \rdata[15]_i_11_n_5 ;
  wire \rdata[15]_i_12_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_10_n_5 ;
  wire \rdata[1]_i_15_n_5 ;
  wire \rdata[1]_i_16_n_5 ;
  wire \rdata[1]_i_17_n_5 ;
  wire \rdata[1]_i_18_n_5 ;
  wire \rdata[1]_i_19_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_20_n_5 ;
  wire \rdata[1]_i_21_n_5 ;
  wire \rdata[1]_i_22_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_8_n_5 ;
  wire \rdata[1]_i_9_n_5 ;
  wire \rdata[2]_i_10_n_5 ;
  wire \rdata[2]_i_11_n_5 ;
  wire \rdata[2]_i_12_n_5 ;
  wire \rdata[2]_i_13_n_5 ;
  wire \rdata[2]_i_14_n_5 ;
  wire \rdata[2]_i_15_n_5 ;
  wire \rdata[2]_i_16_n_5 ;
  wire \rdata[2]_i_17_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[3]_i_10_n_5 ;
  wire \rdata[3]_i_11_n_5 ;
  wire \rdata[3]_i_12_n_5 ;
  wire \rdata[3]_i_13_n_5 ;
  wire \rdata[3]_i_14_n_5 ;
  wire \rdata[3]_i_15_n_5 ;
  wire \rdata[3]_i_16_n_5 ;
  wire \rdata[3]_i_17_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_7_n_5 ;
  wire \rdata[4]_i_10_n_5 ;
  wire \rdata[4]_i_11_n_5 ;
  wire \rdata[4]_i_12_n_5 ;
  wire \rdata[4]_i_13_n_5 ;
  wire \rdata[4]_i_14_n_5 ;
  wire \rdata[4]_i_15_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_10_n_5 ;
  wire \rdata[5]_i_11_n_5 ;
  wire \rdata[5]_i_13_n_5 ;
  wire \rdata[5]_i_14_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[5]_i_6_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_10_n_5 ;
  wire \rdata[6]_i_11_n_5 ;
  wire \rdata[6]_i_12_n_5 ;
  wire \rdata[6]_i_13_n_5 ;
  wire \rdata[6]_i_14_n_5 ;
  wire \rdata[6]_i_15_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_10_n_5 ;
  wire \rdata[7]_i_11_n_5 ;
  wire \rdata[7]_i_12_n_5 ;
  wire \rdata[7]_i_13_n_5 ;
  wire \rdata[7]_i_14_n_5 ;
  wire \rdata[7]_i_15_n_5 ;
  wire \rdata[7]_i_16_n_5 ;
  wire \rdata[7]_i_17_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[7]_i_7_n_5 ;
  wire \rdata[8]_i_10_n_5 ;
  wire \rdata[8]_i_11_n_5 ;
  wire \rdata[8]_i_12_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_10_n_5 ;
  wire \rdata[9]_i_11_n_5 ;
  wire \rdata[9]_i_12_n_5 ;
  wire \rdata[9]_i_13_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[0]_i_10_n_5 ;
  wire \rdata_reg[0]_i_13_n_5 ;
  wire \rdata_reg[0]_i_14_n_5 ;
  wire \rdata_reg[0]_i_3_n_5 ;
  wire \rdata_reg[0]_i_6_n_5 ;
  wire \rdata_reg[0]_i_9_n_5 ;
  wire \rdata_reg[13]_i_3_n_5 ;
  wire \rdata_reg[13]_i_5_n_5 ;
  wire \rdata_reg[14]_i_3_n_5 ;
  wire \rdata_reg[14]_i_6_n_5 ;
  wire \rdata_reg[1]_i_11_n_5 ;
  wire \rdata_reg[1]_i_12_n_5 ;
  wire \rdata_reg[1]_i_13_n_5 ;
  wire \rdata_reg[1]_i_14_n_5 ;
  wire \rdata_reg[1]_i_4_n_5 ;
  wire \rdata_reg[1]_i_7_n_5 ;
  wire \rdata_reg[2]_i_3_n_5 ;
  wire \rdata_reg[2]_i_4_n_5 ;
  wire \rdata_reg[2]_i_6_n_5 ;
  wire \rdata_reg[2]_i_7_n_5 ;
  wire \rdata_reg[2]_i_8_n_5 ;
  wire \rdata_reg[2]_i_9_n_5 ;
  wire \rdata_reg[3]_i_2_n_5 ;
  wire \rdata_reg[3]_i_4_n_5 ;
  wire \rdata_reg[3]_i_5_n_5 ;
  wire \rdata_reg[3]_i_6_n_5 ;
  wire \rdata_reg[3]_i_8_n_5 ;
  wire \rdata_reg[3]_i_9_n_5 ;
  wire \rdata_reg[4]_i_3_n_5 ;
  wire \rdata_reg[4]_i_6_n_5 ;
  wire \rdata_reg[4]_i_7_n_5 ;
  wire \rdata_reg[5]_i_12_n_5 ;
  wire \rdata_reg[5]_i_3_n_5 ;
  wire \rdata_reg[6]_i_3_n_5 ;
  wire \rdata_reg[6]_i_6_n_5 ;
  wire \rdata_reg[6]_i_7_n_5 ;
  wire \rdata_reg[7]_i_3_n_5 ;
  wire \rdata_reg[7]_i_8_n_5 ;
  wire \rdata_reg[7]_i_9_n_5 ;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire shiftReg_ce;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \waddr_reg_n_5_[8] ;
  wire [10:0]width;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_BVALID),
        .I3(s_axi_CTRL_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(InVideoFormat[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(width[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[0]),
        .O(\int_width_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(height[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[0]),
        .O(\int_height_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG[0][10]_i_1__7 
       (.I0(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_width_c18_channel_full_n),
        .O(ap_sync_channel_write_HwReg_width_c18_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG[0][10]_i_1__8 
       (.I0(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_height_c22_channel_full_n),
        .O(ap_sync_channel_write_HwReg_height_c22_channel0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_2 
       (.I0(width[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[10]),
        .O(\int_width_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_2__0 
       (.I0(height[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[10]),
        .O(\int_height_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(InVideoFormat[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(width[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[1]),
        .O(\int_width_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(height[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[1]),
        .O(\int_height_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(InVideoFormat[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(width[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[2]),
        .O(\int_width_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(height[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[2]),
        .O(\int_height_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(InVideoFormat[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(width[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[3]),
        .O(\int_width_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(height[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[3]),
        .O(\int_height_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(InVideoFormat[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(width[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[4]),
        .O(\int_width_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(height[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[4]),
        .O(\int_height_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(InVideoFormat[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(width[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[5]),
        .O(\int_width_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(height[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[5]),
        .O(\int_height_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(InVideoFormat[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(width[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[6]),
        .O(\int_width_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(height[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[6]),
        .O(\int_height_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(width[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[7]),
        .O(\int_width_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(height[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[7]),
        .O(\int_height_reg[10]_0 [7]));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_InVideoFormat_channel_full_n),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(InVideoFormat[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_0_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(width[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[8]),
        .O(\int_width_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(height[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[8]),
        .O(\int_height_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(width[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_36_preg[9]),
        .O(\int_width_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(height[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_37_preg[9]),
        .O(\int_height_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_BOffset_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_BOffset_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ClampMin_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ClampMin_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ClipMax_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ClipMax_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__10 
       (.I0(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K31_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K31_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__11 
       (.I0(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K32_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K32_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__12 
       (.I0(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K33_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K33_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__13 
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ROffset_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ROffset_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__14 
       (.I0(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_RowStart_channel_full_n),
        .O(ap_sync_channel_write_HwReg_RowStart_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__15 
       (.I0(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_RowEnd_channel_full_n),
        .O(ap_sync_channel_write_HwReg_RowEnd_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__16 
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ROffset_2_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ROffset_2_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__17 
       (.I0(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K33_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K33_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__18 
       (.I0(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K32_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K32_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__19 
       (.I0(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K31_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K31_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ColStart_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ColStart_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__20 
       (.I0(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K23_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K23_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__21 
       (.I0(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K22_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K22_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__22 
       (.I0(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K21_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K21_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__23 
       (.I0(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K13_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K13_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__24 
       (.I0(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K12_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K12_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__25 
       (.I0(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K11_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K11_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__26 
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_GOffset_2_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_GOffset_2_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__27 
       (.I0(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ColEnd_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ColEnd_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__28 
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ClipMax_2_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__29 
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_ClampMin_2_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_GOffset_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_GOffset_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__30 
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_BOffset_2_V_channel_full_n),
        .O(ap_sync_channel_write_HwReg_BOffset_2_V_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__4 
       (.I0(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K11_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K11_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__5 
       (.I0(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K12_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K12_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__6 
       (.I0(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K13_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K13_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__7 
       (.I0(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K21_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K21_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__8 
       (.I0(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K22_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K22_2_channel0));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__9 
       (.I0(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_K23_2_channel_full_n),
        .O(ap_sync_channel_write_HwReg_K23_2_channel0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(ColStart[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[0]),
        .O(\int_ColStart_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(ColEnd[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[0]),
        .O(\int_ColEnd_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(RowStart[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[0]),
        .O(\int_RowStart_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__10 
       (.I0(K32[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[0]),
        .O(\int_K32_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__11 
       (.I0(K33[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[0]),
        .O(\int_K33_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__12 
       (.I0(ROffset[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[0]),
        .O(\int_ROffset_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__13 
       (.I0(GOffset[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[0]),
        .O(\int_GOffset_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__14 
       (.I0(BOffset[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[0]),
        .O(\int_BOffset_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__15 
       (.I0(ClampMin[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[0]),
        .O(\int_ClampMin_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__16 
       (.I0(ClipMax[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[0]),
        .O(\int_ClipMax_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__17 
       (.I0(K11_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[0]),
        .O(\int_K11_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__18 
       (.I0(K12_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[0]),
        .O(\int_K12_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__19 
       (.I0(K13_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[0]),
        .O(\int_K13_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(RowEnd[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[0]),
        .O(\int_RowEnd_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__20 
       (.I0(K21_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[0]),
        .O(\int_K21_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__21 
       (.I0(K22_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[0]),
        .O(\int_K22_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__22 
       (.I0(K23_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[0]),
        .O(\int_K23_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__23 
       (.I0(K31_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[0]),
        .O(\int_K31_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__24 
       (.I0(K32_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[0]),
        .O(\int_K32_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__25 
       (.I0(K33_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[0]),
        .O(\int_K33_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__26 
       (.I0(ROffset_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[0]),
        .O(\int_ROffset_2_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__27 
       (.I0(GOffset_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[0]),
        .O(\int_GOffset_2_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__28 
       (.I0(BOffset_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[0]),
        .O(\int_BOffset_2_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__29 
       (.I0(ClampMin_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[0]),
        .O(\int_ClampMin_2_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(K11[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[0]),
        .O(\int_K11_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__30 
       (.I0(ClipMax_2[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[0]),
        .O(\int_ClipMax_2_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__4 
       (.I0(K12[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[0]),
        .O(\int_K12_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__5 
       (.I0(K13[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[0]),
        .O(\int_K13_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__6 
       (.I0(K21[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[0]),
        .O(\int_K21_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__7 
       (.I0(K22[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[0]),
        .O(\int_K22_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__8 
       (.I0(K23[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[0]),
        .O(\int_K23_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__9 
       (.I0(K31[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[0]),
        .O(\int_K31_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(ColStart[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[10]),
        .O(\int_ColStart_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(ColEnd[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[10]),
        .O(\int_ColEnd_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__1 
       (.I0(RowStart[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[10]),
        .O(\int_RowStart_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__10 
       (.I0(K32[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[10]),
        .O(\int_K32_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__11 
       (.I0(K33[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[10]),
        .O(\int_K33_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__12 
       (.I0(K11_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[10]),
        .O(\int_K11_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__13 
       (.I0(K12_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[10]),
        .O(\int_K12_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__14 
       (.I0(K13_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[10]),
        .O(\int_K13_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__15 
       (.I0(K21_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[10]),
        .O(\int_K21_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__16 
       (.I0(K22_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[10]),
        .O(\int_K22_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__17 
       (.I0(K23_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[10]),
        .O(\int_K23_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__18 
       (.I0(K31_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[10]),
        .O(\int_K31_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__19 
       (.I0(K32_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[10]),
        .O(\int_K32_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__2 
       (.I0(RowEnd[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[10]),
        .O(\int_RowEnd_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__20 
       (.I0(K33_2[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[10]),
        .O(\int_K33_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__3 
       (.I0(K11[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[10]),
        .O(\int_K11_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__4 
       (.I0(K12[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[10]),
        .O(\int_K12_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__5 
       (.I0(K13[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[10]),
        .O(\int_K13_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__6 
       (.I0(K21[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[10]),
        .O(\int_K21_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__7 
       (.I0(K22[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[10]),
        .O(\int_K22_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__8 
       (.I0(K23[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[10]),
        .O(\int_K23_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__9 
       (.I0(K31[10]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[10]),
        .O(\int_K31_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(ColStart[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[11]),
        .O(\int_ColStart_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(ColEnd[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[11]),
        .O(\int_ColEnd_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__1 
       (.I0(RowStart[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[11]),
        .O(\int_RowStart_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__10 
       (.I0(K32[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[11]),
        .O(\int_K32_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__11 
       (.I0(K33[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[11]),
        .O(\int_K33_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__12 
       (.I0(K11_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[11]),
        .O(\int_K11_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__13 
       (.I0(K12_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[11]),
        .O(\int_K12_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__14 
       (.I0(K13_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[11]),
        .O(\int_K13_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__15 
       (.I0(K21_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[11]),
        .O(\int_K21_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__16 
       (.I0(K22_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[11]),
        .O(\int_K22_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__17 
       (.I0(K23_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[11]),
        .O(\int_K23_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__18 
       (.I0(K31_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[11]),
        .O(\int_K31_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__19 
       (.I0(K32_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[11]),
        .O(\int_K32_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__2 
       (.I0(RowEnd[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[11]),
        .O(\int_RowEnd_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__20 
       (.I0(K33_2[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[11]),
        .O(\int_K33_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__3 
       (.I0(K11[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[11]),
        .O(\int_K11_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__4 
       (.I0(K12[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[11]),
        .O(\int_K12_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__5 
       (.I0(K13[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[11]),
        .O(\int_K13_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__6 
       (.I0(K21[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[11]),
        .O(\int_K21_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__7 
       (.I0(K22[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[11]),
        .O(\int_K22_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__8 
       (.I0(K23[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[11]),
        .O(\int_K23_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__9 
       (.I0(K31[11]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[11]),
        .O(\int_K31_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(ColStart[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[12]),
        .O(\int_ColStart_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(ColEnd[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[12]),
        .O(\int_ColEnd_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__1 
       (.I0(RowStart[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[12]),
        .O(\int_RowStart_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__10 
       (.I0(K32[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[12]),
        .O(\int_K32_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__11 
       (.I0(K33[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[12]),
        .O(\int_K33_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__12 
       (.I0(K11_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[12]),
        .O(\int_K11_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__13 
       (.I0(K12_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[12]),
        .O(\int_K12_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__14 
       (.I0(K13_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[12]),
        .O(\int_K13_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__15 
       (.I0(K21_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[12]),
        .O(\int_K21_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__16 
       (.I0(K22_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[12]),
        .O(\int_K22_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__17 
       (.I0(K23_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[12]),
        .O(\int_K23_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__18 
       (.I0(K31_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[12]),
        .O(\int_K31_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__19 
       (.I0(K32_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[12]),
        .O(\int_K32_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__2 
       (.I0(RowEnd[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[12]),
        .O(\int_RowEnd_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__20 
       (.I0(K33_2[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[12]),
        .O(\int_K33_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__3 
       (.I0(K11[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[12]),
        .O(\int_K11_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__4 
       (.I0(K12[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[12]),
        .O(\int_K12_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__5 
       (.I0(K13[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[12]),
        .O(\int_K13_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__6 
       (.I0(K21[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[12]),
        .O(\int_K21_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__7 
       (.I0(K22[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[12]),
        .O(\int_K22_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__8 
       (.I0(K23[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[12]),
        .O(\int_K23_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__9 
       (.I0(K31[12]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[12]),
        .O(\int_K31_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(ColStart[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[13]),
        .O(\int_ColStart_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(ColEnd[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[13]),
        .O(\int_ColEnd_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__1 
       (.I0(RowStart[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[13]),
        .O(\int_RowStart_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__10 
       (.I0(K32[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[13]),
        .O(\int_K32_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__11 
       (.I0(K33[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[13]),
        .O(\int_K33_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__12 
       (.I0(K11_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[13]),
        .O(\int_K11_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__13 
       (.I0(K12_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[13]),
        .O(\int_K12_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__14 
       (.I0(K13_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[13]),
        .O(\int_K13_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__15 
       (.I0(K21_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[13]),
        .O(\int_K21_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__16 
       (.I0(K22_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[13]),
        .O(\int_K22_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__17 
       (.I0(K23_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[13]),
        .O(\int_K23_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__18 
       (.I0(K31_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[13]),
        .O(\int_K31_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__19 
       (.I0(K32_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[13]),
        .O(\int_K32_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__2 
       (.I0(RowEnd[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[13]),
        .O(\int_RowEnd_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__20 
       (.I0(K33_2[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[13]),
        .O(\int_K33_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__3 
       (.I0(K11[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[13]),
        .O(\int_K11_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__4 
       (.I0(K12[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[13]),
        .O(\int_K12_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__5 
       (.I0(K13[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[13]),
        .O(\int_K13_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__6 
       (.I0(K21[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[13]),
        .O(\int_K21_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__7 
       (.I0(K22[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[13]),
        .O(\int_K22_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__8 
       (.I0(K23[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[13]),
        .O(\int_K23_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__9 
       (.I0(K31[13]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[13]),
        .O(\int_K31_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(ColStart[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[14]),
        .O(\int_ColStart_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(ColEnd[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[14]),
        .O(\int_ColEnd_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__1 
       (.I0(RowStart[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[14]),
        .O(\int_RowStart_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__10 
       (.I0(K32[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[14]),
        .O(\int_K32_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__11 
       (.I0(K33[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[14]),
        .O(\int_K33_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__12 
       (.I0(K11_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[14]),
        .O(\int_K11_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__13 
       (.I0(K12_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[14]),
        .O(\int_K12_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__14 
       (.I0(K13_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[14]),
        .O(\int_K13_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__15 
       (.I0(K21_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[14]),
        .O(\int_K21_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__16 
       (.I0(K22_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[14]),
        .O(\int_K22_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__17 
       (.I0(K23_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[14]),
        .O(\int_K23_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__18 
       (.I0(K31_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[14]),
        .O(\int_K31_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__19 
       (.I0(K32_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[14]),
        .O(\int_K32_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__2 
       (.I0(RowEnd[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[14]),
        .O(\int_RowEnd_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__20 
       (.I0(K33_2[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[14]),
        .O(\int_K33_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__3 
       (.I0(K11[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[14]),
        .O(\int_K11_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__4 
       (.I0(K12[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[14]),
        .O(\int_K12_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__5 
       (.I0(K13[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[14]),
        .O(\int_K13_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__6 
       (.I0(K21[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[14]),
        .O(\int_K21_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__7 
       (.I0(K22[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[14]),
        .O(\int_K22_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__8 
       (.I0(K23[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[14]),
        .O(\int_K23_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__9 
       (.I0(K31[14]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[14]),
        .O(\int_K31_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(ColStart[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[15]),
        .O(\int_ColStart_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(ColEnd[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[15]),
        .O(\int_ColEnd_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__1 
       (.I0(RowStart[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[15]),
        .O(\int_RowStart_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__10 
       (.I0(K32[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[15]),
        .O(\int_K32_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__11 
       (.I0(K33[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[15]),
        .O(\int_K33_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__12 
       (.I0(K11_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[15]),
        .O(\int_K11_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__13 
       (.I0(K12_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[15]),
        .O(\int_K12_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__14 
       (.I0(K13_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[15]),
        .O(\int_K13_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__15 
       (.I0(K21_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[15]),
        .O(\int_K21_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__16 
       (.I0(K22_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[15]),
        .O(\int_K22_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__17 
       (.I0(K23_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[15]),
        .O(\int_K23_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__18 
       (.I0(K31_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[15]),
        .O(\int_K31_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__19 
       (.I0(K32_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[15]),
        .O(\int_K32_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__2 
       (.I0(RowEnd[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[15]),
        .O(\int_RowEnd_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__20 
       (.I0(K33_2[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[15]),
        .O(\int_K33_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__3 
       (.I0(K11[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[15]),
        .O(\int_K11_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__4 
       (.I0(K12[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[15]),
        .O(\int_K12_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__5 
       (.I0(K13[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[15]),
        .O(\int_K13_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__6 
       (.I0(K21[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[15]),
        .O(\int_K21_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__7 
       (.I0(K22[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[15]),
        .O(\int_K22_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__8 
       (.I0(K23[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[15]),
        .O(\int_K23_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__9 
       (.I0(K31[15]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[15]),
        .O(\int_K31_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(ColStart[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[1]),
        .O(\int_ColStart_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(ColEnd[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[1]),
        .O(\int_ColEnd_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__1 
       (.I0(RowStart[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[1]),
        .O(\int_RowStart_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__10 
       (.I0(K32[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[1]),
        .O(\int_K32_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__11 
       (.I0(K33[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[1]),
        .O(\int_K33_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__12 
       (.I0(ROffset[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[1]),
        .O(\int_ROffset_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__13 
       (.I0(GOffset[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[1]),
        .O(\int_GOffset_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__14 
       (.I0(BOffset[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[1]),
        .O(\int_BOffset_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__15 
       (.I0(ClampMin[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[1]),
        .O(\int_ClampMin_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__16 
       (.I0(ClipMax[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[1]),
        .O(\int_ClipMax_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__17 
       (.I0(K11_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[1]),
        .O(\int_K11_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__18 
       (.I0(K12_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[1]),
        .O(\int_K12_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__19 
       (.I0(K13_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[1]),
        .O(\int_K13_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__2 
       (.I0(RowEnd[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[1]),
        .O(\int_RowEnd_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__20 
       (.I0(K21_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[1]),
        .O(\int_K21_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__21 
       (.I0(K22_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[1]),
        .O(\int_K22_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__22 
       (.I0(K23_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[1]),
        .O(\int_K23_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__23 
       (.I0(K31_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[1]),
        .O(\int_K31_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__24 
       (.I0(K32_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[1]),
        .O(\int_K32_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__25 
       (.I0(K33_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[1]),
        .O(\int_K33_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__26 
       (.I0(ROffset_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[1]),
        .O(\int_ROffset_2_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__27 
       (.I0(GOffset_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[1]),
        .O(\int_GOffset_2_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__28 
       (.I0(BOffset_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[1]),
        .O(\int_BOffset_2_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__29 
       (.I0(ClampMin_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[1]),
        .O(\int_ClampMin_2_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__3 
       (.I0(K11[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[1]),
        .O(\int_K11_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__30 
       (.I0(ClipMax_2[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[1]),
        .O(\int_ClipMax_2_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__4 
       (.I0(K12[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[1]),
        .O(\int_K12_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__5 
       (.I0(K13[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[1]),
        .O(\int_K13_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__6 
       (.I0(K21[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[1]),
        .O(\int_K21_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__7 
       (.I0(K22[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[1]),
        .O(\int_K22_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__8 
       (.I0(K23[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[1]),
        .O(\int_K23_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__9 
       (.I0(K31[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[1]),
        .O(\int_K31_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(ColStart[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[2]),
        .O(\int_ColStart_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(ColEnd[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[2]),
        .O(\int_ColEnd_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__1 
       (.I0(RowStart[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[2]),
        .O(\int_RowStart_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__10 
       (.I0(K32[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[2]),
        .O(\int_K32_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__11 
       (.I0(K33[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[2]),
        .O(\int_K33_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__12 
       (.I0(ROffset[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[2]),
        .O(\int_ROffset_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__13 
       (.I0(GOffset[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[2]),
        .O(\int_GOffset_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__14 
       (.I0(BOffset[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[2]),
        .O(\int_BOffset_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__15 
       (.I0(ClampMin[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[2]),
        .O(\int_ClampMin_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__16 
       (.I0(ClipMax[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[2]),
        .O(\int_ClipMax_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__17 
       (.I0(K11_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[2]),
        .O(\int_K11_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__18 
       (.I0(K12_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[2]),
        .O(\int_K12_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__19 
       (.I0(K13_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[2]),
        .O(\int_K13_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__2 
       (.I0(RowEnd[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[2]),
        .O(\int_RowEnd_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__20 
       (.I0(K21_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[2]),
        .O(\int_K21_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__21 
       (.I0(K22_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[2]),
        .O(\int_K22_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__22 
       (.I0(K23_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[2]),
        .O(\int_K23_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__23 
       (.I0(K31_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[2]),
        .O(\int_K31_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__24 
       (.I0(K32_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[2]),
        .O(\int_K32_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__25 
       (.I0(K33_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[2]),
        .O(\int_K33_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__26 
       (.I0(ROffset_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[2]),
        .O(\int_ROffset_2_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__27 
       (.I0(GOffset_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[2]),
        .O(\int_GOffset_2_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__28 
       (.I0(BOffset_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[2]),
        .O(\int_BOffset_2_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__29 
       (.I0(ClampMin_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[2]),
        .O(\int_ClampMin_2_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__3 
       (.I0(K11[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[2]),
        .O(\int_K11_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__30 
       (.I0(ClipMax_2[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[2]),
        .O(\int_ClipMax_2_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__4 
       (.I0(K12[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[2]),
        .O(\int_K12_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__5 
       (.I0(K13[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[2]),
        .O(\int_K13_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__6 
       (.I0(K21[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[2]),
        .O(\int_K21_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__7 
       (.I0(K22[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[2]),
        .O(\int_K22_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__8 
       (.I0(K23[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[2]),
        .O(\int_K23_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__9 
       (.I0(K31[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[2]),
        .O(\int_K31_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(ColStart[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[3]),
        .O(\int_ColStart_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(ColEnd[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[3]),
        .O(\int_ColEnd_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__1 
       (.I0(RowStart[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[3]),
        .O(\int_RowStart_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__10 
       (.I0(K32[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[3]),
        .O(\int_K32_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__11 
       (.I0(K33[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[3]),
        .O(\int_K33_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__12 
       (.I0(ROffset[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[3]),
        .O(\int_ROffset_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__13 
       (.I0(GOffset[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[3]),
        .O(\int_GOffset_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__14 
       (.I0(BOffset[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[3]),
        .O(\int_BOffset_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__15 
       (.I0(ClampMin[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[3]),
        .O(\int_ClampMin_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__16 
       (.I0(ClipMax[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[3]),
        .O(\int_ClipMax_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__17 
       (.I0(K11_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[3]),
        .O(\int_K11_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__18 
       (.I0(K12_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[3]),
        .O(\int_K12_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__19 
       (.I0(K13_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[3]),
        .O(\int_K13_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__2 
       (.I0(RowEnd[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[3]),
        .O(\int_RowEnd_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__20 
       (.I0(K21_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[3]),
        .O(\int_K21_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__21 
       (.I0(K22_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[3]),
        .O(\int_K22_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__22 
       (.I0(K23_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[3]),
        .O(\int_K23_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__23 
       (.I0(K31_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[3]),
        .O(\int_K31_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__24 
       (.I0(K32_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[3]),
        .O(\int_K32_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__25 
       (.I0(K33_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[3]),
        .O(\int_K33_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__26 
       (.I0(ROffset_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[3]),
        .O(\int_ROffset_2_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__27 
       (.I0(GOffset_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[3]),
        .O(\int_GOffset_2_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__28 
       (.I0(BOffset_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[3]),
        .O(\int_BOffset_2_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__29 
       (.I0(ClampMin_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[3]),
        .O(\int_ClampMin_2_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__3 
       (.I0(K11[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[3]),
        .O(\int_K11_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__30 
       (.I0(ClipMax_2[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[3]),
        .O(\int_ClipMax_2_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__4 
       (.I0(K12[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[3]),
        .O(\int_K12_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__5 
       (.I0(K13[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[3]),
        .O(\int_K13_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__6 
       (.I0(K21[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[3]),
        .O(\int_K21_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__7 
       (.I0(K22[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[3]),
        .O(\int_K22_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__8 
       (.I0(K23[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[3]),
        .O(\int_K23_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__9 
       (.I0(K31[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[3]),
        .O(\int_K31_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(ColStart[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[4]),
        .O(\int_ColStart_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(ColEnd[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[4]),
        .O(\int_ColEnd_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__1 
       (.I0(RowStart[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[4]),
        .O(\int_RowStart_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__10 
       (.I0(K32[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[4]),
        .O(\int_K32_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__11 
       (.I0(K33[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[4]),
        .O(\int_K33_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__12 
       (.I0(ROffset[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[4]),
        .O(\int_ROffset_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__13 
       (.I0(GOffset[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[4]),
        .O(\int_GOffset_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__14 
       (.I0(BOffset[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[4]),
        .O(\int_BOffset_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__15 
       (.I0(ClampMin[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[4]),
        .O(\int_ClampMin_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__16 
       (.I0(ClipMax[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[4]),
        .O(\int_ClipMax_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__17 
       (.I0(K11_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[4]),
        .O(\int_K11_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__18 
       (.I0(K12_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[4]),
        .O(\int_K12_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__19 
       (.I0(K13_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[4]),
        .O(\int_K13_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__2 
       (.I0(RowEnd[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[4]),
        .O(\int_RowEnd_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__20 
       (.I0(K21_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[4]),
        .O(\int_K21_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__21 
       (.I0(K22_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[4]),
        .O(\int_K22_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__22 
       (.I0(K23_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[4]),
        .O(\int_K23_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__23 
       (.I0(K31_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[4]),
        .O(\int_K31_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__24 
       (.I0(K32_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[4]),
        .O(\int_K32_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__25 
       (.I0(K33_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[4]),
        .O(\int_K33_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__26 
       (.I0(ROffset_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[4]),
        .O(\int_ROffset_2_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__27 
       (.I0(GOffset_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[4]),
        .O(\int_GOffset_2_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__28 
       (.I0(BOffset_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[4]),
        .O(\int_BOffset_2_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__29 
       (.I0(ClampMin_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[4]),
        .O(\int_ClampMin_2_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__3 
       (.I0(K11[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[4]),
        .O(\int_K11_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__30 
       (.I0(ClipMax_2[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[4]),
        .O(\int_ClipMax_2_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__4 
       (.I0(K12[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[4]),
        .O(\int_K12_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__5 
       (.I0(K13[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[4]),
        .O(\int_K13_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__6 
       (.I0(K21[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[4]),
        .O(\int_K21_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__7 
       (.I0(K22[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[4]),
        .O(\int_K22_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__8 
       (.I0(K23[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[4]),
        .O(\int_K23_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__9 
       (.I0(K31[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[4]),
        .O(\int_K31_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(ColStart[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[5]),
        .O(\int_ColStart_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(ColEnd[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[5]),
        .O(\int_ColEnd_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__1 
       (.I0(RowStart[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[5]),
        .O(\int_RowStart_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__10 
       (.I0(K32[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[5]),
        .O(\int_K32_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__11 
       (.I0(K33[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[5]),
        .O(\int_K33_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__12 
       (.I0(ROffset[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[5]),
        .O(\int_ROffset_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__13 
       (.I0(GOffset[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[5]),
        .O(\int_GOffset_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__14 
       (.I0(BOffset[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[5]),
        .O(\int_BOffset_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__15 
       (.I0(ClampMin[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[5]),
        .O(\int_ClampMin_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__16 
       (.I0(ClipMax[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[5]),
        .O(\int_ClipMax_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__17 
       (.I0(K11_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[5]),
        .O(\int_K11_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__18 
       (.I0(K12_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[5]),
        .O(\int_K12_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__19 
       (.I0(K13_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[5]),
        .O(\int_K13_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__2 
       (.I0(RowEnd[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[5]),
        .O(\int_RowEnd_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__20 
       (.I0(K21_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[5]),
        .O(\int_K21_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__21 
       (.I0(K22_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[5]),
        .O(\int_K22_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__22 
       (.I0(K23_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[5]),
        .O(\int_K23_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__23 
       (.I0(K31_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[5]),
        .O(\int_K31_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__24 
       (.I0(K32_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[5]),
        .O(\int_K32_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__25 
       (.I0(K33_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[5]),
        .O(\int_K33_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__26 
       (.I0(ROffset_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[5]),
        .O(\int_ROffset_2_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__27 
       (.I0(GOffset_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[5]),
        .O(\int_GOffset_2_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__28 
       (.I0(BOffset_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[5]),
        .O(\int_BOffset_2_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__29 
       (.I0(ClampMin_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[5]),
        .O(\int_ClampMin_2_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__3 
       (.I0(K11[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[5]),
        .O(\int_K11_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__30 
       (.I0(ClipMax_2[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[5]),
        .O(\int_ClipMax_2_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__4 
       (.I0(K12[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[5]),
        .O(\int_K12_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__5 
       (.I0(K13[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[5]),
        .O(\int_K13_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__6 
       (.I0(K21[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[5]),
        .O(\int_K21_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__7 
       (.I0(K22[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[5]),
        .O(\int_K22_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__8 
       (.I0(K23[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[5]),
        .O(\int_K23_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__9 
       (.I0(K31[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[5]),
        .O(\int_K31_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(ColStart[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[6]),
        .O(\int_ColStart_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(ColEnd[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[6]),
        .O(\int_ColEnd_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__1 
       (.I0(RowStart[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[6]),
        .O(\int_RowStart_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__10 
       (.I0(K32[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[6]),
        .O(\int_K32_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__11 
       (.I0(K33[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[6]),
        .O(\int_K33_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__12 
       (.I0(ROffset[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[6]),
        .O(\int_ROffset_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__13 
       (.I0(GOffset[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[6]),
        .O(\int_GOffset_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__14 
       (.I0(BOffset[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[6]),
        .O(\int_BOffset_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__15 
       (.I0(ClampMin[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[6]),
        .O(\int_ClampMin_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__16 
       (.I0(ClipMax[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[6]),
        .O(\int_ClipMax_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__17 
       (.I0(K11_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[6]),
        .O(\int_K11_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__18 
       (.I0(K12_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[6]),
        .O(\int_K12_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__19 
       (.I0(K13_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[6]),
        .O(\int_K13_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__2 
       (.I0(RowEnd[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[6]),
        .O(\int_RowEnd_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__20 
       (.I0(K21_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[6]),
        .O(\int_K21_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__21 
       (.I0(K22_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[6]),
        .O(\int_K22_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__22 
       (.I0(K23_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[6]),
        .O(\int_K23_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__23 
       (.I0(K31_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[6]),
        .O(\int_K31_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__24 
       (.I0(K32_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[6]),
        .O(\int_K32_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__25 
       (.I0(K33_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[6]),
        .O(\int_K33_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__26 
       (.I0(ROffset_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[6]),
        .O(\int_ROffset_2_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__27 
       (.I0(GOffset_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[6]),
        .O(\int_GOffset_2_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__28 
       (.I0(BOffset_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[6]),
        .O(\int_BOffset_2_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__29 
       (.I0(ClampMin_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[6]),
        .O(\int_ClampMin_2_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__3 
       (.I0(K11[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[6]),
        .O(\int_K11_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__30 
       (.I0(ClipMax_2[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[6]),
        .O(\int_ClipMax_2_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__4 
       (.I0(K12[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[6]),
        .O(\int_K12_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__5 
       (.I0(K13[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[6]),
        .O(\int_K13_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__6 
       (.I0(K21[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[6]),
        .O(\int_K21_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__7 
       (.I0(K22[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[6]),
        .O(\int_K22_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__8 
       (.I0(K23[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[6]),
        .O(\int_K23_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__9 
       (.I0(K31[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[6]),
        .O(\int_K31_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(ColStart[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[7]),
        .O(\int_ColStart_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(ColEnd[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[7]),
        .O(\int_ColEnd_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__1 
       (.I0(RowStart[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[7]),
        .O(\int_RowStart_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__10 
       (.I0(K32[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[7]),
        .O(\int_K32_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__11 
       (.I0(K33[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[7]),
        .O(\int_K33_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__12 
       (.I0(ROffset[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[7]),
        .O(\int_ROffset_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__13 
       (.I0(GOffset[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[7]),
        .O(\int_GOffset_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__14 
       (.I0(BOffset[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[7]),
        .O(\int_BOffset_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__15 
       (.I0(ClampMin[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_18_preg[7]),
        .O(\int_ClampMin_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__16 
       (.I0(ClipMax[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_19_preg[7]),
        .O(\int_ClipMax_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__17 
       (.I0(K11_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[7]),
        .O(\int_K11_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__18 
       (.I0(K12_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[7]),
        .O(\int_K12_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__19 
       (.I0(K13_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[7]),
        .O(\int_K13_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__2 
       (.I0(RowEnd[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[7]),
        .O(\int_RowEnd_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__20 
       (.I0(K21_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[7]),
        .O(\int_K21_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__21 
       (.I0(K22_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[7]),
        .O(\int_K22_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__22 
       (.I0(K23_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[7]),
        .O(\int_K23_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__23 
       (.I0(K31_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[7]),
        .O(\int_K31_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__24 
       (.I0(K32_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[7]),
        .O(\int_K32_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__25 
       (.I0(K33_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[7]),
        .O(\int_K33_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__26 
       (.I0(ROffset_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[7]),
        .O(\int_ROffset_2_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__27 
       (.I0(GOffset_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[7]),
        .O(\int_GOffset_2_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__28 
       (.I0(BOffset_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[7]),
        .O(\int_BOffset_2_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__29 
       (.I0(ClampMin_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_32_preg[7]),
        .O(\int_ClampMin_2_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__3 
       (.I0(K11[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[7]),
        .O(\int_K11_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__30 
       (.I0(ClipMax_2[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_33_preg[7]),
        .O(\int_ClipMax_2_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__4 
       (.I0(K12[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[7]),
        .O(\int_K12_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__5 
       (.I0(K13[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[7]),
        .O(\int_K13_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__6 
       (.I0(K21[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[7]),
        .O(\int_K21_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__7 
       (.I0(K22[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[7]),
        .O(\int_K22_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__8 
       (.I0(K23[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[7]),
        .O(\int_K23_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__9 
       (.I0(K31[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[7]),
        .O(\int_K31_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(ColStart[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[8]),
        .O(\int_ColStart_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(ColEnd[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[8]),
        .O(\int_ColEnd_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__1 
       (.I0(RowStart[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[8]),
        .O(\int_RowStart_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__10 
       (.I0(K32[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[8]),
        .O(\int_K32_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__11 
       (.I0(K33[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[8]),
        .O(\int_K33_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__12 
       (.I0(ROffset[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[8]),
        .O(\int_ROffset_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__13 
       (.I0(GOffset[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[8]),
        .O(\int_GOffset_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__14 
       (.I0(BOffset[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[8]),
        .O(\int_BOffset_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__15 
       (.I0(K11_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[8]),
        .O(\int_K11_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__16 
       (.I0(K12_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[8]),
        .O(\int_K12_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__17 
       (.I0(K13_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[8]),
        .O(\int_K13_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__18 
       (.I0(K21_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[8]),
        .O(\int_K21_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__19 
       (.I0(K22_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[8]),
        .O(\int_K22_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__2 
       (.I0(RowEnd[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[8]),
        .O(\int_RowEnd_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__20 
       (.I0(K23_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[8]),
        .O(\int_K23_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__21 
       (.I0(K31_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[8]),
        .O(\int_K31_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__22 
       (.I0(K32_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[8]),
        .O(\int_K32_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__23 
       (.I0(K33_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[8]),
        .O(\int_K33_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__24 
       (.I0(ROffset_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[8]),
        .O(\int_ROffset_2_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__25 
       (.I0(GOffset_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[8]),
        .O(\int_GOffset_2_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__26 
       (.I0(BOffset_2[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[8]),
        .O(\int_BOffset_2_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__3 
       (.I0(K11[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[8]),
        .O(\int_K11_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__4 
       (.I0(K12[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[8]),
        .O(\int_K12_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__5 
       (.I0(K13[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[8]),
        .O(\int_K13_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__6 
       (.I0(K21[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[8]),
        .O(\int_K21_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__7 
       (.I0(K22[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[8]),
        .O(\int_K22_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__8 
       (.I0(K23[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[8]),
        .O(\int_K23_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__9 
       (.I0(K31[8]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[8]),
        .O(\int_K31_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(ColStart[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_2_preg[9]),
        .O(\int_ColStart_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(ColEnd[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_3_preg[9]),
        .O(\int_ColEnd_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__1 
       (.I0(RowStart[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_4_preg[9]),
        .O(\int_RowStart_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__10 
       (.I0(K32[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_13_preg[9]),
        .O(\int_K32_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__11 
       (.I0(K33[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_14_preg[9]),
        .O(\int_K33_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__12 
       (.I0(ROffset[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_15_preg[9]),
        .O(\int_ROffset_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__13 
       (.I0(GOffset[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_16_preg[9]),
        .O(\int_GOffset_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__14 
       (.I0(BOffset[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_17_preg[9]),
        .O(\int_BOffset_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__15 
       (.I0(K11_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_20_preg[9]),
        .O(\int_K11_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__16 
       (.I0(K12_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_21_preg[9]),
        .O(\int_K12_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__17 
       (.I0(K13_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_22_preg[9]),
        .O(\int_K13_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__18 
       (.I0(K21_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_23_preg[9]),
        .O(\int_K21_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__19 
       (.I0(K22_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_24_preg[9]),
        .O(\int_K22_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__2 
       (.I0(RowEnd[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_5_preg[9]),
        .O(\int_RowEnd_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__20 
       (.I0(K23_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_25_preg[9]),
        .O(\int_K23_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__21 
       (.I0(K31_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_26_preg[9]),
        .O(\int_K31_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__22 
       (.I0(K32_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_27_preg[9]),
        .O(\int_K32_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__23 
       (.I0(K33_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_28_preg[9]),
        .O(\int_K33_2_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__24 
       (.I0(ROffset_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_29_preg[9]),
        .O(\int_ROffset_2_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__25 
       (.I0(GOffset_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_30_preg[9]),
        .O(\int_GOffset_2_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__26 
       (.I0(BOffset_2[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_31_preg[9]),
        .O(\int_BOffset_2_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__3 
       (.I0(K11[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_6_preg[9]),
        .O(\int_K11_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__4 
       (.I0(K12[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_7_preg[9]),
        .O(\int_K12_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__5 
       (.I0(K13[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_8_preg[9]),
        .O(\int_K13_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__6 
       (.I0(K21[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_9_preg[9]),
        .O(\int_K21_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__7 
       (.I0(K22[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_10_preg[9]),
        .O(\int_K22_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__8 
       (.I0(K23[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_11_preg[9]),
        .O(\int_K23_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__9 
       (.I0(K31[9]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_12_preg[9]),
        .O(\int_K31_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(OutVideoFormat[0]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[0]),
        .O(\int_OutVideoFormat_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][1]_srl6_i_1 
       (.I0(OutVideoFormat[1]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[1]),
        .O(\int_OutVideoFormat_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][2]_srl6_i_1 
       (.I0(OutVideoFormat[2]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[2]),
        .O(\int_OutVideoFormat_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][3]_srl6_i_1 
       (.I0(OutVideoFormat[3]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[3]),
        .O(\int_OutVideoFormat_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][4]_srl6_i_1 
       (.I0(OutVideoFormat[4]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[4]),
        .O(\int_OutVideoFormat_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][5]_srl6_i_1 
       (.I0(OutVideoFormat[5]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[5]),
        .O(\int_OutVideoFormat_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][6]_srl6_i_1 
       (.I0(OutVideoFormat[6]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[6]),
        .O(\int_OutVideoFormat_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[5][7]_srl6_i_1 
       (.I0(OutVideoFormat[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(ap_return_1_preg[7]),
        .O(\int_OutVideoFormat_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_rst_n),
        .I3(Block_entry3_proc_U0_ap_continue),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_done_reg_i_2
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I1(ap_done_reg_i_4_n_5),
        .I2(ap_done_reg_i_5_n_5),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1),
        .I5(ap_done_reg_i_8_n_5),
        .O(Block_entry3_proc_U0_ap_continue));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABABFF)) 
    ap_done_reg_i_4
       (.I0(ap_done_reg_i_2_2),
        .I1(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I2(ap_sync_channel_write_HwReg_K23_2_channel0),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I4(ap_sync_channel_write_HwReg_K23_channel0),
        .I5(ap_done_reg_i_2_3),
        .O(ap_done_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFFFFF)) 
    ap_done_reg_i_5
       (.I0(ap_done_reg_i_2_4),
        .I1(ap_done_reg_i_2_5),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(ap_sync_channel_write_HwReg_RowStart_channel0),
        .I4(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .I5(ap_sync_channel_write_HwReg_height_c22_channel0),
        .O(ap_done_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABABFF)) 
    ap_done_reg_i_8
       (.I0(ap_done_reg_i_2_0),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I2(ap_sync_channel_write_HwReg_K12_2_channel0),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I4(ap_sync_channel_write_HwReg_K12_channel0),
        .I5(ap_done_reg_i_2_1),
        .O(ap_done_reg_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .O(Block_entry3_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFACA)) 
    \ap_return_34_preg[0]_i_1 
       (.I0(ap_return_34_preg),
        .I1(\ap_return_34_preg[0]_i_2_n_5 ),
        .I2(Block_entry3_proc_U0_ap_ready),
        .I3(InVideoFormat[2]),
        .O(\ap_return_34_preg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_return_34_preg[0]_i_2 
       (.I0(InVideoFormat[1]),
        .I1(InVideoFormat[6]),
        .I2(InVideoFormat[3]),
        .I3(InVideoFormat[4]),
        .I4(InVideoFormat[5]),
        .I5(InVideoFormat[7]),
        .O(\ap_return_34_preg[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \ap_return_35_preg[0]_i_1 
       (.I0(OutVideoFormat[2]),
        .I1(OutVideoFormat[3]),
        .I2(OutVideoFormat[6]),
        .I3(\ap_return_35_preg[0]_i_2_n_5 ),
        .I4(Block_entry3_proc_U0_ap_ready),
        .I5(ap_return_35_preg),
        .O(if_din));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_return_35_preg[0]_i_2 
       (.I0(OutVideoFormat[7]),
        .I1(OutVideoFormat[5]),
        .I2(OutVideoFormat[1]),
        .I3(OutVideoFormat[4]),
        .O(\ap_return_35_preg[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1
       (.I0(Block_entry3_proc_U0_ap_continue),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_36_in[7]),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[0]),
        .O(int_BOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[1]),
        .O(int_BOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[2]),
        .O(int_BOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[3]),
        .O(int_BOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[4]),
        .O(int_BOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[5]),
        .O(int_BOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[6]),
        .O(int_BOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[7]),
        .O(int_BOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[8]),
        .O(int_BOffset0[8]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_BOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_BOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[9]),
        .O(int_BOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[0]),
        .O(int_BOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[1]),
        .O(int_BOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[2]),
        .O(int_BOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[3]),
        .O(int_BOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[4]),
        .O(int_BOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[5]),
        .O(int_BOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[6]),
        .O(int_BOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[7]),
        .O(int_BOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[8]),
        .O(int_BOffset_20[8]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_BOffset_2[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(int_ap_start_i_2_n_5),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_BOffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[9]),
        .O(int_BOffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[0]),
        .Q(BOffset_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[1]),
        .Q(BOffset_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[2]),
        .Q(BOffset_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[3]),
        .Q(BOffset_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[4]),
        .Q(BOffset_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[5]),
        .Q(BOffset_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[6]),
        .Q(BOffset_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[7]),
        .Q(BOffset_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[8]),
        .Q(BOffset_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[9]),
        .Q(BOffset_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[0]),
        .Q(BOffset[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[1]),
        .Q(BOffset[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[2]),
        .Q(BOffset[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[3]),
        .Q(BOffset[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[4]),
        .Q(BOffset[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[5]),
        .Q(BOffset[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[6]),
        .Q(BOffset[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[7]),
        .Q(BOffset[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[8]),
        .Q(BOffset[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[9]),
        .Q(BOffset[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[0]),
        .O(int_ClampMin0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[1]),
        .O(int_ClampMin0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[2]),
        .O(int_ClampMin0[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[3]),
        .O(int_ClampMin0[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[4]),
        .O(int_ClampMin0[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[5]),
        .O(int_ClampMin0[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[6]),
        .O(int_ClampMin0[6]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_ClampMin[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ClampMin[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[7]),
        .O(int_ClampMin0[7]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[0]),
        .O(int_ClampMin_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[1]),
        .O(int_ClampMin_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[2]),
        .O(int_ClampMin_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[3]),
        .O(int_ClampMin_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[4]),
        .O(int_ClampMin_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[5]),
        .O(int_ClampMin_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[6]),
        .O(int_ClampMin_20[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_ClampMin_2[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_width[15]_i_3_n_5 ),
        .I2(int_ap_start_i_2_n_5),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_ClampMin_2[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[7]),
        .O(int_ClampMin_20[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[0]),
        .Q(ClampMin_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[1]),
        .Q(ClampMin_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[2]),
        .Q(ClampMin_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[3]),
        .Q(ClampMin_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[4]),
        .Q(ClampMin_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[5]),
        .Q(ClampMin_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[6]),
        .Q(ClampMin_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[7]),
        .Q(ClampMin_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[0]),
        .Q(ClampMin[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[1]),
        .Q(ClampMin[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[2]),
        .Q(ClampMin[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[3]),
        .Q(ClampMin[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[4]),
        .Q(ClampMin[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[5]),
        .Q(ClampMin[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[6]),
        .Q(ClampMin[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[7]),
        .Q(ClampMin[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[0]),
        .O(int_ClipMax0[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[1]),
        .O(int_ClipMax0[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[2]),
        .O(int_ClipMax0[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[3]),
        .O(int_ClipMax0[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[4]),
        .O(int_ClipMax0[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[5]),
        .O(int_ClipMax0[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[6]),
        .O(int_ClipMax0[6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_ClipMax[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ClipMax[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[7]),
        .O(int_ClipMax0[7]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[0]),
        .O(int_ClipMax_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[1]),
        .O(int_ClipMax_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[2]),
        .O(int_ClipMax_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[3]),
        .O(int_ClipMax_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[4]),
        .O(int_ClipMax_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[5]),
        .O(int_ClipMax_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[6]),
        .O(int_ClipMax_20[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_ClipMax_2[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_width[15]_i_3_n_5 ),
        .I2(int_ap_start_i_2_n_5),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_ClipMax_2[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[7]),
        .O(int_ClipMax_20[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[0]),
        .Q(ClipMax_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[1]),
        .Q(ClipMax_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[2]),
        .Q(ClipMax_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[3]),
        .Q(ClipMax_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[4]),
        .Q(ClipMax_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[5]),
        .Q(ClipMax_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[6]),
        .Q(ClipMax_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[7]),
        .Q(ClipMax_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[0]),
        .Q(ClipMax[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[1]),
        .Q(ClipMax[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[2]),
        .Q(ClipMax[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[3]),
        .Q(ClipMax[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[4]),
        .Q(ClipMax[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[5]),
        .Q(ClipMax[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[6]),
        .Q(ClipMax[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[7]),
        .Q(ClipMax[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[0]),
        .O(int_ColEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[10]),
        .O(int_ColEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[11]),
        .O(int_ColEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[12]),
        .O(int_ColEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[13]),
        .O(int_ColEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[14]),
        .O(int_ColEnd0[14]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_ColEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_ColStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ColEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[15]),
        .O(int_ColEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[1]),
        .O(int_ColEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[2]),
        .O(int_ColEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[3]),
        .O(int_ColEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[4]),
        .O(int_ColEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[5]),
        .O(int_ColEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[6]),
        .O(int_ColEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[7]),
        .O(int_ColEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[8]),
        .O(int_ColEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[9]),
        .O(int_ColEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[0]),
        .Q(ColEnd[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[10]),
        .Q(ColEnd[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[11]),
        .Q(ColEnd[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[12]),
        .Q(ColEnd[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[13]),
        .Q(ColEnd[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[14]),
        .Q(ColEnd[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[15]),
        .Q(ColEnd[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[1]),
        .Q(ColEnd[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[2]),
        .Q(ColEnd[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[3]),
        .Q(ColEnd[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[4]),
        .Q(ColEnd[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[5]),
        .Q(ColEnd[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[6]),
        .Q(ColEnd[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[7]),
        .Q(ColEnd[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[8]),
        .Q(ColEnd[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[9]),
        .Q(ColEnd[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[0]),
        .O(int_ColStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[10]),
        .O(int_ColStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[11]),
        .O(int_ColStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[12]),
        .O(int_ColStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[13]),
        .O(int_ColStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[14]),
        .O(int_ColStart0[14]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_ColStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_ColStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ColStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[15]),
        .O(int_ColStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ColStart[15]_i_3 
       (.I0(int_ap_start_i_2_n_5),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[8] ),
        .O(\int_ColStart[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[1]),
        .O(int_ColStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[2]),
        .O(int_ColStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[3]),
        .O(int_ColStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[4]),
        .O(int_ColStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[5]),
        .O(int_ColStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[6]),
        .O(int_ColStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[7]),
        .O(int_ColStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[8]),
        .O(int_ColStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[9]),
        .O(int_ColStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[0]),
        .Q(ColStart[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[10]),
        .Q(ColStart[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[11]),
        .Q(ColStart[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[12]),
        .Q(ColStart[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[13]),
        .Q(ColStart[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[14]),
        .Q(ColStart[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[15]),
        .Q(ColStart[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[1]),
        .Q(ColStart[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[2]),
        .Q(ColStart[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[3]),
        .Q(ColStart[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[4]),
        .Q(ColStart[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[5]),
        .Q(ColStart[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[6]),
        .Q(ColStart[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[7]),
        .Q(ColStart[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[8]),
        .Q(ColStart[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[9]),
        .Q(ColStart[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[0]),
        .O(int_GOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[1]),
        .O(int_GOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[2]),
        .O(int_GOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[3]),
        .O(int_GOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[4]),
        .O(int_GOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[5]),
        .O(int_GOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[6]),
        .O(int_GOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[7]),
        .O(int_GOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[8]),
        .O(int_GOffset0[8]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_GOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_GOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[9]),
        .O(int_GOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[0]),
        .O(int_GOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[1]),
        .O(int_GOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[2]),
        .O(int_GOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[3]),
        .O(int_GOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[4]),
        .O(int_GOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[5]),
        .O(int_GOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[6]),
        .O(int_GOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[7]),
        .O(int_GOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[8]),
        .O(int_GOffset_20[8]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_GOffset_2[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(int_ap_start_i_2_n_5),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_GOffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[9]),
        .O(int_GOffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[0]),
        .Q(GOffset_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[1]),
        .Q(GOffset_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[2]),
        .Q(GOffset_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[3]),
        .Q(GOffset_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[4]),
        .Q(GOffset_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[5]),
        .Q(GOffset_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[6]),
        .Q(GOffset_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[7]),
        .Q(GOffset_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[8]),
        .Q(GOffset_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[9]),
        .Q(GOffset_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[0]),
        .Q(GOffset[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[1]),
        .Q(GOffset[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[2]),
        .Q(GOffset[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[3]),
        .Q(GOffset[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[4]),
        .Q(GOffset[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[5]),
        .Q(GOffset[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[6]),
        .Q(GOffset[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[7]),
        .Q(GOffset[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[8]),
        .Q(GOffset[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[9]),
        .Q(GOffset[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[0]),
        .O(int_InVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[1]),
        .O(int_InVideoFormat0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[2]),
        .O(int_InVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[3]),
        .O(int_InVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[4]),
        .O(int_InVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[5]),
        .O(int_InVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[6]),
        .O(int_InVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_InVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_InVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[7]),
        .O(int_InVideoFormat0[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \int_InVideoFormat[7]_i_3 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .O(\int_InVideoFormat[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[0]),
        .Q(InVideoFormat[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[1]),
        .Q(InVideoFormat[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[2]),
        .Q(InVideoFormat[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[3]),
        .Q(InVideoFormat[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[4]),
        .Q(InVideoFormat[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[5]),
        .Q(InVideoFormat[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[6]),
        .Q(InVideoFormat[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[7]),
        .Q(InVideoFormat[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[0]),
        .O(int_K110[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[10]),
        .O(int_K110[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[11]),
        .O(int_K110[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[12]),
        .O(int_K110[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[13]),
        .O(int_K110[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[14]),
        .O(int_K110[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_K11[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K11[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[15]),
        .O(int_K110[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[1]),
        .O(int_K110[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[2]),
        .O(int_K110[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[3]),
        .O(int_K110[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[4]),
        .O(int_K110[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[5]),
        .O(int_K110[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[6]),
        .O(int_K110[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[7]),
        .O(int_K110[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[8]),
        .O(int_K110[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[9]),
        .O(int_K110[9]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[0]),
        .O(int_K11_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[10]),
        .O(int_K11_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[11]),
        .O(int_K11_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[12]),
        .O(int_K11_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[13]),
        .O(int_K11_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[14]),
        .O(int_K11_20[14]));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_K11_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K11_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[15]),
        .O(int_K11_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \int_K11_2[15]_i_3 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[8] ),
        .I2(int_ap_start_i_2_n_5),
        .I3(\waddr_reg_n_5_[6] ),
        .O(\int_K11_2[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[1]),
        .O(int_K11_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[2]),
        .O(int_K11_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[3]),
        .O(int_K11_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[4]),
        .O(int_K11_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[5]),
        .O(int_K11_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[6]),
        .O(int_K11_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[7]),
        .O(int_K11_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[8]),
        .O(int_K11_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[9]),
        .O(int_K11_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[0]),
        .Q(K11_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[10]),
        .Q(K11_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[11]),
        .Q(K11_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[12]),
        .Q(K11_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[13]),
        .Q(K11_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[14]),
        .Q(K11_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[15]),
        .Q(K11_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[1]),
        .Q(K11_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[2]),
        .Q(K11_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[3]),
        .Q(K11_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[4]),
        .Q(K11_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[5]),
        .Q(K11_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[6]),
        .Q(K11_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[7]),
        .Q(K11_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[8]),
        .Q(K11_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[9]),
        .Q(K11_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[0]),
        .Q(K11[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[10]),
        .Q(K11[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[11]),
        .Q(K11[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[12]),
        .Q(K11[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[13]),
        .Q(K11[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[14]),
        .Q(K11[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[15]),
        .Q(K11[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[1]),
        .Q(K11[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[2]),
        .Q(K11[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[3]),
        .Q(K11[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[4]),
        .Q(K11[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[5]),
        .Q(K11[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[6]),
        .Q(K11[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[7]),
        .Q(K11[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[8]),
        .Q(K11[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[9]),
        .Q(K11[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[0]),
        .O(int_K120[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[10]),
        .O(int_K120[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[11]),
        .O(int_K120[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[12]),
        .O(int_K120[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[13]),
        .O(int_K120[13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[14]),
        .O(int_K120[14]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_K12[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K12[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[15]),
        .O(int_K120[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[1]),
        .O(int_K120[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[2]),
        .O(int_K120[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[3]),
        .O(int_K120[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[4]),
        .O(int_K120[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[5]),
        .O(int_K120[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[6]),
        .O(int_K120[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[7]),
        .O(int_K120[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[8]),
        .O(int_K120[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[9]),
        .O(int_K120[9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[0]),
        .O(int_K12_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[10]),
        .O(int_K12_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[11]),
        .O(int_K12_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[12]),
        .O(int_K12_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[13]),
        .O(int_K12_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[14]),
        .O(int_K12_20[14]));
  LUT4 #(
    .INIT(16'h0002)) 
    \int_K12_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K12_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[15]),
        .O(int_K12_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[1]),
        .O(int_K12_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[2]),
        .O(int_K12_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[3]),
        .O(int_K12_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[4]),
        .O(int_K12_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[5]),
        .O(int_K12_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[6]),
        .O(int_K12_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[7]),
        .O(int_K12_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[8]),
        .O(int_K12_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[9]),
        .O(int_K12_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[0]),
        .Q(K12_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[10]),
        .Q(K12_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[11]),
        .Q(K12_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[12]),
        .Q(K12_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[13]),
        .Q(K12_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[14]),
        .Q(K12_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[15]),
        .Q(K12_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[1]),
        .Q(K12_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[2]),
        .Q(K12_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[3]),
        .Q(K12_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[4]),
        .Q(K12_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[5]),
        .Q(K12_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[6]),
        .Q(K12_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[7]),
        .Q(K12_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[8]),
        .Q(K12_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[9]),
        .Q(K12_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[0]),
        .Q(K12[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[10]),
        .Q(K12[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[11]),
        .Q(K12[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[12]),
        .Q(K12[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[13]),
        .Q(K12[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[14]),
        .Q(K12[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[15]),
        .Q(K12[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[1]),
        .Q(K12[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[2]),
        .Q(K12[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[3]),
        .Q(K12[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[4]),
        .Q(K12[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[5]),
        .Q(K12[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[6]),
        .Q(K12[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[7]),
        .Q(K12[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[8]),
        .Q(K12[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[9]),
        .Q(K12[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[0]),
        .O(int_K130[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[10]),
        .O(int_K130[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[11]),
        .O(int_K130[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[12]),
        .O(int_K130[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[13]),
        .O(int_K130[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[14]),
        .O(int_K130[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_K13[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K13[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[15]),
        .O(int_K130[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[1]),
        .O(int_K130[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[2]),
        .O(int_K130[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[3]),
        .O(int_K130[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[4]),
        .O(int_K130[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[5]),
        .O(int_K130[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[6]),
        .O(int_K130[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[7]),
        .O(int_K130[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[8]),
        .O(int_K130[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[9]),
        .O(int_K130[9]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[0]),
        .O(int_K13_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[10]),
        .O(int_K13_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[11]),
        .O(int_K13_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[12]),
        .O(int_K13_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[13]),
        .O(int_K13_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[14]),
        .O(int_K13_20[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_K13_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K13_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[15]),
        .O(int_K13_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[1]),
        .O(int_K13_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[2]),
        .O(int_K13_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[3]),
        .O(int_K13_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[4]),
        .O(int_K13_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[5]),
        .O(int_K13_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[6]),
        .O(int_K13_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[7]),
        .O(int_K13_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[8]),
        .O(int_K13_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[9]),
        .O(int_K13_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[0]),
        .Q(K13_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[10]),
        .Q(K13_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[11]),
        .Q(K13_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[12]),
        .Q(K13_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[13]),
        .Q(K13_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[14]),
        .Q(K13_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[15]),
        .Q(K13_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[1]),
        .Q(K13_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[2]),
        .Q(K13_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[3]),
        .Q(K13_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[4]),
        .Q(K13_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[5]),
        .Q(K13_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[6]),
        .Q(K13_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[7]),
        .Q(K13_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[8]),
        .Q(K13_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[9]),
        .Q(K13_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[0]),
        .Q(K13[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[10]),
        .Q(K13[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[11]),
        .Q(K13[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[12]),
        .Q(K13[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[13]),
        .Q(K13[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[14]),
        .Q(K13[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[15]),
        .Q(K13[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[1]),
        .Q(K13[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[2]),
        .Q(K13[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[3]),
        .Q(K13[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[4]),
        .Q(K13[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[5]),
        .Q(K13[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[6]),
        .Q(K13[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[7]),
        .Q(K13[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[8]),
        .Q(K13[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[9]),
        .Q(K13[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[0]),
        .O(int_K210[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[10]),
        .O(int_K210[10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[11]),
        .O(int_K210[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[12]),
        .O(int_K210[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[13]),
        .O(int_K210[13]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[14]),
        .O(int_K210[14]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_K21[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K21[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[15]),
        .O(int_K210[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[1]),
        .O(int_K210[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[2]),
        .O(int_K210[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[3]),
        .O(int_K210[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[4]),
        .O(int_K210[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[5]),
        .O(int_K210[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[6]),
        .O(int_K210[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[7]),
        .O(int_K210[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[8]),
        .O(int_K210[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[9]),
        .O(int_K210[9]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[0]),
        .O(int_K21_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[10]),
        .O(int_K21_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[11]),
        .O(int_K21_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[12]),
        .O(int_K21_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[13]),
        .O(int_K21_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[14]),
        .O(int_K21_20[14]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_K21_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K21_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[15]),
        .O(int_K21_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[1]),
        .O(int_K21_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[2]),
        .O(int_K21_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[3]),
        .O(int_K21_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[4]),
        .O(int_K21_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[5]),
        .O(int_K21_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[6]),
        .O(int_K21_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[7]),
        .O(int_K21_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[8]),
        .O(int_K21_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[9]),
        .O(int_K21_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[0]),
        .Q(K21_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[10]),
        .Q(K21_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[11]),
        .Q(K21_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[12]),
        .Q(K21_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[13]),
        .Q(K21_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[14]),
        .Q(K21_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[15]),
        .Q(K21_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[1]),
        .Q(K21_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[2]),
        .Q(K21_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[3]),
        .Q(K21_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[4]),
        .Q(K21_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[5]),
        .Q(K21_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[6]),
        .Q(K21_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[7]),
        .Q(K21_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[8]),
        .Q(K21_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[9]),
        .Q(K21_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[0]),
        .Q(K21[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[10]),
        .Q(K21[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[11]),
        .Q(K21[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[12]),
        .Q(K21[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[13]),
        .Q(K21[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[14]),
        .Q(K21[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[15]),
        .Q(K21[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[1]),
        .Q(K21[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[2]),
        .Q(K21[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[3]),
        .Q(K21[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[4]),
        .Q(K21[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[5]),
        .Q(K21[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[6]),
        .Q(K21[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[7]),
        .Q(K21[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[8]),
        .Q(K21[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[9]),
        .Q(K21[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[0]),
        .O(int_K220[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[10]),
        .O(int_K220[10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[11]),
        .O(int_K220[11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[12]),
        .O(int_K220[12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[13]),
        .O(int_K220[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[14]),
        .O(int_K220[14]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_K22[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K22[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[15]),
        .O(int_K220[15]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[1]),
        .O(int_K220[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[2]),
        .O(int_K220[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[3]),
        .O(int_K220[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[4]),
        .O(int_K220[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[5]),
        .O(int_K220[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[6]),
        .O(int_K220[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[7]),
        .O(int_K220[7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[8]),
        .O(int_K220[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[9]),
        .O(int_K220[9]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[0]),
        .O(int_K22_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[10]),
        .O(int_K22_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[11]),
        .O(int_K22_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[12]),
        .O(int_K22_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[13]),
        .O(int_K22_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[14]),
        .O(int_K22_20[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_K22_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K22_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[15]),
        .O(int_K22_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[1]),
        .O(int_K22_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[2]),
        .O(int_K22_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[3]),
        .O(int_K22_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[4]),
        .O(int_K22_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[5]),
        .O(int_K22_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[6]),
        .O(int_K22_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[7]),
        .O(int_K22_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[8]),
        .O(int_K22_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[9]),
        .O(int_K22_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[0]),
        .Q(K22_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[10]),
        .Q(K22_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[11]),
        .Q(K22_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[12]),
        .Q(K22_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[13]),
        .Q(K22_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[14]),
        .Q(K22_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[15]),
        .Q(K22_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[1]),
        .Q(K22_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[2]),
        .Q(K22_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[3]),
        .Q(K22_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[4]),
        .Q(K22_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[5]),
        .Q(K22_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[6]),
        .Q(K22_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[7]),
        .Q(K22_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[8]),
        .Q(K22_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[9]),
        .Q(K22_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[0]),
        .Q(K22[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[10]),
        .Q(K22[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[11]),
        .Q(K22[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[12]),
        .Q(K22[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[13]),
        .Q(K22[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[14]),
        .Q(K22[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[15]),
        .Q(K22[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[1]),
        .Q(K22[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[2]),
        .Q(K22[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[3]),
        .Q(K22[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[4]),
        .Q(K22[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[5]),
        .Q(K22[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[6]),
        .Q(K22[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[7]),
        .Q(K22[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[8]),
        .Q(K22[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[9]),
        .Q(K22[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[0]),
        .O(int_K230[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[10]),
        .O(int_K230[10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[11]),
        .O(int_K230[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[12]),
        .O(int_K230[12]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[13]),
        .O(int_K230[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[14]),
        .O(int_K230[14]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_K23[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K23[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[15]),
        .O(int_K230[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[1]),
        .O(int_K230[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[2]),
        .O(int_K230[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[3]),
        .O(int_K230[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[4]),
        .O(int_K230[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[5]),
        .O(int_K230[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[6]),
        .O(int_K230[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[7]),
        .O(int_K230[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[8]),
        .O(int_K230[8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[9]),
        .O(int_K230[9]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[0]),
        .O(int_K23_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[10]),
        .O(int_K23_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[11]),
        .O(int_K23_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[12]),
        .O(int_K23_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[13]),
        .O(int_K23_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[14]),
        .O(int_K23_20[14]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_K23_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11_2[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K23_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[15]),
        .O(int_K23_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[1]),
        .O(int_K23_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[2]),
        .O(int_K23_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[3]),
        .O(int_K23_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[4]),
        .O(int_K23_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[5]),
        .O(int_K23_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[6]),
        .O(int_K23_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[7]),
        .O(int_K23_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[8]),
        .O(int_K23_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[9]),
        .O(int_K23_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[0]),
        .Q(K23_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[10]),
        .Q(K23_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[11]),
        .Q(K23_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[12]),
        .Q(K23_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[13]),
        .Q(K23_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[14]),
        .Q(K23_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[15]),
        .Q(K23_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[1]),
        .Q(K23_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[2]),
        .Q(K23_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[3]),
        .Q(K23_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[4]),
        .Q(K23_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[5]),
        .Q(K23_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[6]),
        .Q(K23_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[7]),
        .Q(K23_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[8]),
        .Q(K23_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[9]),
        .Q(K23_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[0]),
        .Q(K23[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[10]),
        .Q(K23[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[11]),
        .Q(K23[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[12]),
        .Q(K23[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[13]),
        .Q(K23[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[14]),
        .Q(K23[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[15]),
        .Q(K23[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[1]),
        .Q(K23[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[2]),
        .Q(K23[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[3]),
        .Q(K23[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[4]),
        .Q(K23[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[5]),
        .Q(K23[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[6]),
        .Q(K23[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[7]),
        .Q(K23[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[8]),
        .Q(K23[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[9]),
        .Q(K23[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[0]),
        .O(int_K310[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[10]),
        .O(int_K310[10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[11]),
        .O(int_K310[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[12]),
        .O(int_K310[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[13]),
        .O(int_K310[13]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[14]),
        .O(int_K310[14]));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_K31[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K31[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[15]),
        .O(int_K310[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \int_K31[15]_i_3 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(int_ap_start_i_2_n_5),
        .O(\int_K31[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[1]),
        .O(int_K310[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[2]),
        .O(int_K310[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[3]),
        .O(int_K310[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[4]),
        .O(int_K310[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[5]),
        .O(int_K310[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[6]),
        .O(int_K310[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[7]),
        .O(int_K310[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[8]),
        .O(int_K310[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[9]),
        .O(int_K310[9]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[0]),
        .O(int_K31_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[10]),
        .O(int_K31_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[11]),
        .O(int_K31_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[12]),
        .O(int_K31_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[13]),
        .O(int_K31_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[14]),
        .O(int_K31_20[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K31_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K11_2[15]_i_3_n_5 ),
        .O(\int_K31_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[15]),
        .O(int_K31_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[1]),
        .O(int_K31_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[2]),
        .O(int_K31_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[3]),
        .O(int_K31_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[4]),
        .O(int_K31_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[5]),
        .O(int_K31_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[6]),
        .O(int_K31_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[7]),
        .O(int_K31_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[8]),
        .O(int_K31_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[9]),
        .O(int_K31_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[0]),
        .Q(K31_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[10]),
        .Q(K31_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[11]),
        .Q(K31_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[12]),
        .Q(K31_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[13]),
        .Q(K31_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[14]),
        .Q(K31_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[15]),
        .Q(K31_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[1]),
        .Q(K31_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[2]),
        .Q(K31_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[3]),
        .Q(K31_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[4]),
        .Q(K31_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[5]),
        .Q(K31_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[6]),
        .Q(K31_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[7]),
        .Q(K31_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[8]),
        .Q(K31_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[9]),
        .Q(K31_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[0]),
        .Q(K31[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[10]),
        .Q(K31[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[11]),
        .Q(K31[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[12]),
        .Q(K31[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[13]),
        .Q(K31[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[14]),
        .Q(K31[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[15]),
        .Q(K31[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[1]),
        .Q(K31[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[2]),
        .Q(K31[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[3]),
        .Q(K31[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[4]),
        .Q(K31[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[5]),
        .Q(K31[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[6]),
        .Q(K31[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[7]),
        .Q(K31[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[8]),
        .Q(K31[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[9]),
        .Q(K31[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[0]),
        .O(int_K320[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[10]),
        .O(int_K320[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[11]),
        .O(int_K320[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[12]),
        .O(int_K320[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[13]),
        .O(int_K320[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[14]),
        .O(int_K320[14]));
  LUT4 #(
    .INIT(16'h0002)) 
    \int_K32[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K32[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[15]),
        .O(int_K320[15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[1]),
        .O(int_K320[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[2]),
        .O(int_K320[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[3]),
        .O(int_K320[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[4]),
        .O(int_K320[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[5]),
        .O(int_K320[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[6]),
        .O(int_K320[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[7]),
        .O(int_K320[7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[8]),
        .O(int_K320[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[9]),
        .O(int_K320[9]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[0]),
        .O(int_K32_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[10]),
        .O(int_K32_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[11]),
        .O(int_K32_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[12]),
        .O(int_K32_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[13]),
        .O(int_K32_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[14]),
        .O(int_K32_20[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_K32_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K11_2[15]_i_3_n_5 ),
        .O(\int_K32_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[15]),
        .O(int_K32_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[1]),
        .O(int_K32_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[2]),
        .O(int_K32_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[3]),
        .O(int_K32_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[4]),
        .O(int_K32_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[5]),
        .O(int_K32_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[6]),
        .O(int_K32_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[7]),
        .O(int_K32_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[8]),
        .O(int_K32_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[9]),
        .O(int_K32_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[0]),
        .Q(K32_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[10]),
        .Q(K32_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[11]),
        .Q(K32_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[12]),
        .Q(K32_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[13]),
        .Q(K32_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[14]),
        .Q(K32_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[15]),
        .Q(K32_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[1]),
        .Q(K32_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[2]),
        .Q(K32_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[3]),
        .Q(K32_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[4]),
        .Q(K32_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[5]),
        .Q(K32_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[6]),
        .Q(K32_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[7]),
        .Q(K32_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[8]),
        .Q(K32_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[9]),
        .Q(K32_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[0]),
        .Q(K32[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[10]),
        .Q(K32[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[11]),
        .Q(K32[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[12]),
        .Q(K32[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[13]),
        .Q(K32[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[14]),
        .Q(K32[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[15]),
        .Q(K32[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[1]),
        .Q(K32[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[2]),
        .Q(K32[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[3]),
        .Q(K32[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[4]),
        .Q(K32[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[5]),
        .Q(K32[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[6]),
        .Q(K32[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[7]),
        .Q(K32[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[8]),
        .Q(K32[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[9]),
        .Q(K32[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[0]),
        .O(int_K330[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[10]),
        .O(int_K330[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[11]),
        .O(int_K330[11]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[12]),
        .O(int_K330[12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[13]),
        .O(int_K330[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[14]),
        .O(int_K330[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_K33[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K33[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[15]),
        .O(int_K330[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[1]),
        .O(int_K330[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[2]),
        .O(int_K330[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[3]),
        .O(int_K330[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[4]),
        .O(int_K330[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[5]),
        .O(int_K330[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[6]),
        .O(int_K330[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[7]),
        .O(int_K330[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[8]),
        .O(int_K330[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[9]),
        .O(int_K330[9]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[0]),
        .O(int_K33_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[10]),
        .O(int_K33_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[11]),
        .O(int_K33_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[12]),
        .O(int_K33_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[13]),
        .O(int_K33_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[14]),
        .O(int_K33_20[14]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_K33_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\int_K33_2[15]_i_3_n_5 ),
        .O(\int_K33_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[15]),
        .O(int_K33_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_K33_2[15]_i_3 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .O(\int_K33_2[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[1]),
        .O(int_K33_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[2]),
        .O(int_K33_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[3]),
        .O(int_K33_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[4]),
        .O(int_K33_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[5]),
        .O(int_K33_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[6]),
        .O(int_K33_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[7]),
        .O(int_K33_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[8]),
        .O(int_K33_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[9]),
        .O(int_K33_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[0]),
        .Q(K33_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[10]),
        .Q(K33_2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[11]),
        .Q(K33_2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[12]),
        .Q(K33_2[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[13]),
        .Q(K33_2[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[14]),
        .Q(K33_2[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[15]),
        .Q(K33_2[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[1]),
        .Q(K33_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[2]),
        .Q(K33_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[3]),
        .Q(K33_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[4]),
        .Q(K33_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[5]),
        .Q(K33_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[6]),
        .Q(K33_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[7]),
        .Q(K33_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[8]),
        .Q(K33_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[9]),
        .Q(K33_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[0]),
        .Q(K33[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[10]),
        .Q(K33[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[11]),
        .Q(K33[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[12]),
        .Q(K33[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[13]),
        .Q(K33[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[14]),
        .Q(K33[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[15]),
        .Q(K33[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[1]),
        .Q(K33[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[2]),
        .Q(K33[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[3]),
        .Q(K33[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[4]),
        .Q(K33[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[5]),
        .Q(K33[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[6]),
        .Q(K33[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[7]),
        .Q(K33[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[8]),
        .Q(K33[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[9]),
        .Q(K33[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[0]),
        .O(int_OutVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[1]),
        .O(int_OutVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[2]),
        .O(int_OutVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[3]),
        .O(int_OutVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[4]),
        .O(int_OutVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[5]),
        .O(int_OutVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[6]),
        .O(int_OutVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \int_OutVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_OutVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[7]),
        .O(int_OutVideoFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[0]),
        .Q(OutVideoFormat[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[1]),
        .Q(OutVideoFormat[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[2]),
        .Q(OutVideoFormat[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[3]),
        .Q(OutVideoFormat[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[4]),
        .Q(OutVideoFormat[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[5]),
        .Q(OutVideoFormat[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[6]),
        .Q(OutVideoFormat[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[7]),
        .Q(OutVideoFormat[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[0]),
        .O(int_ROffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[1]),
        .O(int_ROffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[2]),
        .O(int_ROffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[3]),
        .O(int_ROffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[4]),
        .O(int_ROffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[5]),
        .O(int_ROffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[6]),
        .O(int_ROffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[7]),
        .O(int_ROffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[8]),
        .O(int_ROffset0[8]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_ROffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K31[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ROffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[9]),
        .O(int_ROffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[0]),
        .O(int_ROffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[1]),
        .O(int_ROffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[2]),
        .O(int_ROffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[3]),
        .O(int_ROffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[4]),
        .O(int_ROffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[5]),
        .O(int_ROffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[6]),
        .O(int_ROffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[7]),
        .O(int_ROffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[8]),
        .O(int_ROffset_20[8]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_ROffset_2[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\int_K33_2[15]_i_3_n_5 ),
        .O(\int_ROffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[9]),
        .O(int_ROffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[0]),
        .Q(ROffset_2[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[1]),
        .Q(ROffset_2[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[2]),
        .Q(ROffset_2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[3]),
        .Q(ROffset_2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[4]),
        .Q(ROffset_2[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[5]),
        .Q(ROffset_2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[6]),
        .Q(ROffset_2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[7]),
        .Q(ROffset_2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[8]),
        .Q(ROffset_2[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[9]),
        .Q(ROffset_2[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[0]),
        .Q(ROffset[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[1]),
        .Q(ROffset[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[2]),
        .Q(ROffset[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[3]),
        .Q(ROffset[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[4]),
        .Q(ROffset[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[5]),
        .Q(ROffset[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[6]),
        .Q(ROffset[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[7]),
        .Q(ROffset[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[8]),
        .Q(ROffset[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[9]),
        .Q(ROffset[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[0]),
        .O(int_RowEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[10]),
        .O(int_RowEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[11]),
        .O(int_RowEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[12]),
        .O(int_RowEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[13]),
        .O(int_RowEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[14]),
        .O(int_RowEnd0[14]));
  LUT4 #(
    .INIT(16'h0002)) 
    \int_RowEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_RowEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[15]),
        .O(int_RowEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[1]),
        .O(int_RowEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[2]),
        .O(int_RowEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[3]),
        .O(int_RowEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[4]),
        .O(int_RowEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[5]),
        .O(int_RowEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[6]),
        .O(int_RowEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[7]),
        .O(int_RowEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[8]),
        .O(int_RowEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[9]),
        .O(int_RowEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[0]),
        .Q(RowEnd[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[10]),
        .Q(RowEnd[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[11]),
        .Q(RowEnd[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[12]),
        .Q(RowEnd[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[13]),
        .Q(RowEnd[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[14]),
        .Q(RowEnd[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[15]),
        .Q(RowEnd[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[1]),
        .Q(RowEnd[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[2]),
        .Q(RowEnd[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[3]),
        .Q(RowEnd[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[4]),
        .Q(RowEnd[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[5]),
        .Q(RowEnd[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[6]),
        .Q(RowEnd[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[7]),
        .Q(RowEnd[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[8]),
        .Q(RowEnd[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[9]),
        .Q(RowEnd[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[0]),
        .O(int_RowStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[10]),
        .O(int_RowStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[11]),
        .O(int_RowStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[12]),
        .O(int_RowStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[13]),
        .O(int_RowStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[14]),
        .O(int_RowStart0[14]));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_RowStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_RowStart[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_RowStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[15]),
        .O(int_RowStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \int_RowStart[15]_i_3 
       (.I0(int_ap_start_i_2_n_5),
        .I1(\waddr_reg_n_5_[8] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .O(\int_RowStart[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[1]),
        .O(int_RowStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[2]),
        .O(int_RowStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[3]),
        .O(int_RowStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[4]),
        .O(int_RowStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[5]),
        .O(int_RowStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[6]),
        .O(int_RowStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[7]),
        .O(int_RowStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[8]),
        .O(int_RowStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[9]),
        .O(int_RowStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[0]),
        .Q(RowStart[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[10]),
        .Q(RowStart[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[11]),
        .Q(RowStart[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[12]),
        .Q(RowStart[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[13]),
        .Q(RowStart[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[14]),
        .Q(RowStart[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[15]),
        .Q(RowStart[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[1]),
        .Q(RowStart[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[2]),
        .Q(RowStart[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[3]),
        .Q(RowStart[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[4]),
        .Q(RowStart[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[5]),
        .Q(RowStart[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[6]),
        .Q(RowStart[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[7]),
        .Q(RowStart[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[8]),
        .Q(RowStart[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[9]),
        .Q(RowStart[9]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_36_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_5 ),
        .I3(p_36_in[7]),
        .I4(Block_entry3_proc_U0_ap_ready),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(SS));
  LUT6 #(
    .INIT(64'hBBBFBBBB888F8888)) 
    int_ap_start_i_1
       (.I0(p_36_in[7]),
        .I1(Block_entry3_proc_U0_ap_ready),
        .I2(int_ap_start_i_2_n_5),
        .I3(int_ap_start_i_3_n_5),
        .I4(s_axi_CTRL_WDATA[0]),
        .I5(Block_entry3_proc_U0_ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_ap_start_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K33_2[15]_i_3_n_5 ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(int_ap_start_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry3_proc_U0_ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    int_auto_restart_i_1
       (.I0(p_36_in[7]),
        .I1(int_ap_start_i_2_n_5),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(s_axi_CTRL_WDATA[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_36_in[7]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(int_gie_i_2_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_gie_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .O(int_gie_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[11] ),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[14] ),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\int_width[15]_i_3_n_5 ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg_n_5_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_5_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_5_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_5_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_5_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(int_ap_start_i_2_n_5),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(int_ap_start_i_2_n_5),
        .I4(\int_ier_reg_n_5_[1] ),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(data3[0]),
        .I2(data3[1]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_isr[0]_i_3_n_5 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_isr[0]_i_3 
       (.I0(\int_isr[0]_i_4_n_5 ),
        .I1(ar_hs),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[14]_i_5_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\int_isr[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\int_isr[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_5 ),
        .I3(\int_ier_reg_n_5_[1] ),
        .I4(Block_entry3_proc_U0_ap_ready),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(data3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(data3[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    int_task_ap_done_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_5 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(p_36_in[2]),
        .I2(auto_restart_status_reg_n_5),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[11] ),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(int_ap_start_i_2_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\int_width[15]_i_3_n_5 ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[15] ),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \int_width[15]_i_3 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .O(\int_width[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(\int_width_reg_n_5_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_5_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_5_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_5_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_5_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[0]_i_2 
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .O(Block_entry3_proc_U0_ap_done));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata_reg[0]_i_3_n_5 ),
        .I2(\rdata[0]_i_4_n_5 ),
        .I3(\rdata[0]_i_5_n_5 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \rdata[0]_i_11 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \rdata[0]_i_12 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(data3[0]),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_15 
       (.I0(ROffset[0]),
        .I1(K33[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[0]),
        .O(\rdata[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_16 
       (.I0(ClipMax[0]),
        .I1(ClampMin[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[0]),
        .O(\rdata[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_17 
       (.I0(K21_2[0]),
        .I1(K13_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[0]),
        .O(\rdata[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(K32_2[0]),
        .I1(K31_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[0]),
        .O(\rdata[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(OutVideoFormat[0]),
        .I1(InVideoFormat[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Block_entry3_proc_U0_ap_start),
        .O(\rdata[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \rdata[0]_i_2 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(\rdata_reg[0]_i_6_n_5 ),
        .I2(\rdata[1]_i_8_n_5 ),
        .I3(\rdata[9]_i_4_n_5 ),
        .I4(\rdata[0]_i_7_n_5 ),
        .I5(\rdata[0]_i_8_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_20 
       (.I0(ColEnd[0]),
        .I1(ColStart[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[0]),
        .O(\rdata[0]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_21 
       (.I0(K12[0]),
        .I1(K11[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[0]),
        .O(\rdata[0]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_22 
       (.I0(K23[0]),
        .I1(K22[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[0]),
        .O(\rdata[0]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFFFFF00)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_11_n_5 ),
        .I1(int_gie_reg_n_5),
        .I2(\rdata[0]_i_12_n_5 ),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(BOffset_2[0]),
        .I1(GOffset_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[0]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00000000BBFB8808)) 
    \rdata[0]_i_8 
       (.I0(ClampMin_2[0]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(ClipMax_2[0]),
        .I5(\rdata[7]_i_6_n_5 ),
        .O(\rdata[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h22222222FF22F2F2)) 
    \rdata[10]_i_1 
       (.I0(K33_2[10]),
        .I1(\rdata[15]_i_6_n_5 ),
        .I2(\rdata[10]_i_2_n_5 ),
        .I3(\rdata[10]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_4_n_5 ),
        .I1(\rdata[10]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[10]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[10]_i_8_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[10]_i_9_n_5 ),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_4 
       (.I0(K23[10]),
        .I1(K22[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[10]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(K12[10]),
        .I1(K11[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[10]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(ColEnd[10]),
        .I1(ColStart[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[10]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(K32_2[10]),
        .I1(K31_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(K21_2[10]),
        .I1(K13_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[10]),
        .O(\rdata[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[10]_i_9 
       (.I0(K31[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[10]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h22222222FF22F2F2)) 
    \rdata[11]_i_1 
       (.I0(K33_2[11]),
        .I1(\rdata[15]_i_6_n_5 ),
        .I2(\rdata[11]_i_2_n_5 ),
        .I3(\rdata[11]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_4_n_5 ),
        .I1(\rdata[11]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[11]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[11]_i_8_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[11]_i_9_n_5 ),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_4 
       (.I0(K23[11]),
        .I1(K22[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[11]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_5 
       (.I0(K12[11]),
        .I1(K11[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[11]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(ColEnd[11]),
        .I1(ColStart[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[11] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[11] ),
        .O(\rdata[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(K32_2[11]),
        .I1(K31_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(K21_2[11]),
        .I1(K13_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[11]),
        .O(\rdata[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[11]_i_9 
       (.I0(K31[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[11]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h22222222FF22F2F2)) 
    \rdata[12]_i_1 
       (.I0(K33_2[12]),
        .I1(\rdata[15]_i_6_n_5 ),
        .I2(\rdata[12]_i_2_n_5 ),
        .I3(\rdata[12]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_4_n_5 ),
        .I1(\rdata[12]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[12]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[12]_i_8_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[12]_i_9_n_5 ),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_4 
       (.I0(K23[12]),
        .I1(K22[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[12]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(K12[12]),
        .I1(K11[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(ColEnd[12]),
        .I1(ColStart[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[12] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[12] ),
        .O(\rdata[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(K32_2[12]),
        .I1(K31_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[12]),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(K21_2[12]),
        .I1(K13_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[12]),
        .O(\rdata[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[12]_i_9 
       (.I0(K31[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[12]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAEAEA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(\rdata_reg[13]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[13]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[14]_i_5_n_5 ),
        .O(\rdata[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_10 
       (.I0(K32_2[13]),
        .I1(K31_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[13]),
        .O(\rdata[13]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(K33_2[13]),
        .I2(\rdata[0]_i_4_n_5 ),
        .I3(\rdata_reg[13]_i_5_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[13]_i_6_n_5 ),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_4 
       (.I0(ColEnd[13]),
        .I1(ColStart[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[13] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[13] ),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[13]_i_6 
       (.I0(K31[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[13]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(K12[13]),
        .I1(K11[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[13]),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(K23[13]),
        .I1(K22[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[13]),
        .O(\rdata[13]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_9 
       (.I0(K21_2[13]),
        .I1(K13_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[13]),
        .O(\rdata[13]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAEAEA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(\rdata_reg[14]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[14]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[14]_i_5_n_5 ),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_10 
       (.I0(K21_2[14]),
        .I1(K13_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[14]),
        .O(\rdata[14]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_11 
       (.I0(K32_2[14]),
        .I1(K31_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[14]),
        .O(\rdata[14]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(K33_2[14]),
        .I2(\rdata[0]_i_4_n_5 ),
        .I3(\rdata_reg[14]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[14]_i_7_n_5 ),
        .O(\rdata[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_4 
       (.I0(ColEnd[14]),
        .I1(ColStart[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[14] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[14] ),
        .O(\rdata[14]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[14]_i_7 
       (.I0(K31[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[14]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(K12[14]),
        .I1(K11[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[14]),
        .O(\rdata[14]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(K23[14]),
        .I1(K22[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[14]),
        .O(\rdata[14]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_10 
       (.I0(K23[15]),
        .I1(K22[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[15]),
        .O(\rdata[15]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_11 
       (.I0(K12[15]),
        .I1(K11[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[15]),
        .O(\rdata[15]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_12 
       (.I0(ColEnd[15]),
        .I1(ColStart[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[15] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[15] ),
        .O(\rdata[15]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0A0C0A0CFFFF0A0C)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K33_2[15]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[15]_i_8_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[15]_i_9_n_5 ),
        .O(\rdata[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_10_n_5 ),
        .I1(\rdata[15]_i_11_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[15]_i_12_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_7 
       (.I0(K32_2[15]),
        .I1(K31_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[15]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(K21_2[15]),
        .I1(K13_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[15]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[15]_i_9 
       (.I0(K31[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[15]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h8A88FFFF8A880000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .I2(\rdata[14]_i_5_n_5 ),
        .I3(\rdata_reg[1]_i_4_n_5 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00000000BBFB8808)) 
    \rdata[1]_i_10 
       (.I0(ClampMin_2[1]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(ClipMax_2[1]),
        .I5(\rdata[7]_i_6_n_5 ),
        .O(\rdata[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_15 
       (.I0(OutVideoFormat[1]),
        .I1(InVideoFormat[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_16 
       (.I0(ColEnd[1]),
        .I1(ColStart[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[1]),
        .O(\rdata[1]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_17 
       (.I0(K12[1]),
        .I1(K11[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[1]),
        .O(\rdata[1]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(K23[1]),
        .I1(K22[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[1]),
        .O(\rdata[1]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(ROffset[1]),
        .I1(K33[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[1]),
        .O(\rdata[1]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_5 ),
        .I1(\rdata[14]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_6_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_20 
       (.I0(ClipMax[1]),
        .I1(ClampMin[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[1]),
        .O(\rdata[1]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_21 
       (.I0(K21_2[1]),
        .I1(K13_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[1]),
        .O(\rdata[1]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_22 
       (.I0(K32_2[1]),
        .I1(K31_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[1]),
        .O(\rdata[1]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \rdata[1]_i_3 
       (.I0(\rdata[0]_i_4_n_5 ),
        .I1(\rdata_reg[1]_i_7_n_5 ),
        .I2(\rdata[1]_i_8_n_5 ),
        .I3(\rdata[9]_i_4_n_5 ),
        .I4(\rdata[1]_i_9_n_5 ),
        .I5(\rdata[1]_i_10_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000100010)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(data3[1]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[1]_i_8 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(BOffset_2[1]),
        .I1(GOffset_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[1]),
        .O(\rdata[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[2]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[2]_i_4_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(ROffset[2]),
        .I1(K33[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[2]),
        .O(\rdata[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_11 
       (.I0(ClipMax[2]),
        .I1(ClampMin[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[2]),
        .O(\rdata[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_12 
       (.I0(K21_2[2]),
        .I1(K13_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[2]),
        .O(\rdata[2]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_13 
       (.I0(K32_2[2]),
        .I1(K31_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[2]),
        .O(\rdata[2]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_14 
       (.I0(OutVideoFormat[2]),
        .I1(InVideoFormat[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_15 
       (.I0(ColEnd[2]),
        .I1(ColStart[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[2]),
        .O(\rdata[2]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_16 
       (.I0(K12[2]),
        .I1(K11[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[2]),
        .O(\rdata[2]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_17 
       (.I0(K23[2]),
        .I1(K22[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[2]),
        .O(\rdata[2]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hC5C5C5F5F5F5C5F5)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_5_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClampMin_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClipMax_2[2]),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(BOffset_2[2]),
        .I1(GOffset_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[2]),
        .O(\rdata[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hCCCCFCEE)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_5 ),
        .I1(\rdata[3]_i_3_n_5 ),
        .I2(\rdata_reg[3]_i_4_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_10 
       (.I0(OutVideoFormat[3]),
        .I1(InVideoFormat[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_11 
       (.I0(ColEnd[3]),
        .I1(ColStart[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[3]),
        .O(\rdata[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_12 
       (.I0(K12[3]),
        .I1(K11[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[3]),
        .O(\rdata[3]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_13 
       (.I0(K23[3]),
        .I1(K22[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[3]),
        .O(\rdata[3]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_14 
       (.I0(ROffset[3]),
        .I1(K33[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[3]),
        .O(\rdata[3]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_15 
       (.I0(ClipMax[3]),
        .I1(ClampMin[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[3]),
        .O(\rdata[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_16 
       (.I0(K21_2[3]),
        .I1(K13_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[3]),
        .O(\rdata[3]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_17 
       (.I0(K32_2[3]),
        .I1(K31_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[3]),
        .O(\rdata[3]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[3]_i_3 
       (.I0(\rdata[7]_i_6_n_5 ),
        .I1(ClipMax_2[3]),
        .I2(\rdata[7]_i_5_n_5 ),
        .I3(ClampMin_2[3]),
        .I4(\rdata[9]_i_4_n_5 ),
        .I5(\rdata[3]_i_7_n_5 ),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_7 
       (.I0(BOffset_2[3]),
        .I1(GOffset_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[3]),
        .O(\rdata[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[4]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[4]_i_4_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(ColEnd[4]),
        .I1(ColStart[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[4]),
        .O(\rdata[4]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[4]_i_11 
       (.I0(InVideoFormat[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(OutVideoFormat[4]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_12 
       (.I0(ROffset[4]),
        .I1(K33[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[4]),
        .O(\rdata[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_13 
       (.I0(ClipMax[4]),
        .I1(ClampMin[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[4]),
        .O(\rdata[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_14 
       (.I0(K21_2[4]),
        .I1(K13_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[4]),
        .O(\rdata[4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_15 
       (.I0(K32_2[4]),
        .I1(K31_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[4]),
        .O(\rdata[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hC5C5C5F5F5F5C5F5)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_5_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClampMin_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClipMax_2[4]),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_8_n_5 ),
        .I1(\rdata[4]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[4]_i_10_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[4]_i_11_n_5 ),
        .O(\rdata[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(BOffset_2[4]),
        .I1(GOffset_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[4]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(K23[4]),
        .I1(K22[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(K12[4]),
        .I1(K11[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[4]),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00E2FFFFFFFF)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata_reg[5]_i_3_n_5 ),
        .I3(\rdata[14]_i_5_n_5 ),
        .I4(\rdata[5]_i_4_n_5 ),
        .I5(\rdata[5]_i_5_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(ROffset[5]),
        .I1(K33[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[5]),
        .O(\rdata[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_11 
       (.I0(ClipMax[5]),
        .I1(ClampMin[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[5]),
        .O(\rdata[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_13 
       (.I0(K21_2[5]),
        .I1(K13_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[5]),
        .O(\rdata[5]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_14 
       (.I0(K32_2[5]),
        .I1(K31_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[5]),
        .O(\rdata[5]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(InVideoFormat[5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(OutVideoFormat[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5404FFFF54045404)) 
    \rdata[5]_i_4 
       (.I0(\rdata[7]_i_6_n_5 ),
        .I1(ClampMin_2[5]),
        .I2(\rdata[7]_i_5_n_5 ),
        .I3(ClipMax_2[5]),
        .I4(\rdata[9]_i_4_n_5 ),
        .I5(\rdata[5]_i_9_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0131CDFDFFFFFFFF)) 
    \rdata[5]_i_5 
       (.I0(\rdata[5]_i_10_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_11_n_5 ),
        .I4(\rdata_reg[5]_i_12_n_5 ),
        .I5(\rdata[0]_i_4_n_5 ),
        .O(\rdata[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(ColEnd[5]),
        .I1(ColStart[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[5]),
        .O(\rdata[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(K12[5]),
        .I1(K11[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(K23[5]),
        .I1(K22[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(BOffset_2[5]),
        .I1(GOffset_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[6]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[6]_i_4_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(ColEnd[6]),
        .I1(ColStart[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[6]),
        .O(\rdata[6]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[6]_i_11 
       (.I0(InVideoFormat[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(OutVideoFormat[6]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_12 
       (.I0(ROffset[6]),
        .I1(K33[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[6]),
        .O(\rdata[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_13 
       (.I0(ClipMax[6]),
        .I1(ClampMin[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[6]),
        .O(\rdata[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_14 
       (.I0(K21_2[6]),
        .I1(K13_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[6]),
        .O(\rdata[6]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_15 
       (.I0(K32_2[6]),
        .I1(K31_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[6]),
        .O(\rdata[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hC5C5C5F5F5F5C5F5)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_5_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClampMin_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClipMax_2[6]),
        .O(\rdata[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_8_n_5 ),
        .I1(\rdata[6]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[6]_i_10_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[6]_i_11_n_5 ),
        .O(\rdata[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(BOffset_2[6]),
        .I1(GOffset_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[6]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(K23[6]),
        .I1(K22[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(K12[6]),
        .I1(K11[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[6]),
        .O(\rdata[6]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAEAAFE)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_5 ),
        .I1(\rdata_reg[7]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[7]_i_4_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(K32_2[7]),
        .I1(K31_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[7]),
        .O(\rdata[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(K21_2[7]),
        .I1(K13_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[7]),
        .O(\rdata[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_12 
       (.I0(ClipMax[7]),
        .I1(ClampMin[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[7]),
        .O(\rdata[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_13 
       (.I0(ROffset[7]),
        .I1(K33[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[7]),
        .O(\rdata[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_14 
       (.I0(OutVideoFormat[7]),
        .I1(InVideoFormat[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_15 
       (.I0(ColEnd[7]),
        .I1(ColStart[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[7]),
        .O(\rdata[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_16 
       (.I0(K12[7]),
        .I1(K11[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[7]),
        .O(\rdata[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_17 
       (.I0(K23[7]),
        .I1(K22[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[7]),
        .O(\rdata[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0E02FFFF0E020E02)) 
    \rdata[7]_i_2 
       (.I0(ClampMin_2[7]),
        .I1(\rdata[7]_i_5_n_5 ),
        .I2(\rdata[7]_i_6_n_5 ),
        .I3(ClipMax_2[7]),
        .I4(\rdata[9]_i_4_n_5 ),
        .I5(\rdata[7]_i_7_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \rdata[7]_i_4 
       (.I0(\rdata[7]_i_10_n_5 ),
        .I1(\rdata[7]_i_11_n_5 ),
        .I2(\rdata[7]_i_12_n_5 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[7]_i_13_n_5 ),
        .O(\rdata[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[7]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \rdata[7]_i_6 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(BOffset_2[7]),
        .I1(GOffset_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[7]),
        .O(\rdata[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(\rdata[8]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[8]_i_4_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_10 
       (.I0(K23[8]),
        .I1(K22[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[8]),
        .O(\rdata[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_11 
       (.I0(K12[8]),
        .I1(K11[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[8]),
        .O(\rdata[8]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_12 
       (.I0(ColEnd[8]),
        .I1(ColStart[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[8]),
        .O(\rdata[8]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[8]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[8]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_6_n_5 ),
        .I1(\rdata[8]_i_7_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[8]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[8]_i_9_n_5 ),
        .O(\rdata[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_10_n_5 ),
        .I1(\rdata[8]_i_11_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[8]_i_12_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(BOffset_2[8]),
        .I1(GOffset_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[8]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(K32_2[8]),
        .I1(K31_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[8]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(K21_2[8]),
        .I1(K13_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[8]),
        .O(\rdata[8]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_8 
       (.I0(GOffset[8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(BOffset[8]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_9 
       (.I0(ROffset[8]),
        .I1(K33[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[8]),
        .O(\rdata[8]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0C0C0CAE0C0CFFAE)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_5 ),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(\rdata[9]_i_4_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\rdata[9]_i_5_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_10 
       (.I0(K32_2[9]),
        .I1(K31_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[9]),
        .O(\rdata[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_11 
       (.I0(K21_2[9]),
        .I1(K13_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[9]),
        .O(\rdata[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_12 
       (.I0(ROffset[9]),
        .I1(K33[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[9]),
        .O(\rdata[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[9]_i_13 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(BOffset[9]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(GOffset[9]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_6_n_5 ),
        .I1(\rdata[9]_i_7_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[9]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[9]_i_9_n_5 ),
        .O(\rdata[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(BOffset_2[9]),
        .I1(GOffset_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[9]),
        .O(\rdata[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rdata[9]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000055FF330F)) 
    \rdata[9]_i_5 
       (.I0(\rdata[9]_i_10_n_5 ),
        .I1(\rdata[9]_i_11_n_5 ),
        .I2(\rdata[9]_i_12_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[9]_i_13_n_5 ),
        .O(\rdata[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(K23[9]),
        .I1(K22[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[9]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(K12[9]),
        .I1(K11[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[9]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(ColEnd[9]),
        .I1(ColStart[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[9]),
        .O(\rdata[9]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[9]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(interrupt),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_17_n_5 ),
        .I1(\rdata[0]_i_18_n_5 ),
        .O(\rdata_reg[0]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_13 
       (.I0(\rdata[0]_i_19_n_5 ),
        .I1(\rdata[0]_i_20_n_5 ),
        .O(\rdata_reg[0]_i_13_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_14 
       (.I0(\rdata[0]_i_21_n_5 ),
        .I1(\rdata[0]_i_22_n_5 ),
        .O(\rdata_reg[0]_i_14_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_3 
       (.I0(\rdata_reg[0]_i_9_n_5 ),
        .I1(\rdata_reg[0]_i_10_n_5 ),
        .O(\rdata_reg[0]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_13_n_5 ),
        .I1(\rdata_reg[0]_i_14_n_5 ),
        .O(\rdata_reg[0]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_9 
       (.I0(\rdata[0]_i_15_n_5 ),
        .I1(\rdata[0]_i_16_n_5 ),
        .O(\rdata_reg[0]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[13]_i_3 
       (.I0(\rdata[13]_i_7_n_5 ),
        .I1(\rdata[13]_i_8_n_5 ),
        .O(\rdata_reg[13]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[13]_i_5 
       (.I0(\rdata[13]_i_9_n_5 ),
        .I1(\rdata[13]_i_10_n_5 ),
        .O(\rdata_reg[13]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[14]_i_3 
       (.I0(\rdata[14]_i_8_n_5 ),
        .I1(\rdata[14]_i_9_n_5 ),
        .O(\rdata_reg[14]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[14]_i_6 
       (.I0(\rdata[14]_i_10_n_5 ),
        .I1(\rdata[14]_i_11_n_5 ),
        .O(\rdata_reg[14]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_15_n_5 ),
        .I1(\rdata[1]_i_16_n_5 ),
        .O(\rdata_reg[1]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_12 
       (.I0(\rdata[1]_i_17_n_5 ),
        .I1(\rdata[1]_i_18_n_5 ),
        .O(\rdata_reg[1]_i_12_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_13 
       (.I0(\rdata[1]_i_19_n_5 ),
        .I1(\rdata[1]_i_20_n_5 ),
        .O(\rdata_reg[1]_i_13_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_14 
       (.I0(\rdata[1]_i_21_n_5 ),
        .I1(\rdata[1]_i_22_n_5 ),
        .O(\rdata_reg[1]_i_14_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_4 
       (.I0(\rdata_reg[1]_i_11_n_5 ),
        .I1(\rdata_reg[1]_i_12_n_5 ),
        .O(\rdata_reg[1]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_7 
       (.I0(\rdata_reg[1]_i_13_n_5 ),
        .I1(\rdata_reg[1]_i_14_n_5 ),
        .O(\rdata_reg[1]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[2]_i_3 
       (.I0(\rdata_reg[2]_i_6_n_5 ),
        .I1(\rdata_reg[2]_i_7_n_5 ),
        .O(\rdata_reg[2]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_4 
       (.I0(\rdata_reg[2]_i_8_n_5 ),
        .I1(\rdata_reg[2]_i_9_n_5 ),
        .O(\rdata_reg[2]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_10_n_5 ),
        .I1(\rdata[2]_i_11_n_5 ),
        .O(\rdata_reg[2]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_7 
       (.I0(\rdata[2]_i_12_n_5 ),
        .I1(\rdata[2]_i_13_n_5 ),
        .O(\rdata_reg[2]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_8 
       (.I0(\rdata[2]_i_14_n_5 ),
        .I1(\rdata[2]_i_15_n_5 ),
        .O(\rdata_reg[2]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_9 
       (.I0(\rdata[2]_i_16_n_5 ),
        .I1(\rdata[2]_i_17_n_5 ),
        .O(\rdata_reg[2]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_5 ),
        .I1(\rdata_reg[3]_i_6_n_5 ),
        .O(\rdata_reg[3]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_4 
       (.I0(\rdata_reg[3]_i_8_n_5 ),
        .I1(\rdata_reg[3]_i_9_n_5 ),
        .O(\rdata_reg[3]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_10_n_5 ),
        .I1(\rdata[3]_i_11_n_5 ),
        .O(\rdata_reg[3]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_12_n_5 ),
        .I1(\rdata[3]_i_13_n_5 ),
        .O(\rdata_reg[3]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_8 
       (.I0(\rdata[3]_i_14_n_5 ),
        .I1(\rdata[3]_i_15_n_5 ),
        .O(\rdata_reg[3]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_9 
       (.I0(\rdata[3]_i_16_n_5 ),
        .I1(\rdata[3]_i_17_n_5 ),
        .O(\rdata_reg[3]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[4]_i_3 
       (.I0(\rdata_reg[4]_i_6_n_5 ),
        .I1(\rdata_reg[4]_i_7_n_5 ),
        .O(\rdata_reg[4]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_12_n_5 ),
        .I1(\rdata[4]_i_13_n_5 ),
        .O(\rdata_reg[4]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_7 
       (.I0(\rdata[4]_i_14_n_5 ),
        .I1(\rdata[4]_i_15_n_5 ),
        .O(\rdata_reg[4]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[5]_i_12 
       (.I0(\rdata[5]_i_13_n_5 ),
        .I1(\rdata[5]_i_14_n_5 ),
        .O(\rdata_reg[5]_i_12_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_7_n_5 ),
        .I1(\rdata[5]_i_8_n_5 ),
        .O(\rdata_reg[5]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[6]_i_3 
       (.I0(\rdata_reg[6]_i_6_n_5 ),
        .I1(\rdata_reg[6]_i_7_n_5 ),
        .O(\rdata_reg[6]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_6 
       (.I0(\rdata[6]_i_12_n_5 ),
        .I1(\rdata[6]_i_13_n_5 ),
        .O(\rdata_reg[6]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_7 
       (.I0(\rdata[6]_i_14_n_5 ),
        .I1(\rdata[6]_i_15_n_5 ),
        .O(\rdata_reg[6]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[7]_i_3 
       (.I0(\rdata_reg[7]_i_8_n_5 ),
        .I1(\rdata_reg[7]_i_9_n_5 ),
        .O(\rdata_reg[7]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_8 
       (.I0(\rdata[7]_i_14_n_5 ),
        .I1(\rdata[7]_i_15_n_5 ),
        .O(\rdata_reg[7]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_9 
       (.I0(\rdata[7]_i_16_n_5 ),
        .I1(\rdata[7]_i_17_n_5 ),
        .O(\rdata_reg[7]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_5_[8] ),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_MultiPixStream2AXIvideo
   (\icmp_ln619_reg_376_reg[0] ,
    \B_V_data_1_state_reg[0] ,
    Q,
    MultiPixStream2AXIvideo_U0_ap_done,
    SR,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    E,
    mOutPtr110_out,
    internal_full_n_reg,
    internal_empty_n_reg,
    mOutPtr110_out_0,
    \icmp_ln619_reg_376_reg[0]_0 ,
    m_axis_video_TDATA,
    ap_clk,
    SS,
    ap_rst_n,
    stream_out_hresampled_empty_n,
    m_axis_video_TREADY,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_width_c_empty_n,
    \B_V_data_1_payload_A_reg[23] ,
    shiftReg_ce,
    internal_full_n,
    stream_out_hresampled_full_n,
    \mOutPtr_reg[4] ,
    D,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ,
    out,
    \d_read_reg_22_reg[10] );
  output \icmp_ln619_reg_376_reg[0] ;
  output \B_V_data_1_state_reg[0] ;
  output [0:0]Q;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]SR;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]E;
  output mOutPtr110_out;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output mOutPtr110_out_0;
  output [0:0]\icmp_ln619_reg_376_reg[0]_0 ;
  output [23:0]m_axis_video_TDATA;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input stream_out_hresampled_empty_n;
  input m_axis_video_TREADY;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_width_c_empty_n;
  input \B_V_data_1_payload_A_reg[23] ;
  input shiftReg_ce;
  input internal_full_n;
  input stream_out_hresampled_full_n;
  input \mOutPtr_reg[4] ;
  input [10:0]D;
  input [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  input [23:0]out;
  input [10:0]\d_read_reg_22_reg[10] ;

  wire \B_V_data_1_payload_A_reg[23] ;
  wire B_V_data_1_sel_wr;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0] ;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_3__2_n_5 ;
  wire \ap_CS_fsm[5]_i_4__2_n_5 ;
  wire \ap_CS_fsm[5]_i_5__2_n_5 ;
  wire \ap_CS_fsm[5]_i_6__2_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_8 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire [23:16]ap_phi_mux_axi_data_V_12_phi_fu_196_p6;
  wire [15:8]ap_phi_mux_p_Val2_1_phi_fu_185_p6;
  wire [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  wire ap_rst_n;
  wire [10:0]cols_reg_200;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [7:0]data1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7;
  wire grp_reg_unsigned_short_s_fu_147_n_10;
  wire grp_reg_unsigned_short_s_fu_147_n_11;
  wire grp_reg_unsigned_short_s_fu_147_n_12;
  wire grp_reg_unsigned_short_s_fu_147_n_13;
  wire grp_reg_unsigned_short_s_fu_147_n_14;
  wire grp_reg_unsigned_short_s_fu_147_n_15;
  wire grp_reg_unsigned_short_s_fu_147_n_16;
  wire grp_reg_unsigned_short_s_fu_147_n_17;
  wire grp_reg_unsigned_short_s_fu_147_n_18;
  wire grp_reg_unsigned_short_s_fu_147_n_19;
  wire grp_reg_unsigned_short_s_fu_147_n_20;
  wire grp_reg_unsigned_short_s_fu_147_n_21;
  wire grp_reg_unsigned_short_s_fu_147_n_22;
  wire grp_reg_unsigned_short_s_fu_147_n_23;
  wire grp_reg_unsigned_short_s_fu_147_n_24;
  wire grp_reg_unsigned_short_s_fu_147_n_25;
  wire grp_reg_unsigned_short_s_fu_147_n_5;
  wire grp_reg_unsigned_short_s_fu_147_n_6;
  wire grp_reg_unsigned_short_s_fu_147_n_7;
  wire grp_reg_unsigned_short_s_fu_147_n_8;
  wire grp_reg_unsigned_short_s_fu_147_n_9;
  wire [10:0]i_2_fu_172_p2;
  wire \i_fu_80[10]_i_2_n_5 ;
  wire [10:0]i_fu_80_reg;
  wire icmp_ln617_fu_167_p2;
  wire \icmp_ln619_reg_376_reg[0] ;
  wire [0:0]\icmp_ln619_reg_376_reg[0]_0 ;
  wire internal_empty_n_reg;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[4] ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire [23:0]out;
  wire regslice_both_m_axis_video_V_data_V_U_n_8;
  wire [10:0]rows_reg_195;
  wire shiftReg_ce;
  wire sof_reg_102;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire [0:0]sub_fu_158_p2;
  wire [10:0]sub_reg_205;
  wire \sub_reg_205[10]_i_2_n_5 ;
  wire tmp_last_V_reg_380_pp0_iter1_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q),
        .I1(HwReg_width_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_height_c_empty_n),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln617_fu_167_p2),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_3__2 
       (.I0(i_fu_80_reg[10]),
        .I1(rows_reg_195[10]),
        .I2(i_fu_80_reg[9]),
        .I3(rows_reg_195[9]),
        .O(\ap_CS_fsm[5]_i_3__2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4__2 
       (.I0(rows_reg_195[8]),
        .I1(i_fu_80_reg[8]),
        .I2(rows_reg_195[7]),
        .I3(i_fu_80_reg[7]),
        .I4(i_fu_80_reg[6]),
        .I5(rows_reg_195[6]),
        .O(\ap_CS_fsm[5]_i_4__2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5__2 
       (.I0(rows_reg_195[5]),
        .I1(i_fu_80_reg[5]),
        .I2(rows_reg_195[4]),
        .I3(i_fu_80_reg[4]),
        .I4(i_fu_80_reg[3]),
        .I5(rows_reg_195[3]),
        .O(\ap_CS_fsm[5]_i_5__2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6__2 
       (.I0(rows_reg_195[2]),
        .I1(i_fu_80_reg[2]),
        .I2(rows_reg_195[1]),
        .I3(i_fu_80_reg[1]),
        .I4(i_fu_80_reg[0]),
        .I5(rows_reg_195[0]),
        .O(\ap_CS_fsm[5]_i_6__2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__2 
       (.CI(1'b0),
        .CO({icmp_ln617_fu_167_p2,\ap_CS_fsm_reg[5]_i_2__2_n_6 ,\ap_CS_fsm_reg[5]_i_2__2_n_7 ,\ap_CS_fsm_reg[5]_i_2__2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3__2_n_5 ,\ap_CS_fsm[5]_i_4__2_n_5 ,\ap_CS_fsm[5]_i_5__2_n_5 ,\ap_CS_fsm[5]_i_6__2_n_5 }));
  FDRE \cols_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_25),
        .Q(cols_reg_200[0]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_15),
        .Q(cols_reg_200[10]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_24),
        .Q(cols_reg_200[1]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_23),
        .Q(cols_reg_200[2]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_22),
        .Q(cols_reg_200[3]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_21),
        .Q(cols_reg_200[4]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_20),
        .Q(cols_reg_200[5]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_19),
        .Q(cols_reg_200[6]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_18),
        .Q(cols_reg_200[7]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_17),
        .Q(cols_reg_200[8]),
        .R(1'b0));
  FDRE \cols_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_16),
        .Q(cols_reg_200[9]),
        .R(1'b0));
  bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116
       (.\B_V_data_1_payload_A_reg[23] (\B_V_data_1_payload_A_reg[23] ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40),
        .B_V_data_1_state(B_V_data_1_state),
        .\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[0] ),
        .D({ap_NS_fsm[4],ap_NS_fsm[2]}),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .SS(SS),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36),
        .\icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11),
        .\icmp_ln619_reg_376_reg[0]_0 (\icmp_ln619_reg_376_reg[0] ),
        .\icmp_ln619_reg_376_reg[0]_1 (\icmp_ln619_reg_376_reg[0]_0 ),
        .\icmp_ln619_reg_376_reg[0]_2 (cols_reg_200),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .\pix_444_V_reg_396_reg[7]_0 ({ap_phi_mux_axi_data_V_12_phi_fu_196_p6,ap_phi_mux_p_Val2_1_phi_fu_185_p6,data1}),
        .sof_reg_102(sof_reg_102),
        .\sof_reg_102_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .tmp_last_V_fu_225_p2_carry_0(sub_reg_205),
        .tmp_last_V_reg_380_pp0_iter1_reg(tmp_last_V_reg_380_pp0_iter1_reg),
        .\tmp_user_V_reg_159_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7),
        .\tmp_user_V_reg_159_reg[0]_1 (regslice_both_m_axis_video_V_data_V_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .R(SS));
  bd_3a92_csc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_141
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  bd_3a92_csc_0_reg_unsigned_short_s_58 grp_reg_unsigned_short_s_fu_147
       (.D({grp_reg_unsigned_short_s_fu_147_n_5,grp_reg_unsigned_short_s_fu_147_n_6,grp_reg_unsigned_short_s_fu_147_n_7,grp_reg_unsigned_short_s_fu_147_n_8,grp_reg_unsigned_short_s_fu_147_n_9,grp_reg_unsigned_short_s_fu_147_n_10,grp_reg_unsigned_short_s_fu_147_n_11,grp_reg_unsigned_short_s_fu_147_n_12,grp_reg_unsigned_short_s_fu_147_n_13,grp_reg_unsigned_short_s_fu_147_n_14}),
        .Q({grp_reg_unsigned_short_s_fu_147_n_15,grp_reg_unsigned_short_s_fu_147_n_16,grp_reg_unsigned_short_s_fu_147_n_17,grp_reg_unsigned_short_s_fu_147_n_18,grp_reg_unsigned_short_s_fu_147_n_19,grp_reg_unsigned_short_s_fu_147_n_20,grp_reg_unsigned_short_s_fu_147_n_21,grp_reg_unsigned_short_s_fu_147_n_22,grp_reg_unsigned_short_s_fu_147_n_23,grp_reg_unsigned_short_s_fu_147_n_24,grp_reg_unsigned_short_s_fu_147_n_25}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (D),
        .\sub_reg_205_reg[6] (\sub_reg_205[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_80[0]_i_1 
       (.I0(i_fu_80_reg[0]),
        .O(i_2_fu_172_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_80[10]_i_1 
       (.I0(\i_fu_80[10]_i_2_n_5 ),
        .I1(i_fu_80_reg[6]),
        .I2(i_fu_80_reg[9]),
        .I3(i_fu_80_reg[8]),
        .I4(i_fu_80_reg[7]),
        .I5(i_fu_80_reg[10]),
        .O(i_2_fu_172_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_80[10]_i_2 
       (.I0(i_fu_80_reg[4]),
        .I1(i_fu_80_reg[2]),
        .I2(i_fu_80_reg[0]),
        .I3(i_fu_80_reg[1]),
        .I4(i_fu_80_reg[3]),
        .I5(i_fu_80_reg[5]),
        .O(\i_fu_80[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_80[1]_i_1 
       (.I0(i_fu_80_reg[0]),
        .I1(i_fu_80_reg[1]),
        .O(i_2_fu_172_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_80[2]_i_1 
       (.I0(i_fu_80_reg[1]),
        .I1(i_fu_80_reg[0]),
        .I2(i_fu_80_reg[2]),
        .O(i_2_fu_172_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_80[3]_i_1 
       (.I0(i_fu_80_reg[2]),
        .I1(i_fu_80_reg[0]),
        .I2(i_fu_80_reg[1]),
        .I3(i_fu_80_reg[3]),
        .O(i_2_fu_172_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_80[4]_i_1 
       (.I0(i_fu_80_reg[3]),
        .I1(i_fu_80_reg[1]),
        .I2(i_fu_80_reg[0]),
        .I3(i_fu_80_reg[2]),
        .I4(i_fu_80_reg[4]),
        .O(i_2_fu_172_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_80[5]_i_1 
       (.I0(i_fu_80_reg[4]),
        .I1(i_fu_80_reg[2]),
        .I2(i_fu_80_reg[0]),
        .I3(i_fu_80_reg[1]),
        .I4(i_fu_80_reg[3]),
        .I5(i_fu_80_reg[5]),
        .O(i_2_fu_172_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_80[6]_i_1 
       (.I0(\i_fu_80[10]_i_2_n_5 ),
        .I1(i_fu_80_reg[6]),
        .O(i_2_fu_172_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_80[7]_i_1 
       (.I0(\i_fu_80[10]_i_2_n_5 ),
        .I1(i_fu_80_reg[6]),
        .I2(i_fu_80_reg[7]),
        .O(i_2_fu_172_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_80[8]_i_1 
       (.I0(\i_fu_80[10]_i_2_n_5 ),
        .I1(i_fu_80_reg[6]),
        .I2(i_fu_80_reg[7]),
        .I3(i_fu_80_reg[8]),
        .O(i_2_fu_172_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_80[9]_i_1 
       (.I0(\i_fu_80[10]_i_2_n_5 ),
        .I1(i_fu_80_reg[6]),
        .I2(i_fu_80_reg[7]),
        .I3(i_fu_80_reg[8]),
        .I4(i_fu_80_reg[9]),
        .O(i_2_fu_172_p2[9]));
  FDRE \i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[0]),
        .Q(i_fu_80_reg[0]),
        .R(SR));
  FDRE \i_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[10]),
        .Q(i_fu_80_reg[10]),
        .R(SR));
  FDRE \i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[1]),
        .Q(i_fu_80_reg[1]),
        .R(SR));
  FDRE \i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[2]),
        .Q(i_fu_80_reg[2]),
        .R(SR));
  FDRE \i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[3]),
        .Q(i_fu_80_reg[3]),
        .R(SR));
  FDRE \i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[4]),
        .Q(i_fu_80_reg[4]),
        .R(SR));
  FDRE \i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[5]),
        .Q(i_fu_80_reg[5]),
        .R(SR));
  FDRE \i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[6]),
        .Q(i_fu_80_reg[6]),
        .R(SR));
  FDRE \i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[7]),
        .Q(i_fu_80_reg[7]),
        .R(SR));
  FDRE \i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[8]),
        .Q(i_fu_80_reg[8]),
        .R(SR));
  FDRE \i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_2_fu_172_p2[9]),
        .Q(i_fu_80_reg[9]),
        .R(SR));
  bd_3a92_csc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 ({ap_phi_mux_axi_data_V_12_phi_fu_196_p6,ap_phi_mux_p_Val2_1_phi_fu_185_p6,data1}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40),
        .B_V_data_1_state(B_V_data_1_state),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11),
        .CO(icmp_ln617_fu_167_p2),
        .D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .E(E),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state3,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (regslice_both_m_axis_video_V_data_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .shiftReg_ce(shiftReg_ce));
  bd_3a92_csc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .tmp_last_V_reg_380_pp0_iter1_reg(tmp_last_V_reg_380_pp0_iter1_reg));
  bd_3a92_csc_0_regslice_both__parameterized1_59 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7),
        .\B_V_data_1_state_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \rows_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_195[0]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_195[10]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_195[1]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_195[2]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_195[3]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_195[4]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_195[5]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_195[6]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_195[7]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_195[8]),
        .R(1'b0));
  FDRE \rows_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_195[9]),
        .R(1'b0));
  FDRE \sof_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42),
        .Q(sof_reg_102),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_205[0]_i_1 
       (.I0(grp_reg_unsigned_short_s_fu_147_n_25),
        .O(sub_fu_158_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_reg_205[10]_i_2 
       (.I0(grp_reg_unsigned_short_s_fu_147_n_21),
        .I1(grp_reg_unsigned_short_s_fu_147_n_23),
        .I2(grp_reg_unsigned_short_s_fu_147_n_25),
        .I3(grp_reg_unsigned_short_s_fu_147_n_24),
        .I4(grp_reg_unsigned_short_s_fu_147_n_22),
        .I5(grp_reg_unsigned_short_s_fu_147_n_20),
        .O(\sub_reg_205[10]_i_2_n_5 ));
  FDRE \sub_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_158_p2),
        .Q(sub_reg_205[0]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_5),
        .Q(sub_reg_205[10]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_14),
        .Q(sub_reg_205[1]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_13),
        .Q(sub_reg_205[2]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_12),
        .Q(sub_reg_205[3]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_11),
        .Q(sub_reg_205[4]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_10),
        .Q(sub_reg_205[5]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_9),
        .Q(sub_reg_205[6]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_8),
        .Q(sub_reg_205[7]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_7),
        .Q(sub_reg_205[8]),
        .R(1'b0));
  FDRE \sub_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_147_n_6),
        .Q(sub_reg_205[9]),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
   (\icmp_ln619_reg_376_reg[0]_0 ,
    tmp_last_V_reg_380_pp0_iter1_reg,
    \tmp_user_V_reg_159_reg[0]_0 ,
    D,
    B_V_data_1_state,
    \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 ,
    \pix_444_V_reg_396_reg[7]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg,
    internal_full_n_reg,
    internal_empty_n_reg,
    mOutPtr110_out_0,
    B_V_data_1_sel_wr_reg,
    \icmp_ln619_reg_376_reg[0]_1 ,
    \sof_reg_102_reg[0] ,
    ap_clk,
    SS,
    Q,
    m_axis_video_TREADY_int_regslice,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
    stream_out_hresampled_empty_n,
    \B_V_data_1_state_reg[1] ,
    m_axis_video_TREADY,
    tmp_last_V_fu_225_p2_carry_0,
    \icmp_ln619_reg_376_reg[0]_2 ,
    \B_V_data_1_payload_A_reg[23] ,
    sof_reg_102,
    \tmp_user_V_reg_159_reg[0]_1 ,
    internal_full_n,
    stream_out_hresampled_full_n,
    \mOutPtr_reg[4] ,
    B_V_data_1_sel_wr,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ,
    out);
  output \icmp_ln619_reg_376_reg[0]_0 ;
  output tmp_last_V_reg_380_pp0_iter1_reg;
  output \tmp_user_V_reg_159_reg[0]_0 ;
  output [1:0]D;
  output [0:0]B_V_data_1_state;
  output \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 ;
  output [23:0]\pix_444_V_reg_396_reg[7]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output mOutPtr110_out_0;
  output B_V_data_1_sel_wr_reg;
  output [0:0]\icmp_ln619_reg_376_reg[0]_1 ;
  output \sof_reg_102_reg[0] ;
  input ap_clk;
  input [0:0]SS;
  input [2:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg;
  input stream_out_hresampled_empty_n;
  input \B_V_data_1_state_reg[1] ;
  input m_axis_video_TREADY;
  input [10:0]tmp_last_V_fu_225_p2_carry_0;
  input [10:0]\icmp_ln619_reg_376_reg[0]_2 ;
  input \B_V_data_1_payload_A_reg[23] ;
  input sof_reg_102;
  input \tmp_user_V_reg_159_reg[0]_1 ;
  input internal_full_n;
  input stream_out_hresampled_full_n;
  input \mOutPtr_reg[4] ;
  input B_V_data_1_sel_wr;
  input [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  input [23:0]out;

  wire \B_V_data_1_payload_A_reg[23] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state_reg[1] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm[4]_i_3__0_n_5 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_159;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  wire ap_rst_n;
  wire [15:8]data1;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg;
  wire icmp_ln619_fu_213_p2;
  wire icmp_ln619_fu_213_p2_carry_n_6;
  wire icmp_ln619_fu_213_p2_carry_n_7;
  wire icmp_ln619_fu_213_p2_carry_n_8;
  wire \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln619_reg_376_reg[0]_0 ;
  wire [0:0]\icmp_ln619_reg_376_reg[0]_1 ;
  wire [10:0]\icmp_ln619_reg_376_reg[0]_2 ;
  wire internal_empty_n_reg;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire [10:0]j_2_fu_219_p2;
  wire j_fu_96;
  wire \j_fu_96_reg_n_5_[0] ;
  wire \j_fu_96_reg_n_5_[10] ;
  wire \j_fu_96_reg_n_5_[1] ;
  wire \j_fu_96_reg_n_5_[2] ;
  wire \j_fu_96_reg_n_5_[3] ;
  wire \j_fu_96_reg_n_5_[4] ;
  wire \j_fu_96_reg_n_5_[5] ;
  wire \j_fu_96_reg_n_5_[6] ;
  wire \j_fu_96_reg_n_5_[7] ;
  wire \j_fu_96_reg_n_5_[8] ;
  wire \j_fu_96_reg_n_5_[9] ;
  wire mOutPtr110_out_0;
  wire \mOutPtr[4]_i_3__0_n_5 ;
  wire \mOutPtr_reg[4] ;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire p_3_in;
  wire [7:0]pix_444_V_reg_396;
  wire [23:0]\pix_444_V_reg_396_reg[7]_0 ;
  wire [7:0]pix_rgb_V_reg_385;
  wire sof_reg_102;
  wire \sof_reg_102_reg[0] ;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire tmp_last_V_fu_225_p2;
  wire [10:0]tmp_last_V_fu_225_p2_carry_0;
  wire tmp_last_V_fu_225_p2_carry_n_6;
  wire tmp_last_V_fu_225_p2_carry_n_7;
  wire tmp_last_V_fu_225_p2_carry_n_8;
  wire tmp_last_V_reg_380;
  wire tmp_last_V_reg_380_pp0_iter1_reg;
  wire \tmp_user_V_reg_159_reg[0]_0 ;
  wire \tmp_user_V_reg_159_reg[0]_1 ;
  wire [3:0]NLW_icmp_ln619_fu_213_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_last_V_fu_225_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(data1[10]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[2]),
        .O(\pix_444_V_reg_396_reg[7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(data1[11]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[3]),
        .O(\pix_444_V_reg_396_reg[7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(data1[12]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[4]),
        .O(\pix_444_V_reg_396_reg[7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(data1[13]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[5]),
        .O(\pix_444_V_reg_396_reg[7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(data1[14]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[6]),
        .O(\pix_444_V_reg_396_reg[7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(data1[15]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[7]),
        .O(\pix_444_V_reg_396_reg[7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(pix_444_V_reg_396[0]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[0]),
        .O(\pix_444_V_reg_396_reg[7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(pix_444_V_reg_396[1]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[1]),
        .O(\pix_444_V_reg_396_reg[7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(pix_444_V_reg_396[2]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[2]),
        .O(\pix_444_V_reg_396_reg[7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(pix_444_V_reg_396[3]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[3]),
        .O(\pix_444_V_reg_396_reg[7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(pix_444_V_reg_396[4]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[4]),
        .O(\pix_444_V_reg_396_reg[7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(pix_444_V_reg_396[5]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[5]),
        .O(\pix_444_V_reg_396_reg[7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(pix_444_V_reg_396[6]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[6]),
        .O(\pix_444_V_reg_396_reg[7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(pix_444_V_reg_396[7]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_rgb_V_reg_385[7]),
        .O(\pix_444_V_reg_396_reg[7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(data1[8]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[0]),
        .O(\pix_444_V_reg_396_reg[7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(data1[9]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_396[1]),
        .O(\pix_444_V_reg_396_reg[7]_0 [9]));
  LUT2 #(
    .INIT(4'h9)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(Q[2]),
        .O(\icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0FFFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[2]),
        .I4(\B_V_data_1_state_reg[1] ),
        .I5(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'h02FF)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_out_hresampled_empty_n),
        .I2(\icmp_ln619_reg_376_reg[0]_0 ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(\ap_CS_fsm[4]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABFFFFFAA800000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[2]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I4(flow_control_loop_pipe_sequential_init_U_n_5),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_out_hresampled_empty_n),
        .I2(\icmp_ln619_reg_376_reg[0]_0 ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_condition_159));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [0]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [1]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [2]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [3]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [4]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [5]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [6]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 [7]),
        .Q(\pix_444_V_reg_396_reg[7]_0 [7]),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln619_fu_213_p2),
        .D(D),
        .E(j_fu_96),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[4]_i_3__0_n_5 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg),
        .\icmp_ln619_reg_376_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\icmp_ln619_reg_376_reg[0]_0 (\icmp_ln619_reg_376_reg[0]_2 ),
        .\j_fu_96_reg[0] (\icmp_ln619_reg_376_reg[0]_0 ),
        .\j_fu_96_reg[10] ({\j_fu_96_reg_n_5_[10] ,\j_fu_96_reg_n_5_[9] ,\j_fu_96_reg_n_5_[8] ,\j_fu_96_reg_n_5_[7] ,\j_fu_96_reg_n_5_[6] ,\j_fu_96_reg_n_5_[5] ,\j_fu_96_reg_n_5_[4] ,\j_fu_96_reg_n_5_[3] ,\j_fu_96_reg_n_5_[2] ,\j_fu_96_reg_n_5_[1] ,\j_fu_96_reg_n_5_[0] }),
        .\j_fu_96_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\j_fu_96_reg[9]_0 ({j_2_fu_219_p2[10:2],flow_control_loop_pipe_sequential_init_U_n_28,j_2_fu_219_p2[0]}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .sof_reg_102(sof_reg_102),
        .\sof_reg_102_reg[0] (flow_control_loop_pipe_sequential_init_U_n_32),
        .\sof_reg_102_reg[0]_0 (\sof_reg_102_reg[0] ),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .tmp_last_V_fu_225_p2_carry(tmp_last_V_fu_225_p2_carry_0),
        .tmp_last_V_reg_380(tmp_last_V_reg_380),
        .\tmp_last_V_reg_380_reg[0] (flow_control_loop_pipe_sequential_init_U_n_33),
        .\tmp_last_V_reg_380_reg[0]_0 (tmp_last_V_fu_225_p2),
        .\tmp_user_V_reg_159_reg[0] (\ap_CS_fsm[4]_i_2__0_n_5 ),
        .\tmp_user_V_reg_159_reg[0]_0 (\tmp_user_V_reg_159_reg[0]_1 ),
        .\tmp_user_V_reg_159_reg[0]_1 (\tmp_user_V_reg_159_reg[0]_0 ));
  CARRY4 icmp_ln619_fu_213_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln619_fu_213_p2,icmp_ln619_fu_213_p2_carry_n_6,icmp_ln619_fu_213_p2_carry_n_7,icmp_ln619_fu_213_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln619_fu_213_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  LUT5 #(
    .INIT(32'hF8FF0000)) 
    \icmp_ln619_reg_376[0]_i_1 
       (.I0(Q[2]),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln619_reg_376_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln619_reg_376_reg[0]_0 ),
        .Q(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln619_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln619_fu_213_p2),
        .Q(\icmp_ln619_reg_376_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__46
       (.I0(internal_empty_n_reg),
        .I1(internal_full_n),
        .I2(stream_out_hresampled_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out_0),
        .O(internal_full_n_reg));
  FDRE \j_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[0]),
        .Q(\j_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[10]),
        .Q(\j_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\j_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[2]),
        .Q(\j_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[3]),
        .Q(\j_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[4]),
        .Q(\j_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[5]),
        .Q(\j_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[6]),
        .Q(\j_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[7]),
        .Q(\j_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[8]),
        .Q(\j_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_2_fu_219_p2[9]),
        .Q(\j_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr[4]_i_3__0_n_5 ),
        .I1(\icmp_ln619_reg_376_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_out_hresampled_empty_n),
        .I4(\mOutPtr_reg[4] ),
        .I5(internal_empty_n_reg),
        .O(\icmp_ln619_reg_376_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\mOutPtr[4]_i_3__0_n_5 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \mOutPtr[4]_i_5 
       (.I0(stream_out_hresampled_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln619_reg_376_reg[0]_0 ),
        .I3(\mOutPtr[4]_i_3__0_n_5 ),
        .I4(\mOutPtr_reg[4] ),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[4]_i_6 
       (.I0(\mOutPtr[4]_i_3__0_n_5 ),
        .I1(\icmp_ln619_reg_376_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_out_hresampled_empty_n),
        .I4(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out_0));
  FDRE \pix_444_V_1_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[8]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[9]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[10]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[11]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[12]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[13]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[14]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[15]),
        .Q(data1[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4500)) 
    \pix_444_V_reg_396[7]_i_1 
       (.I0(\icmp_ln619_reg_376_reg[0]_0 ),
        .I1(stream_out_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(p_3_in));
  FDRE \pix_444_V_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[16]),
        .Q(pix_444_V_reg_396[0]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[17]),
        .Q(pix_444_V_reg_396[1]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[18]),
        .Q(pix_444_V_reg_396[2]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[19]),
        .Q(pix_444_V_reg_396[3]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[20]),
        .Q(pix_444_V_reg_396[4]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[21]),
        .Q(pix_444_V_reg_396[5]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[22]),
        .Q(pix_444_V_reg_396[6]),
        .R(1'b0));
  FDRE \pix_444_V_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[23]),
        .Q(pix_444_V_reg_396[7]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[0]),
        .Q(pix_rgb_V_reg_385[0]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[1]),
        .Q(pix_rgb_V_reg_385[1]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[2]),
        .Q(pix_rgb_V_reg_385[2]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[3]),
        .Q(pix_rgb_V_reg_385[3]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[4]),
        .Q(pix_rgb_V_reg_385[4]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[5]),
        .Q(pix_rgb_V_reg_385[5]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[6]),
        .Q(pix_rgb_V_reg_385[6]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_385_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[7]),
        .Q(pix_rgb_V_reg_385[7]),
        .R(1'b0));
  CARRY4 tmp_last_V_fu_225_p2_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_225_p2,tmp_last_V_fu_225_p2_carry_n_6,tmp_last_V_fu_225_p2_carry_n_7,tmp_last_V_fu_225_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_225_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  FDRE \tmp_last_V_reg_380_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_last_V_reg_380),
        .Q(tmp_last_V_reg_380_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_last_V_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(tmp_last_V_reg_380),
        .R(1'b0));
  FDRE \tmp_user_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\tmp_user_V_reg_159_reg[0]_0 ),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_fifo_w10_d4_S
   (internal_empty_n_reg_0,
    HwReg_BOffset_2_V_channel_empty_n,
    internal_full_n_reg_0,
    HwReg_BOffset_2_V_channel_full_n,
    ap_sync_channel_write_HwReg_BOffset_2_V_channel,
    out,
    HwReg_ClampMin_2_V_channel_empty_n,
    HwReg_ROffset_2_V_channel_empty_n,
    HwReg_GOffset_2_V_channel_empty_n,
    HwReg_ColStart_channel_empty_n,
    HwReg_ClipMax_2_V_channel_empty_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    ap_done_reg_i_2,
    ap_done_reg_i_2_0,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output HwReg_BOffset_2_V_channel_empty_n;
  output internal_full_n_reg_0;
  output HwReg_BOffset_2_V_channel_full_n;
  output ap_sync_channel_write_HwReg_BOffset_2_V_channel;
  output [9:0]out;
  input HwReg_ClampMin_2_V_channel_empty_n;
  input HwReg_ROffset_2_V_channel_empty_n;
  input HwReg_GOffset_2_V_channel_empty_n;
  input HwReg_ColStart_channel_empty_n;
  input HwReg_ClipMax_2_V_channel_empty_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input ap_done_reg_i_2;
  input ap_done_reg_i_2_0;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_BOffset_2_V_channel_empty_n;
  wire HwReg_BOffset_2_V_channel_full_n;
  wire HwReg_ClampMin_2_V_channel_empty_n;
  wire HwReg_ClipMax_2_V_channel_empty_n;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_GOffset_2_V_channel_empty_n;
  wire HwReg_ROffset_2_V_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_done_reg_i_2_0;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [9:0]in;
  wire internal_empty_n_i_1__30_n_5;
  wire internal_empty_n_i_2__30_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_5;
  wire internal_full_n_i_2__40_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__30_n_5 ;
  wire \mOutPtr[1]_i_1__30_n_5 ;
  wire \mOutPtr[2]_i_1__29_n_5 ;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98 U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_BOffset_2_V_channel0(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_3
       (.I0(HwReg_BOffset_2_V_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I4(ap_done_reg_i_2),
        .I5(ap_done_reg_i_2_0),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel_i_1
       (.I0(HwReg_BOffset_2_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_2_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .I2(HwReg_BOffset_2_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__30_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__30_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__30
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__30_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_5),
        .Q(HwReg_BOffset_2_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_i_2__40_n_5),
        .I1(internal_empty_n_i_2__30_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_BOffset_2_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__40
       (.I0(HwReg_BOffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_BOffset_2_V_channel_full_n),
        .O(internal_full_n_i_2__40_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__29
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_BOffset_2_V_channel_empty_n),
        .I2(HwReg_BOffset_2_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_5),
        .Q(HwReg_BOffset_2_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__30 
       (.I0(HwReg_BOffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_BOffset_2_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_BOffset_2_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__29 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_BOffset_2_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__29_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__30_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__29_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_8 
       (.I0(HwReg_BOffset_2_V_channel_empty_n),
        .I1(HwReg_ClampMin_2_V_channel_empty_n),
        .I2(HwReg_ROffset_2_V_channel_empty_n),
        .I3(HwReg_GOffset_2_V_channel_empty_n),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(HwReg_ClipMax_2_V_channel_empty_n),
        .O(internal_empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_0
   (internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_sync_channel_write_HwReg_BOffset_V_channel,
    HwReg_BOffset_V_channel_full_n,
    C,
    HwReg_ClampMin_V_channel_empty_n,
    HwReg_ROffset_V_channel_empty_n,
    HwReg_GOffset_V_channel_empty_n,
    HwReg_K11_2_channel_empty_n,
    HwReg_ClipMax_V_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
    v_csc_core_U0_ap_ready,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out,
    ap_sync_channel_write_HwReg_BOffset_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_sync_channel_write_HwReg_BOffset_V_channel;
  output HwReg_BOffset_V_channel_full_n;
  output [9:0]C;
  input HwReg_ClampMin_V_channel_empty_n;
  input HwReg_ROffset_V_channel_empty_n;
  input HwReg_GOffset_V_channel_empty_n;
  input HwReg_K11_2_channel_empty_n;
  input HwReg_ClipMax_V_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  input v_csc_core_U0_ap_ready;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;
  input ap_sync_channel_write_HwReg_BOffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [9:0]C;
  wire [0:0]CO;
  wire HwReg_BOffset_V_channel_empty_n;
  wire HwReg_BOffset_V_channel_full_n;
  wire HwReg_ClampMin_V_channel_empty_n;
  wire HwReg_ClipMax_V_channel_empty_n;
  wire HwReg_GOffset_V_channel_empty_n;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_ROffset_V_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  wire [9:0]in;
  wire internal_empty_n_i_1__16_n_5;
  wire internal_empty_n_i_2__16_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__16_n_5;
  wire internal_full_n_i_2__5_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_5 ;
  wire \mOutPtr[1]_i_1__16_n_5 ;
  wire \mOutPtr[2]_i_1__15_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97 U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.C(C),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_BOffset_V_channel0(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel_i_1
       (.I0(HwReg_BOffset_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_V_channel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_3
       (.I0(HwReg_BOffset_V_channel_empty_n),
        .I1(HwReg_ClampMin_V_channel_empty_n),
        .I2(HwReg_ROffset_V_channel_empty_n),
        .I3(HwReg_GOffset_V_channel_empty_n),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(HwReg_ClipMax_V_channel_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .I2(HwReg_BOffset_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__16_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__16_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_5),
        .Q(HwReg_BOffset_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__5_n_5),
        .I1(internal_empty_n_i_2__16_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_BOffset_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__5
       (.I0(HwReg_BOffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_BOffset_V_channel_full_n),
        .O(internal_full_n_i_2__5_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__15
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_BOffset_V_channel_empty_n),
        .I2(HwReg_BOffset_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_5),
        .Q(HwReg_BOffset_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(HwReg_BOffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_BOffset_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_BOffset_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_BOffset_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__15_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__15_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_11 
       (.I0(HwReg_BOffset_V_channel_empty_n),
        .I1(HwReg_ClampMin_V_channel_empty_n),
        .I2(HwReg_ROffset_V_channel_empty_n),
        .I3(HwReg_GOffset_V_channel_empty_n),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(HwReg_ClipMax_V_channel_empty_n),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_25
   (internal_empty_n_reg_0,
    HwReg_ROffset_2_V_channel_empty_n,
    internal_full_n_reg_0,
    HwReg_ROffset_2_V_channel_full_n,
    ap_sync_channel_write_HwReg_ROffset_2_V_channel,
    out,
    HwReg_GOffset_2_V_channel_empty_n,
    HwReg_K32_2_channel_empty_n,
    HwReg_K33_2_channel_empty_n,
    HwReg_ClampMin_2_V_channel_empty_n,
    HwReg_BOffset_2_V_channel_empty_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
    HwReg_OutVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    ap_done_reg_i_5,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output HwReg_ROffset_2_V_channel_empty_n;
  output internal_full_n_reg_0;
  output HwReg_ROffset_2_V_channel_full_n;
  output ap_sync_channel_write_HwReg_ROffset_2_V_channel;
  output [9:0]out;
  input HwReg_GOffset_2_V_channel_empty_n;
  input HwReg_K32_2_channel_empty_n;
  input HwReg_K33_2_channel_empty_n;
  input HwReg_ClampMin_2_V_channel_empty_n;
  input HwReg_BOffset_2_V_channel_empty_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input ap_done_reg_i_5;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_BOffset_2_V_channel_empty_n;
  wire HwReg_ClampMin_2_V_channel_empty_n;
  wire HwReg_GOffset_2_V_channel_empty_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_2_V_channel_empty_n;
  wire HwReg_ROffset_2_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_5;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel;
  wire [9:0]in;
  wire internal_empty_n_i_1__28_n_5;
  wire internal_empty_n_i_2__28_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_5;
  wire internal_full_n_i_2__25_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_5 ;
  wire \mOutPtr[1]_i_1__28_n_5 ;
  wire \mOutPtr[2]_i_1__27_n_5 ;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71 U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ROffset_2_V_channel0(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_12
       (.I0(HwReg_ROffset_2_V_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I5(ap_done_reg_i_5),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel_i_1
       (.I0(HwReg_ROffset_2_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_2_V_channel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_9
       (.I0(HwReg_ROffset_2_V_channel_empty_n),
        .I1(HwReg_GOffset_2_V_channel_empty_n),
        .I2(HwReg_K32_2_channel_empty_n),
        .I3(HwReg_K33_2_channel_empty_n),
        .I4(HwReg_ClampMin_2_V_channel_empty_n),
        .I5(HwReg_BOffset_2_V_channel_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .I2(HwReg_ROffset_2_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__28_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__28_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__28
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__28_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_5),
        .Q(HwReg_ROffset_2_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__25_n_5),
        .I1(internal_empty_n_i_2__28_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ROffset_2_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__25
       (.I0(HwReg_ROffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ROffset_2_V_channel_full_n),
        .O(internal_full_n_i_2__25_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__27
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ROffset_2_V_channel_empty_n),
        .I2(HwReg_ROffset_2_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_5),
        .Q(HwReg_ROffset_2_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__28 
       (.I0(HwReg_ROffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ROffset_2_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ROffset_2_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__27 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ROffset_2_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__27_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__27_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_26
   (ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg,
    HwReg_ROffset_V_channel_full_n,
    ap_sync_channel_write_HwReg_ROffset_V_channel,
    HwReg_ROffset_V_channel_empty_n,
    C,
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_RowEnd_channel_full_n,
    v_csc_core_U0_ap_ready,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out,
    ap_sync_channel_write_HwReg_ROffset_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg;
  output HwReg_ROffset_V_channel_full_n;
  output ap_sync_channel_write_HwReg_ROffset_V_channel;
  output HwReg_ROffset_V_channel_empty_n;
  output [9:0]C;
  input ap_sync_reg_channel_write_HwReg_ROffset_V_channel;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_RowEnd_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;
  input ap_sync_channel_write_HwReg_ROffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [9:0]C;
  wire [0:0]CO;
  wire HwReg_ROffset_V_channel_empty_n;
  wire HwReg_ROffset_V_channel_full_n;
  wire HwReg_RowEnd_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_ROffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire [9:0]in;
  wire internal_empty_n_i_1__14_n_5;
  wire internal_empty_n_i_2__14_n_5;
  wire internal_full_n_i_1__14_n_5;
  wire internal_full_n_i_2__19_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__14_n_5 ;
  wire \mOutPtr[1]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_1__13_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.C(C),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ROffset_V_channel0(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_20
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .I1(HwReg_ROffset_V_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel_i_1
       (.I0(HwReg_ROffset_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .I2(HwReg_ROffset_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__14_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_5),
        .Q(HwReg_ROffset_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__19_n_5),
        .I1(internal_empty_n_i_2__14_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ROffset_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__19
       (.I0(HwReg_ROffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ROffset_V_channel_full_n),
        .O(internal_full_n_i_2__19_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__13
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ROffset_V_channel_empty_n),
        .I2(HwReg_ROffset_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_5),
        .Q(HwReg_ROffset_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__14 
       (.I0(HwReg_ROffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ROffset_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ROffset_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ROffset_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__13_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__13_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_5
   (ap_sync_channel_write_HwReg_GOffset_2_V_channel,
    HwReg_GOffset_2_V_channel_full_n,
    HwReg_GOffset_2_V_channel_empty_n,
    out,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_GOffset_2_V_channel;
  output HwReg_GOffset_2_V_channel_full_n;
  output HwReg_GOffset_2_V_channel_empty_n;
  output [9:0]out;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_GOffset_2_V_channel_empty_n;
  wire HwReg_GOffset_2_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  wire [9:0]in;
  wire internal_empty_n_i_1__29_n_5;
  wire internal_empty_n_i_2__29_n_5;
  wire internal_full_n_i_1__29_n_5;
  wire internal_full_n_i_2__36_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_5 ;
  wire \mOutPtr[1]_i_1__29_n_5 ;
  wire \mOutPtr[2]_i_1__28_n_5 ;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91 U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_GOffset_2_V_channel0(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel_i_1
       (.I0(HwReg_GOffset_2_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_2_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .I2(HwReg_GOffset_2_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__29_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__29_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__29
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__29_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_5),
        .Q(HwReg_GOffset_2_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__36_n_5),
        .I1(internal_empty_n_i_2__29_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_GOffset_2_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__36
       (.I0(HwReg_GOffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_GOffset_2_V_channel_full_n),
        .O(internal_full_n_i_2__36_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__28
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_GOffset_2_V_channel_empty_n),
        .I2(HwReg_GOffset_2_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_5),
        .Q(HwReg_GOffset_2_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__29 
       (.I0(HwReg_GOffset_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_GOffset_2_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_GOffset_2_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__28 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_GOffset_2_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__28_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__28_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_6
   (ap_sync_channel_write_HwReg_GOffset_V_channel,
    HwReg_GOffset_V_channel_full_n,
    HwReg_GOffset_V_channel_empty_n,
    C,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
    v_csc_core_U0_ap_ready,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out,
    ap_sync_channel_write_HwReg_GOffset_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_GOffset_V_channel;
  output HwReg_GOffset_V_channel_full_n;
  output HwReg_GOffset_V_channel_empty_n;
  output [9:0]C;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  input v_csc_core_U0_ap_ready;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;
  input ap_sync_channel_write_HwReg_GOffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [9:0]C;
  wire [0:0]CO;
  wire HwReg_GOffset_V_channel_empty_n;
  wire HwReg_GOffset_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  wire [9:0]in;
  wire internal_empty_n_i_1__15_n_5;
  wire internal_empty_n_i_2__15_n_5;
  wire internal_full_n_i_1__15_n_5;
  wire internal_full_n_i_2__9_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_5 ;
  wire \mOutPtr[1]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_1__14_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90 U_bd_3a92_csc_0_fifo_w10_d4_S_ram
       (.C(C),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_GOffset_V_channel0(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel_i_1
       (.I0(HwReg_GOffset_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .I2(HwReg_GOffset_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__15_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__15_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_5),
        .Q(HwReg_GOffset_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__9_n_5),
        .I1(internal_empty_n_i_2__15_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_GOffset_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__9
       (.I0(HwReg_GOffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_GOffset_V_channel_full_n),
        .O(internal_full_n_i_2__9_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__14
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_GOffset_V_channel_empty_n),
        .I2(HwReg_GOffset_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_5),
        .Q(HwReg_GOffset_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__15 
       (.I0(HwReg_GOffset_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_GOffset_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_GOffset_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_GOffset_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__14_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__14_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg
   (C,
    mOutPtr,
    ap_sync_channel_write_HwReg_ROffset_V_channel0,
    in,
    ap_clk,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out);
  output [9:0]C;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ROffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_ROffset_V_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_ROffset_V_channel_dout[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__12 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ROffset_V_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_ROffset_V_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ROffset_V_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_ROffset_V_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ROffset_V_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_ROffset_V_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ROffset_V_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_ROffset_V_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_ROffset_V_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(HwReg_ROffset_V_channel_dout[9]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(HwReg_ROffset_V_channel_dout[8]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(HwReg_ROffset_V_channel_dout[7]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(HwReg_ROffset_V_channel_dout[6]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(HwReg_ROffset_V_channel_dout[5]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(HwReg_ROffset_V_channel_dout[4]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(HwReg_ROffset_V_channel_dout[3]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(HwReg_ROffset_V_channel_dout[2]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(HwReg_ROffset_V_channel_dout[1]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(HwReg_ROffset_V_channel_dout[0]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
    in,
    ap_clk);
  output [9:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__26 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__26 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90
   (C,
    mOutPtr,
    ap_sync_channel_write_HwReg_GOffset_V_channel0,
    in,
    ap_clk,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out);
  output [9:0]C;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_GOffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_GOffset_V_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_GOffset_V_channel_dout[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__13 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_GOffset_V_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_GOffset_V_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_GOffset_V_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_GOffset_V_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_GOffset_V_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_GOffset_V_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_GOffset_V_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_GOffset_V_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_GOffset_V_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__0
       (.I0(HwReg_GOffset_V_channel_dout[9]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__0
       (.I0(HwReg_GOffset_V_channel_dout[8]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__0
       (.I0(HwReg_GOffset_V_channel_dout[7]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__0
       (.I0(HwReg_GOffset_V_channel_dout[6]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__0
       (.I0(HwReg_GOffset_V_channel_dout[5]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__0
       (.I0(HwReg_GOffset_V_channel_dout[4]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__0
       (.I0(HwReg_GOffset_V_channel_dout[3]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__0
       (.I0(HwReg_GOffset_V_channel_dout[2]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__0
       (.I0(HwReg_GOffset_V_channel_dout[1]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__0
       (.I0(HwReg_GOffset_V_channel_dout[0]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
    in,
    ap_clk);
  output [9:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__27 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__27 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97
   (C,
    mOutPtr,
    ap_sync_channel_write_HwReg_BOffset_V_channel0,
    in,
    ap_clk,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    out);
  output [9:0]C;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_BOffset_V_channel0;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1131_pp0_iter4_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_BOffset_V_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_BOffset_V_channel_dout[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_BOffset_V_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_BOffset_V_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_BOffset_V_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_BOffset_V_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_BOffset_V_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_BOffset_V_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_BOffset_V_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_BOffset_V_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_BOffset_V_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__1
       (.I0(HwReg_BOffset_V_channel_dout[9]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__1
       (.I0(HwReg_BOffset_V_channel_dout[8]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__1
       (.I0(HwReg_BOffset_V_channel_dout[7]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__1
       (.I0(HwReg_BOffset_V_channel_dout[6]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__1
       (.I0(HwReg_BOffset_V_channel_dout[5]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__1
       (.I0(HwReg_BOffset_V_channel_dout[4]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__1
       (.I0(HwReg_BOffset_V_channel_dout[3]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__1
       (.I0(HwReg_BOffset_V_channel_dout[2]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__1
       (.I0(HwReg_BOffset_V_channel_dout[1]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__1
       (.I0(HwReg_BOffset_V_channel_dout[0]),
        .I1(or_ln105_2_reg_1131_pp0_iter4_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
    in,
    ap_clk);
  output [9:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  input [9:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  wire [9:0]in;
  wire [2:0]mOutPtr;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__28 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__28 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_3a92_csc_0_fifo_w11_d2_S
   (HwReg_height_c19_empty_n,
    HwReg_height_c19_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_1_U0_HwReg_width_c_write,
    v_csc_core_U0_HwReg_width_c15_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_height_c19_empty_n;
  output HwReg_height_c19_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_1_U0_HwReg_width_c_write;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c19_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__45_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__45_n_5;
  wire internal_full_n_i_2__45_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__45_n_5 ;
  wire \mOutPtr[1]_i_1__42_n_5 ;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c19_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c19_empty_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__45_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_5),
        .Q(HwReg_height_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n_i_2__45_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c19_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__45_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__45
       (.I0(HwReg_height_c19_empty_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_height_c19_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .O(internal_full_n_i_2__45_n_5));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__41
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I1(HwReg_height_c19_empty_n),
        .I2(v_csc_core_U0_HwReg_width_c15_write),
        .I3(HwReg_height_c19_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_5),
        .Q(HwReg_height_c19_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__45 
       (.I0(HwReg_height_c19_empty_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_height_c19_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__45_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__42 
       (.I0(mOutPtr[0]),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_height_c19_full_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(HwReg_height_c19_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__42_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__45_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__42_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_29
   (HwReg_height_c20_empty_n,
    HwReg_height_c20_full_n,
    mOutPtr,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[0][10] ,
    shiftReg_addr,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_csc_core_U0_HwReg_width_c15_write,
    Q,
    HwReg_width_c17_empty_n,
    HwReg_height_c21_empty_n,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c16_full_n,
    v_hcresampler_core_U0_HwReg_width_c16_write,
    SS,
    D);
  output HwReg_height_c20_empty_n;
  output HwReg_height_c20_full_n;
  output [1:0]mOutPtr;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output shiftReg_addr;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [0:0]Q;
  input HwReg_width_c17_empty_n;
  input HwReg_height_c21_empty_n;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c16_full_n;
  input v_hcresampler_core_U0_HwReg_width_c16_write;
  input [0:0]SS;
  input [10:0]D;

  wire [10:0]D;
  wire HwReg_height_c20_empty_n;
  wire HwReg_height_c20_full_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__42_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__42_n_5;
  wire internal_full_n_i_2__43_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__42_n_5 ;
  wire \mOutPtr[1]_i_1__40_n_5 ;
  wire shiftReg_addr;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;
  wire v_hcresampler_core_U0_ap_start;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_width_c16_full_n(HwReg_width_c16_full_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (mOutPtr[0]),
        .\SRL_SIG_reg[0][10]_2 (mOutPtr[1]),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c20_full_n),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10]_0 ),
        .ap_clk(ap_clk),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln89_1_reg_619[11]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c20_empty_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__42_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_5),
        .Q(HwReg_height_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__43_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__43
       (.I0(HwReg_height_c20_empty_n),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_height_c20_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .O(internal_full_n_i_2__43_n_5));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__39
       (.I0(v_csc_core_U0_HwReg_width_c15_write),
        .I1(HwReg_height_c20_empty_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I3(HwReg_height_c20_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_5),
        .Q(HwReg_height_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__42 
       (.I0(HwReg_height_c20_empty_n),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_height_c20_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__42_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__40 
       (.I0(mOutPtr[0]),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_height_c20_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(HwReg_height_c20_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__40_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__42_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__40_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_30
   (HwReg_height_c21_empty_n,
    HwReg_height_c21_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_U0_HwReg_width_c16_write,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c22_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    Q,
    HwReg_width_c17_full_n,
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_height_c21_empty_n;
  output HwReg_height_c21_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_U0_HwReg_width_c16_write;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input [0:0]Q;
  input HwReg_width_c17_full_n;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  wire [10:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__39_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__39_n_5;
  wire internal_full_n_i_2__41_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__39_n_5 ;
  wire \mOutPtr[1]_i_1__38_n_5 ;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c17_full_n(HwReg_width_c17_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c21_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c21_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__39_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_5),
        .Q(HwReg_height_c21_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_i_2__41_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c21_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__39_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__41
       (.I0(HwReg_height_c21_empty_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_height_c21_full_n),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .O(internal_full_n_i_2__41_n_5));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__37
       (.I0(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I1(HwReg_height_c21_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I3(HwReg_height_c21_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_5),
        .Q(HwReg_height_c21_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__39 
       (.I0(HwReg_height_c21_empty_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_height_c21_full_n),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__39_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr[0]),
        .I1(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I2(HwReg_height_c21_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(HwReg_height_c21_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__38_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__39_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__38_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_31
   (HwReg_height_c22_channel_empty_n,
    HwReg_height_c22_channel_full_n,
    \SRL_SIG_reg[1][10] ,
    internal_empty_n_reg_0,
    ap_sync_channel_write_HwReg_height_c22_channel,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    ap_sync_channel_write_HwReg_height_c22_channel0,
    AXIvideo2MultiPixStream_U0_ap_ready,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_ClipMax_2_V_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    HwReg_ColStart_channel_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_height_c22_channel,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    D);
  output HwReg_height_c22_channel_empty_n;
  output HwReg_height_c22_channel_full_n;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output internal_empty_n_reg_0;
  output ap_sync_channel_write_HwReg_height_c22_channel;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_sync_channel_write_HwReg_height_c22_channel0;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_ClipMax_2_V_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input HwReg_ColStart_channel_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_height_c22_channel;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input [10:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [10:0]D;
  wire HwReg_ClipMax_2_V_channel_empty_n;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_height_c22_channel_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_height_c22_channel;
  wire ap_sync_channel_write_HwReg_height_c22_channel0;
  wire ap_sync_reg_channel_write_HwReg_height_c22_channel;
  wire internal_empty_n_i_1__36_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__36_n_5;
  wire internal_full_n_i_2__23_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__36_n_5 ;
  wire \mOutPtr[1]_i_1__36_n_5 ;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_height_c22_channel0(ap_sync_channel_write_HwReg_height_c22_channel0),
        .mOutPtr(mOutPtr));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_height_c22_channel_i_1
       (.I0(HwReg_height_c22_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .O(ap_sync_channel_write_HwReg_height_c22_channel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_8
       (.I0(HwReg_height_c22_channel_empty_n),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(HwReg_ClipMax_2_V_channel_empty_n),
        .I3(HwReg_width_c18_channel_empty_n),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_height_c22_channel0),
        .I2(HwReg_height_c22_channel_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__36_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_5),
        .Q(HwReg_height_c22_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__23_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c22_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_5));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    internal_full_n_i_2__23
       (.I0(HwReg_height_c22_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(HwReg_height_c22_channel_full_n),
        .O(internal_full_n_i_2__23_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_5),
        .Q(HwReg_height_c22_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__36 
       (.I0(HwReg_height_c22_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(ap_sync_channel_write_HwReg_height_c22_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__36_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_height_c22_channel0),
        .I2(Q),
        .I3(CO),
        .I4(HwReg_height_c22_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__36_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__36_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__36_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_32
   (HwReg_height_c_empty_n,
    HwReg_height_c_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_WidthOut_read,
    Q,
    HwReg_width_c15_empty_n,
    HwReg_height_c19_empty_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_width_c_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_width_c_empty_n,
    internal_full_n_reg_0,
    v_hcresampler_core_1_U0_HwReg_width_c_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_height_c_empty_n;
  output HwReg_height_c_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_WidthOut_read;
  input [0:0]Q;
  input HwReg_width_c15_empty_n;
  input HwReg_height_c19_empty_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_width_c_full_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_width_c_empty_n;
  input [0:0]internal_full_n_reg_0;
  input v_hcresampler_core_1_U0_HwReg_width_c_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_WidthOut_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__48_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__48_n_5;
  wire internal_full_n_i_2__47_n_5;
  wire [0:0]internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__48_n_5 ;
  wire \mOutPtr[1]_i_1__44_n_5 ;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;
  wire v_hcresampler_core_1_U0_ap_start;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__48
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__48_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_5),
        .Q(HwReg_height_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__48
       (.I0(internal_full_n_i_2__47_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__48_n_5));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__47
       (.I0(HwReg_height_c_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(HwReg_height_c_full_n),
        .I5(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .O(internal_full_n_i_2__47_n_5));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__43
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(HwReg_width_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(HwReg_height_c_empty_n),
        .I4(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I5(HwReg_height_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_5),
        .Q(HwReg_height_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__48 
       (.I0(HwReg_height_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I2(HwReg_height_c_full_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__48_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__44 
       (.I0(mOutPtr[0]),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_height_c_full_n),
        .I3(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I4(HwReg_height_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__44_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__48_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__44_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_33
   (HwReg_width_c15_empty_n,
    HwReg_width_c15_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_1_U0_HwReg_width_c_write,
    v_csc_core_U0_HwReg_width_c15_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_width_c15_empty_n;
  output HwReg_width_c15_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_1_U0_HwReg_width_c_write;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c15_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__44_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__44_n_5;
  wire internal_full_n_i_2__46_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__44_n_5 ;
  wire \mOutPtr[1]_i_1__41_n_5 ;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c15_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c15_empty_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__44_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_5),
        .Q(HwReg_width_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n_i_2__46_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c15_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__44_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__46
       (.I0(HwReg_width_c15_empty_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_width_c15_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .O(internal_full_n_i_2__46_n_5));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__40
       (.I0(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I1(HwReg_width_c15_empty_n),
        .I2(v_csc_core_U0_HwReg_width_c15_write),
        .I3(HwReg_width_c15_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_5),
        .Q(HwReg_width_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__44 
       (.I0(HwReg_width_c15_empty_n),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_width_c15_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__44_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__41 
       (.I0(mOutPtr[0]),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_width_c15_full_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(HwReg_width_c15_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__41_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__44_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__41_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_34
   (HwReg_width_c16_empty_n,
    HwReg_width_c16_full_n,
    internal_full_n_reg_0,
    mOutPtr,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[0][10] ,
    shiftReg_addr,
    internal_full_n_reg_1,
    ap_clk,
    v_hcresampler_core_U0_ap_start,
    HwReg_height_c20_full_n,
    HwReg_height_c21_empty_n,
    HwReg_width_c17_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_csc_core_U0_HwReg_width_c15_write,
    Q,
    v_hcresampler_core_U0_HwReg_width_c16_write,
    SS,
    D);
  output HwReg_width_c16_empty_n;
  output HwReg_width_c16_full_n;
  output internal_full_n_reg_0;
  output [1:0]mOutPtr;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output shiftReg_addr;
  output internal_full_n_reg_1;
  input ap_clk;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_height_c20_full_n;
  input HwReg_height_c21_empty_n;
  input HwReg_width_c17_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [0:0]Q;
  input v_hcresampler_core_U0_HwReg_width_c16_write;
  input [0:0]SS;
  input [10:0]D;

  wire [10:0]D;
  wire HwReg_height_c20_full_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_width_c16_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__41_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__41_n_5;
  wire internal_full_n_i_2__44_n_5;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__41_n_5 ;
  wire \mOutPtr[1]_i_1__39_n_5 ;
  wire shiftReg_addr;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;
  wire v_hcresampler_core_U0_ap_start;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .HwReg_height_c20_full_n(HwReg_height_c20_full_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (mOutPtr[0]),
        .\SRL_SIG_reg[0][10]_2 (mOutPtr[1]),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c16_full_n),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10]_0 ),
        .ap_clk(ap_clk),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln89_reg_614[11]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(shiftReg_addr));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(HwReg_width_c16_full_n),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(HwReg_height_c20_full_n),
        .I3(HwReg_height_c21_empty_n),
        .I4(HwReg_width_c17_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c16_empty_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__41_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__39
       (.I0(HwReg_width_c16_full_n),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(HwReg_height_c21_empty_n),
        .I3(HwReg_width_c17_empty_n),
        .I4(Q),
        .I5(HwReg_height_c20_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_5),
        .Q(HwReg_width_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_full_n_i_2__44_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c16_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__44
       (.I0(HwReg_width_c16_empty_n),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_width_c16_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .O(internal_full_n_i_2__44_n_5));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__38
       (.I0(v_csc_core_U0_HwReg_width_c15_write),
        .I1(HwReg_width_c16_empty_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I3(HwReg_width_c16_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_5),
        .Q(HwReg_width_c16_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__41 
       (.I0(HwReg_width_c16_empty_n),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .I2(HwReg_width_c16_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__41_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__39 
       (.I0(mOutPtr[0]),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_width_c16_full_n),
        .I3(v_csc_core_U0_HwReg_width_c15_write),
        .I4(HwReg_width_c16_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__39_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__41_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__39_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_35
   (HwReg_width_c17_empty_n,
    HwReg_width_c17_full_n,
    D,
    \SRL_SIG_reg[1][10] ,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    HwReg_height_c21_full_n,
    HwReg_width_c18_channel_empty_n,
    HwReg_height_c22_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_U0_HwReg_width_c16_write,
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_width_c17_empty_n;
  output HwReg_width_c17_full_n;
  output [0:0]D;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input HwReg_height_c21_full_n;
  input HwReg_width_c18_channel_empty_n;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_U0_HwReg_width_c16_write;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  wire [0:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c17_empty_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__38_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__38_n_5;
  wire internal_full_n_i_2__42_n_5;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__38_n_5 ;
  wire \mOutPtr[1]_i_1__37_n_5 ;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c21_full_n(HwReg_height_c21_full_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c17_full_n),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(HwReg_width_c17_full_n),
        .I1(Q),
        .I2(HwReg_height_c21_full_n),
        .I3(HwReg_width_c18_channel_empty_n),
        .I4(HwReg_height_c22_channel_empty_n),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(D));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c17_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__38_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__37
       (.I0(HwReg_width_c17_full_n),
        .I1(Q),
        .I2(HwReg_width_c18_channel_empty_n),
        .I3(HwReg_height_c22_channel_empty_n),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(HwReg_height_c21_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_5),
        .Q(HwReg_width_c17_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_i_2__42_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c17_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_5));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__42
       (.I0(HwReg_width_c17_empty_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_width_c17_full_n),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .O(internal_full_n_i_2__42_n_5));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__36
       (.I0(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I1(HwReg_width_c17_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I3(HwReg_width_c17_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_5),
        .Q(HwReg_width_c17_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__38 
       (.I0(HwReg_width_c17_empty_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I2(HwReg_width_c17_full_n),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__38_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr[0]),
        .I1(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .I2(HwReg_width_c17_full_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c16_write),
        .I4(HwReg_width_c17_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__37_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__38_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__37_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_36
   (HwReg_width_c18_channel_empty_n,
    HwReg_width_c18_channel_full_n,
    \SRL_SIG_reg[1][10] ,
    ap_sync_reg_channel_write_HwReg_width_c18_channel_reg,
    ap_sync_channel_write_HwReg_width_c18_channel,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    ap_sync_channel_write_HwReg_width_c18_channel0,
    AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_width_c18_channel,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    D);
  output HwReg_width_c18_channel_empty_n;
  output HwReg_width_c18_channel_full_n;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output ap_sync_reg_channel_write_HwReg_width_c18_channel_reg;
  output ap_sync_channel_write_HwReg_width_c18_channel;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_sync_channel_write_HwReg_width_c18_channel0;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_width_c18_channel;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input [10:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [10:0]D;
  wire HwReg_width_c18_channel_empty_n;
  wire HwReg_width_c18_channel_full_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_width_c18_channel;
  wire ap_sync_channel_write_HwReg_width_c18_channel0;
  wire ap_sync_reg_channel_write_HwReg_width_c18_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c18_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire internal_empty_n_i_1__35_n_5;
  wire internal_full_n_i_1__35_n_5;
  wire internal_full_n_i_2__21_n_5;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__35_n_5 ;
  wire \mOutPtr[1]_i_1__35_n_5 ;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61 U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_width_c18_channel0(ap_sync_channel_write_HwReg_width_c18_channel0),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_13
       (.I0(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .I1(HwReg_width_c18_channel_full_n),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I3(bPassThru_422_or_420_In_loc_channel_full_n),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_width_c18_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_width_c18_channel_i_1
       (.I0(HwReg_width_c18_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .O(ap_sync_channel_write_HwReg_width_c18_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_width_c18_channel0),
        .I2(HwReg_width_c18_channel_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__35_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_5),
        .Q(HwReg_width_c18_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__21_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c18_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_5));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    internal_full_n_i_2__21
       (.I0(HwReg_width_c18_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(HwReg_width_c18_channel_full_n),
        .O(internal_full_n_i_2__21_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_5),
        .Q(HwReg_width_c18_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__35 
       (.I0(HwReg_width_c18_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(ap_sync_channel_write_HwReg_width_c18_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__35_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_width_c18_channel0),
        .I2(Q),
        .I3(CO),
        .I4(HwReg_width_c18_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__35_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__35_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__35_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_37
   (HwReg_width_c_empty_n,
    HwReg_width_c_full_n,
    internal_full_n_reg_0,
    D,
    internal_full_n_reg_1,
    ap_clk,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_height_c_full_n,
    HwReg_height_c19_empty_n,
    HwReg_width_c15_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_WidthOut_read,
    Q,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    internal_full_n_reg_2,
    v_hcresampler_core_1_U0_HwReg_width_c_write,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_width_c_empty_n;
  output HwReg_width_c_full_n;
  output internal_full_n_reg_0;
  output [10:0]D;
  output internal_full_n_reg_1;
  input ap_clk;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_height_c_full_n;
  input HwReg_height_c19_empty_n;
  input HwReg_width_c15_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_WidthOut_read;
  input [0:0]Q;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]internal_full_n_reg_2;
  input v_hcresampler_core_1_U0_HwReg_width_c_write;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_WidthOut_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__47_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__47_n_5;
  wire internal_full_n_i_2__48_n_5;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [0:0]internal_full_n_reg_2;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__47_n_5 ;
  wire \mOutPtr[1]_i_1__43_n_5 ;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;
  wire v_hcresampler_core_1_U0_ap_start;

  bd_3a92_csc_0_fifo_w11_d2_S_shiftReg U_bd_3a92_csc_0_fifo_w11_d2_S_ram
       (.D(D),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(HwReg_width_c_full_n),
        .I1(v_hcresampler_core_1_U0_ap_start),
        .I2(HwReg_height_c_full_n),
        .I3(HwReg_height_c19_empty_n),
        .I4(HwReg_width_c15_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__47_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__45
       (.I0(HwReg_width_c_full_n),
        .I1(v_hcresampler_core_1_U0_ap_start),
        .I2(HwReg_height_c19_empty_n),
        .I3(HwReg_width_c15_empty_n),
        .I4(Q),
        .I5(HwReg_height_c_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_5),
        .Q(HwReg_width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n_i_2__48_n_5),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__47_n_5));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__48
       (.I0(HwReg_width_c_empty_n),
        .I1(internal_full_n_reg_2),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_height_c_empty_n),
        .I4(HwReg_width_c_full_n),
        .I5(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .O(internal_full_n_i_2__48_n_5));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__42
       (.I0(HwReg_height_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(internal_full_n_reg_2),
        .I3(HwReg_width_c_empty_n),
        .I4(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I5(HwReg_width_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_5),
        .Q(HwReg_width_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__47 
       (.I0(HwReg_width_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I2(HwReg_width_c_full_n),
        .I3(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__47_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__43 
       (.I0(mOutPtr[0]),
        .I1(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .I2(HwReg_width_c_full_n),
        .I3(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .I4(HwReg_width_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__43_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__47_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__43_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    HwReg_width_c15_empty_n,
    HwReg_height_c19_empty_n,
    HwReg_height_c_full_n,
    v_hcresampler_core_1_U0_ap_start,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input HwReg_width_c15_empty_n;
  input HwReg_height_c19_empty_n;
  input HwReg_height_c_full_n;
  input v_hcresampler_core_1_U0_ap_start;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c15_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_hcresampler_core_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .I2(HwReg_width_c15_empty_n),
        .I3(HwReg_height_c19_empty_n),
        .I4(HwReg_height_c_full_n),
        .I5(v_hcresampler_core_1_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61
   (\SRL_SIG_reg[1][10]_0 ,
    mOutPtr,
    ap_sync_channel_write_HwReg_width_c18_channel0,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [1:0]mOutPtr;
  input ap_sync_channel_write_HwReg_width_c18_channel0;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_width_c18_channel0;
  wire [1:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_width_c18_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62
   (\SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c22_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    HwReg_height_c21_full_n,
    Q,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input HwReg_height_c21_full_n;
  input [0:0]Q;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c18_channel_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_410[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(HwReg_height_c22_channel_empty_n),
        .I3(HwReg_width_c18_channel_empty_n),
        .I4(HwReg_height_c21_full_n),
        .I5(Q),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63
   (\SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    HwReg_width_c17_empty_n,
    HwReg_height_c21_empty_n,
    HwReg_height_c20_full_n,
    v_hcresampler_core_U0_ap_start,
    \SRL_SIG_reg[0][10]_1 ,
    \SRL_SIG_reg[0][10]_2 ,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[1][10]_1 ;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input HwReg_width_c17_empty_n;
  input HwReg_height_c21_empty_n;
  input HwReg_height_c20_full_n;
  input v_hcresampler_core_U0_ap_start;
  input \SRL_SIG_reg[0][10]_1 ;
  input \SRL_SIG_reg[0][10]_2 ;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire HwReg_height_c20_full_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_width_c17_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg[0][10]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire v_hcresampler_core_U0_ap_start;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [0]),
        .I1(\SRL_SIG_reg[0][10]_0 [0]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .I2(HwReg_width_c17_empty_n),
        .I3(HwReg_height_c21_empty_n),
        .I4(HwReg_height_c20_full_n),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_2__1 
       (.I0(\SRL_SIG_reg[1][10]_1 [10]),
        .I1(\SRL_SIG_reg[0][10]_0 [10]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [1]),
        .I1(\SRL_SIG_reg[0][10]_0 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [2]),
        .I1(\SRL_SIG_reg[0][10]_0 [2]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [3]),
        .I1(\SRL_SIG_reg[0][10]_0 [3]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [4]),
        .I1(\SRL_SIG_reg[0][10]_0 [4]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [5]),
        .I1(\SRL_SIG_reg[0][10]_0 [5]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [6]),
        .I1(\SRL_SIG_reg[0][10]_0 [6]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][10]_1 [7]),
        .I1(\SRL_SIG_reg[0][10]_0 [7]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1][10]_1 [8]),
        .I1(\SRL_SIG_reg[0][10]_0 [8]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1][10]_1 [9]),
        .I1(\SRL_SIG_reg[0][10]_0 [9]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][10]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][10]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][10]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][10]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][10]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][10]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][10]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][10]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][10]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][10]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][10]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[1][10]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[1][10]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[1][10]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[1][10]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[1][10]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[1][10]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[1][10]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[1][10]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[1][10]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[1][10]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[1][10]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_csc_core_U0_HwReg_width_c15_write,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_csc_core_U0_HwReg_width_c15_write;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_429[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    HwReg_width_c15_empty_n,
    HwReg_height_c19_empty_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_width_c_full_n,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input HwReg_width_c15_empty_n;
  input HwReg_height_c19_empty_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_width_c_full_n;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire HwReg_height_c19_empty_n;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_hcresampler_core_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .I2(HwReg_width_c15_empty_n),
        .I3(HwReg_height_c19_empty_n),
        .I4(v_hcresampler_core_1_U0_ap_start),
        .I5(HwReg_width_c_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66
   (\SRL_SIG_reg[1][10]_0 ,
    mOutPtr,
    ap_sync_channel_write_HwReg_height_c22_channel0,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [1:0]mOutPtr;
  input ap_sync_channel_write_HwReg_height_c22_channel0;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_height_c22_channel0;
  wire [1:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_height_c22_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c22_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    Q,
    HwReg_width_c17_full_n,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input [0:0]Q;
  input HwReg_width_c17_full_n;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(HwReg_height_c22_channel_empty_n),
        .I3(HwReg_width_c18_channel_empty_n),
        .I4(Q),
        .I5(HwReg_width_c17_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_405[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68
   (\SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    HwReg_width_c17_empty_n,
    HwReg_height_c21_empty_n,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c16_full_n,
    \SRL_SIG_reg[0][10]_1 ,
    \SRL_SIG_reg[0][10]_2 ,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  output [10:0]\SRL_SIG_reg[1][10]_1 ;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input HwReg_width_c17_empty_n;
  input HwReg_height_c21_empty_n;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c16_full_n;
  input \SRL_SIG_reg[0][10]_1 ;
  input \SRL_SIG_reg[0][10]_2 ;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire HwReg_height_c21_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_empty_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg[0][10]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire v_hcresampler_core_U0_ap_start;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [0]),
        .I1(\SRL_SIG_reg[0][10]_0 [0]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .I2(HwReg_width_c17_empty_n),
        .I3(HwReg_height_c21_empty_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(HwReg_width_c16_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_2__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [10]),
        .I1(\SRL_SIG_reg[0][10]_0 [10]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [1]),
        .I1(\SRL_SIG_reg[0][10]_0 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [2]),
        .I1(\SRL_SIG_reg[0][10]_0 [2]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [3]),
        .I1(\SRL_SIG_reg[0][10]_0 [3]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [4]),
        .I1(\SRL_SIG_reg[0][10]_0 [4]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [5]),
        .I1(\SRL_SIG_reg[0][10]_0 [5]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1][10]_1 [6]),
        .I1(\SRL_SIG_reg[0][10]_0 [6]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [7]),
        .I1(\SRL_SIG_reg[0][10]_0 [7]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [8]),
        .I1(\SRL_SIG_reg[0][10]_0 [8]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1][10]_1 [9]),
        .I1(\SRL_SIG_reg[0][10]_0 [9]),
        .I2(\SRL_SIG_reg[0][10]_1 ),
        .I3(\SRL_SIG_reg[0][10]_2 ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][10]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][10]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][10]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][10]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][10]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][10]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][10]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][10]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][10]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][10]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][10]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[1][10]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[1][10]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[1][10]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[1][10]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[1][10]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[1][10]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[1][10]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[1][10]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[1][10]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[1][10]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[1][10]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_csc_core_U0_HwReg_width_c15_write,
    mOutPtr,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_csc_core_U0_HwReg_width_c15_write;
  input [1:0]mOutPtr;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_csc_core_U0_HwReg_width_c15_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_csc_core_U0_HwReg_width_c15_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_424[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

module bd_3a92_csc_0_fifo_w16_d4_S
   (DI,
    out,
    S,
    internal_full_n_reg_0,
    HwReg_ColEnd_channel_full_n,
    ap_sync_channel_write_HwReg_ColEnd_channel,
    HwReg_ColEnd_channel_empty_n,
    ap_clk_0,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    HwReg_ClipMax_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
    ap_done_reg_i_2,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_ColEnd_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output [1:0]DI;
  output [11:0]out;
  output [1:0]S;
  output internal_full_n_reg_0;
  output HwReg_ColEnd_channel_full_n;
  output ap_sync_channel_write_HwReg_ColEnd_channel;
  output HwReg_ColEnd_channel_empty_n;
  output [1:0]ap_clk_0;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input HwReg_ClipMax_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  input ap_done_reg_i_2;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_ColEnd_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [1:0]DI;
  wire HwReg_ClipMax_V_channel_full_n;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [1:0]ap_clk_0;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_channel_write_HwReg_ColEnd_channel0;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__2_n_5;
  wire internal_empty_n_i_2__2_n_5;
  wire internal_full_n_i_1__2_n_5;
  wire internal_full_n_i_2__37_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire [11:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_sync_channel_write_HwReg_ColEnd_channel0(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_7
       (.I0(HwReg_ColEnd_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(HwReg_ClipMax_V_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .I5(ap_done_reg_i_2),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1
       (.I0(HwReg_ColEnd_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .O(ap_sync_channel_write_HwReg_ColEnd_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__2_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_5),
        .Q(HwReg_ColEnd_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__37_n_5),
        .I1(internal_empty_n_i_2__2_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ColEnd_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__37
       (.I0(HwReg_ColEnd_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(internal_full_n_i_2__37_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__1
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ColEnd_channel_empty_n),
        .I2(HwReg_ColEnd_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_5),
        .Q(HwReg_ColEnd_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(HwReg_ColEnd_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ColEnd_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ColEnd_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ColEnd_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_10
   (ap_sync_channel_write_HwReg_K12_channel,
    HwReg_K12_channel_full_n,
    HwReg_K12_channel_empty_n,
    A,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K12_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K12_channel;
  output HwReg_K12_channel_full_n;
  output HwReg_K12_channel_empty_n;
  output [15:0]A;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K12_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]A;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K12_channel0;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__6_n_5;
  wire internal_empty_n_i_2__6_n_5;
  wire internal_full_n_i_1__6_n_5;
  wire internal_full_n_i_2__33_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.A(A),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K12_channel0(ap_sync_channel_write_HwReg_K12_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_i_1
       (.I0(HwReg_K12_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(ap_sync_channel_write_HwReg_K12_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K12_channel0),
        .I2(HwReg_K12_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__6_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__6_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_5),
        .Q(HwReg_K12_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_i_2__33_n_5),
        .I1(internal_empty_n_i_2__6_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K12_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__33
       (.I0(HwReg_K12_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K12_channel_full_n),
        .O(internal_full_n_i_2__33_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__5
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K12_channel_empty_n),
        .I2(HwReg_K12_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_5),
        .Q(HwReg_K12_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(HwReg_K12_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K12_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K12_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K12_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K12_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K12_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_11
   (ap_sync_reg_channel_write_HwReg_K13_2_channel_reg,
    HwReg_K13_2_channel_full_n,
    ap_sync_channel_write_HwReg_K13_2_channel,
    HwReg_K13_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_K13_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K13_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_K13_2_channel_reg;
  output HwReg_K13_2_channel_full_n;
  output ap_sync_channel_write_HwReg_K13_2_channel;
  output HwReg_K13_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_K13_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K13_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_channel_write_HwReg_K13_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__21_n_5;
  wire internal_empty_n_i_2__21_n_5;
  wire internal_full_n_i_1__21_n_5;
  wire internal_full_n_i_2__12_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_5 ;
  wire \mOutPtr[1]_i_1__21_n_5 ;
  wire \mOutPtr[2]_i_1__20_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K13_2_channel0(ap_sync_channel_write_HwReg_K13_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_16
       (.I0(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I1(HwReg_K13_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K13_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K13_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1
       (.I0(HwReg_K13_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .O(ap_sync_channel_write_HwReg_K13_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K13_2_channel0),
        .I2(HwReg_K13_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__21_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__21_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__21_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_5),
        .Q(HwReg_K13_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_i_2__12_n_5),
        .I1(internal_empty_n_i_2__21_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K13_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__12
       (.I0(HwReg_K13_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K13_2_channel_full_n),
        .O(internal_full_n_i_2__12_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__20
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K13_2_channel_empty_n),
        .I2(HwReg_K13_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_5),
        .Q(HwReg_K13_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(HwReg_K13_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K13_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K13_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K13_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K13_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K13_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__20_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__20_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_12
   (ap_sync_channel_write_HwReg_K13_channel,
    HwReg_K13_channel_full_n,
    HwReg_K13_channel_empty_n,
    B,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg,
    ap_sync_channel_write_HwReg_K13_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K13_channel;
  output HwReg_K13_channel_full_n;
  output HwReg_K13_channel_empty_n;
  output [15:0]B;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;
  input ap_sync_channel_write_HwReg_K13_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K13_channel0;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__7_n_5;
  wire internal_empty_n_i_2__7_n_5;
  wire internal_full_n_i_1__7_n_5;
  wire internal_full_n_i_2__32_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K13_channel0(ap_sync_channel_write_HwReg_K13_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_i_1
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(ap_sync_channel_write_HwReg_K13_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K13_channel0),
        .I2(HwReg_K13_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__7_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__7_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_5),
        .Q(HwReg_K13_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n_i_2__32_n_5),
        .I1(internal_empty_n_i_2__7_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K13_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__32
       (.I0(HwReg_K13_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K13_channel_full_n),
        .O(internal_full_n_i_2__32_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__6
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K13_channel_empty_n),
        .I2(HwReg_K13_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_5),
        .Q(HwReg_K13_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(HwReg_K13_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K13_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K13_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K13_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K13_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K13_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_13
   (internal_empty_n_reg_0,
    HwReg_K21_2_channel_empty_n,
    ap_sync_channel_write_HwReg_K21_2_channel,
    HwReg_K21_2_channel_full_n,
    out,
    HwReg_K22_2_channel_empty_n,
    HwReg_K12_2_channel_empty_n,
    HwReg_K13_2_channel_empty_n,
    HwReg_K31_2_channel_empty_n,
    HwReg_K23_2_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K21_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output HwReg_K21_2_channel_empty_n;
  output ap_sync_channel_write_HwReg_K21_2_channel;
  output HwReg_K21_2_channel_full_n;
  output [15:0]out;
  input HwReg_K22_2_channel_empty_n;
  input HwReg_K12_2_channel_empty_n;
  input HwReg_K13_2_channel_empty_n;
  input HwReg_K31_2_channel_empty_n;
  input HwReg_K23_2_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K21_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K31_2_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_channel_write_HwReg_K21_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__22_n_5;
  wire internal_empty_n_i_2__22_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_5;
  wire internal_full_n_i_2__13_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_5 ;
  wire \mOutPtr[1]_i_1__22_n_5 ;
  wire \mOutPtr[2]_i_1__21_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K21_2_channel0(ap_sync_channel_write_HwReg_K21_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1
       (.I0(HwReg_K21_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .O(ap_sync_channel_write_HwReg_K21_2_channel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_10
       (.I0(HwReg_K21_2_channel_empty_n),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(HwReg_K13_2_channel_empty_n),
        .I4(HwReg_K31_2_channel_empty_n),
        .I5(HwReg_K23_2_channel_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K21_2_channel0),
        .I2(HwReg_K21_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__22_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__22_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__22_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_5),
        .Q(HwReg_K21_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_i_2__13_n_5),
        .I1(internal_empty_n_i_2__22_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K21_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__13
       (.I0(HwReg_K21_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K21_2_channel_full_n),
        .O(internal_full_n_i_2__13_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__21
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K21_2_channel_empty_n),
        .I2(HwReg_K21_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_5),
        .Q(HwReg_K21_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__22 
       (.I0(HwReg_K21_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K21_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K21_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K21_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K21_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K21_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__21_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__21_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_14
   (internal_full_n_reg_0,
    HwReg_K21_channel_full_n,
    ap_sync_channel_write_HwReg_K21_channel,
    HwReg_K21_channel_empty_n,
    B,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K21_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    ap_done_reg_i_8,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K21_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output internal_full_n_reg_0;
  output HwReg_K21_channel_full_n;
  output ap_sync_channel_write_HwReg_K21_channel;
  output HwReg_K21_channel_empty_n;
  output [15:0]B;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K21_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input ap_done_reg_i_8;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K21_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_8;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K21_channel0;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__8_n_5;
  wire internal_empty_n_i_2__8_n_5;
  wire internal_full_n_i_1__8_n_5;
  wire internal_full_n_i_2__31_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K21_channel0(ap_sync_channel_write_HwReg_K21_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_17
       (.I0(HwReg_K21_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(HwReg_K21_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I5(ap_done_reg_i_8),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_i_1
       (.I0(HwReg_K21_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(ap_sync_channel_write_HwReg_K21_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K21_channel0),
        .I2(HwReg_K21_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__8_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__8_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_5),
        .Q(HwReg_K21_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_i_2__31_n_5),
        .I1(internal_empty_n_i_2__8_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K21_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__31
       (.I0(HwReg_K21_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K21_channel_full_n),
        .O(internal_full_n_i_2__31_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__7
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K21_channel_empty_n),
        .I2(HwReg_K21_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_5),
        .Q(HwReg_K21_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(HwReg_K21_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K21_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K21_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K21_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K21_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K21_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_15
   (ap_sync_reg_channel_write_HwReg_K22_2_channel_reg,
    HwReg_K22_2_channel_full_n,
    ap_sync_channel_write_HwReg_K22_2_channel,
    HwReg_K22_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_K22_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K22_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_K22_2_channel_reg;
  output HwReg_K22_2_channel_full_n;
  output ap_sync_channel_write_HwReg_K22_2_channel;
  output HwReg_K22_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_K22_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K22_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_channel_write_HwReg_K22_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__23_n_5;
  wire internal_empty_n_i_2__23_n_5;
  wire internal_full_n_i_1__23_n_5;
  wire internal_full_n_i_2__14_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__23_n_5 ;
  wire \mOutPtr[1]_i_1__23_n_5 ;
  wire \mOutPtr[2]_i_1__22_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K22_2_channel0(ap_sync_channel_write_HwReg_K22_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_21
       (.I0(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I1(HwReg_K22_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K22_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K22_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1
       (.I0(HwReg_K22_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .O(ap_sync_channel_write_HwReg_K22_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K22_2_channel0),
        .I2(HwReg_K22_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__23_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__23_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__23_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_5),
        .Q(HwReg_K22_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__14_n_5),
        .I1(internal_empty_n_i_2__23_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K22_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__14
       (.I0(HwReg_K22_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K22_2_channel_full_n),
        .O(internal_full_n_i_2__14_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__22
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(HwReg_K22_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_5),
        .Q(HwReg_K22_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__23 
       (.I0(HwReg_K22_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K22_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K22_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K22_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__22 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K22_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K22_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__22_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__22_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_16
   (ap_sync_channel_write_HwReg_K22_channel,
    HwReg_K22_channel_full_n,
    HwReg_K22_channel_empty_n,
    A,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K22_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K22_channel;
  output HwReg_K22_channel_full_n;
  output HwReg_K22_channel_empty_n;
  output [15:0]A;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K22_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]A;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K22_channel0;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__9_n_5;
  wire internal_empty_n_i_2__9_n_5;
  wire internal_full_n_i_1__9_n_5;
  wire internal_full_n_i_2__30_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.A(A),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K22_channel0(ap_sync_channel_write_HwReg_K22_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_i_1
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(ap_sync_channel_write_HwReg_K22_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K22_channel0),
        .I2(HwReg_K22_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__9_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__9_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_5),
        .Q(HwReg_K22_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__30_n_5),
        .I1(internal_empty_n_i_2__9_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K22_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__30
       (.I0(HwReg_K22_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K22_channel_full_n),
        .O(internal_full_n_i_2__30_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__8
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K22_channel_empty_n),
        .I2(HwReg_K22_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_5),
        .Q(HwReg_K22_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(HwReg_K22_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K22_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K22_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K22_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K22_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K22_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_17
   (internal_empty_n_reg_0,
    HwReg_K23_2_channel_empty_n,
    ap_sync_channel_write_HwReg_K23_2_channel,
    HwReg_K23_2_channel_full_n,
    out,
    HwReg_K31_2_channel_empty_n,
    HwReg_K21_2_channel_empty_n,
    HwReg_K22_2_channel_empty_n,
    HwReg_K33_2_channel_empty_n,
    HwReg_K32_2_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K23_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output HwReg_K23_2_channel_empty_n;
  output ap_sync_channel_write_HwReg_K23_2_channel;
  output HwReg_K23_2_channel_full_n;
  output [15:0]out;
  input HwReg_K31_2_channel_empty_n;
  input HwReg_K21_2_channel_empty_n;
  input HwReg_K22_2_channel_empty_n;
  input HwReg_K33_2_channel_empty_n;
  input HwReg_K32_2_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K23_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K33_2_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_channel_write_HwReg_K23_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__24_n_5;
  wire internal_empty_n_i_2__24_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_5;
  wire internal_full_n_i_2__15_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_5 ;
  wire \mOutPtr[1]_i_1__24_n_5 ;
  wire \mOutPtr[2]_i_1__23_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K23_2_channel0(ap_sync_channel_write_HwReg_K23_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1
       (.I0(HwReg_K23_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .O(ap_sync_channel_write_HwReg_K23_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K23_2_channel0),
        .I2(HwReg_K23_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__24_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__24_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__24
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__24_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_5),
        .Q(HwReg_K23_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n_i_2__15_n_5),
        .I1(internal_empty_n_i_2__24_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K23_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__15
       (.I0(HwReg_K23_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K23_2_channel_full_n),
        .O(internal_full_n_i_2__15_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__23
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(HwReg_K23_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_5),
        .Q(HwReg_K23_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__24 
       (.I0(HwReg_K23_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K23_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K23_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K23_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__23 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K23_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K23_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__23_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__23_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_7 
       (.I0(HwReg_K23_2_channel_empty_n),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(HwReg_K21_2_channel_empty_n),
        .I3(HwReg_K22_2_channel_empty_n),
        .I4(HwReg_K33_2_channel_empty_n),
        .I5(HwReg_K32_2_channel_empty_n),
        .O(internal_empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_18
   (internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_sync_channel_write_HwReg_K23_channel,
    HwReg_K23_channel_full_n,
    B,
    HwReg_K31_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_K22_channel_empty_n,
    HwReg_K33_channel_empty_n,
    HwReg_K32_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg,
    ap_sync_channel_write_HwReg_K23_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_sync_channel_write_HwReg_K23_channel;
  output HwReg_K23_channel_full_n;
  output [15:0]B;
  input HwReg_K31_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_K22_channel_empty_n;
  input HwReg_K33_channel_empty_n;
  input HwReg_K32_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;
  input ap_sync_channel_write_HwReg_K23_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K23_channel0;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__10_n_5;
  wire internal_empty_n_i_2__10_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__10_n_5;
  wire internal_full_n_i_2__29_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_1__9_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K23_channel0(ap_sync_channel_write_HwReg_K23_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_i_1
       (.I0(HwReg_K23_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(ap_sync_channel_write_HwReg_K23_channel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_4
       (.I0(HwReg_K23_channel_empty_n),
        .I1(HwReg_K31_channel_empty_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(HwReg_K22_channel_empty_n),
        .I4(HwReg_K33_channel_empty_n),
        .I5(HwReg_K32_channel_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K23_channel0),
        .I2(HwReg_K23_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__10_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__10_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_5),
        .Q(HwReg_K23_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__29_n_5),
        .I1(internal_empty_n_i_2__10_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K23_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__29
       (.I0(HwReg_K23_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K23_channel_full_n),
        .O(internal_full_n_i_2__29_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__9
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K23_channel_empty_n),
        .I2(HwReg_K23_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_5),
        .Q(HwReg_K23_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(HwReg_K23_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K23_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K23_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K23_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K23_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K23_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__9_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_10 
       (.I0(HwReg_K23_channel_empty_n),
        .I1(HwReg_K31_channel_empty_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(HwReg_K22_channel_empty_n),
        .I4(HwReg_K33_channel_empty_n),
        .I5(HwReg_K32_channel_empty_n),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_19
   (ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
    HwReg_K31_2_channel_full_n,
    ap_sync_channel_write_HwReg_K31_2_channel,
    HwReg_K31_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_K31_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K31_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  output HwReg_K31_2_channel_full_n;
  output ap_sync_channel_write_HwReg_K31_2_channel;
  output HwReg_K31_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_K31_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K31_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_channel_write_HwReg_K31_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__25_n_5;
  wire internal_empty_n_i_2__25_n_5;
  wire internal_full_n_i_1__25_n_5;
  wire internal_full_n_i_2__16_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_5 ;
  wire \mOutPtr[1]_i_1__25_n_5 ;
  wire \mOutPtr[2]_i_1__24_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K31_2_channel0(ap_sync_channel_write_HwReg_K31_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_10
       (.I0(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I1(HwReg_K31_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K31_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1
       (.I0(HwReg_K31_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .O(ap_sync_channel_write_HwReg_K31_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K31_2_channel0),
        .I2(HwReg_K31_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__25_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__25_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__25
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__25_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_5),
        .Q(HwReg_K31_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2__16_n_5),
        .I1(internal_empty_n_i_2__25_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K31_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__16
       (.I0(HwReg_K31_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K31_2_channel_full_n),
        .O(internal_full_n_i_2__16_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__24
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(HwReg_K31_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_5),
        .Q(HwReg_K31_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__25 
       (.I0(HwReg_K31_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K31_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K31_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K31_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__24 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K31_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K31_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__24_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__24_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_20
   (ap_sync_channel_write_HwReg_K31_channel,
    HwReg_K31_channel_full_n,
    HwReg_K31_channel_empty_n,
    B,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K31_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K31_channel;
  output HwReg_K31_channel_full_n;
  output HwReg_K31_channel_empty_n;
  output [15:0]B;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K31_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K31_channel0;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__11_n_5;
  wire internal_empty_n_i_2__11_n_5;
  wire internal_full_n_i_1__11_n_5;
  wire internal_full_n_i_2__28_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_1__10_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K31_channel0(ap_sync_channel_write_HwReg_K31_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_i_1
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(ap_sync_channel_write_HwReg_K31_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K31_channel0),
        .I2(HwReg_K31_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__11_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__11_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_5),
        .Q(HwReg_K31_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__28_n_5),
        .I1(internal_empty_n_i_2__11_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K31_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__28
       (.I0(HwReg_K31_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K31_channel_full_n),
        .O(internal_full_n_i_2__28_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__10
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K31_channel_empty_n),
        .I2(HwReg_K31_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_5),
        .Q(HwReg_K31_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(HwReg_K31_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K31_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K31_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K31_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K31_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K31_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__10_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_21
   (ap_sync_channel_write_HwReg_K32_2_channel,
    HwReg_K32_2_channel_full_n,
    HwReg_K32_2_channel_empty_n,
    out,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K32_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K32_2_channel;
  output HwReg_K32_2_channel_full_n;
  output HwReg_K32_2_channel_empty_n;
  output [15:0]out;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K32_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_channel_write_HwReg_K32_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__26_n_5;
  wire internal_empty_n_i_2__26_n_5;
  wire internal_full_n_i_1__26_n_5;
  wire internal_full_n_i_2__17_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_5 ;
  wire \mOutPtr[1]_i_1__26_n_5 ;
  wire \mOutPtr[2]_i_1__25_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K32_2_channel0(ap_sync_channel_write_HwReg_K32_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1
       (.I0(HwReg_K32_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .O(ap_sync_channel_write_HwReg_K32_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K32_2_channel0),
        .I2(HwReg_K32_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__26_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__26_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__26
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__26_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_5),
        .Q(HwReg_K32_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n_i_2__17_n_5),
        .I1(internal_empty_n_i_2__26_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K32_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__17
       (.I0(HwReg_K32_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K32_2_channel_full_n),
        .O(internal_full_n_i_2__17_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__25
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K32_2_channel_empty_n),
        .I2(HwReg_K32_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_5),
        .Q(HwReg_K32_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__26 
       (.I0(HwReg_K32_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K32_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K32_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K32_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__25 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K32_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K32_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__25_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__25_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_22
   (internal_full_n_reg_0,
    HwReg_K32_channel_full_n,
    ap_sync_channel_write_HwReg_K32_channel,
    HwReg_K32_channel_empty_n,
    A,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K32_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    ap_done_reg_i_4,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K32_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output internal_full_n_reg_0;
  output HwReg_K32_channel_full_n;
  output ap_sync_channel_write_HwReg_K32_channel;
  output HwReg_K32_channel_empty_n;
  output [15:0]A;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K32_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input ap_done_reg_i_4;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K32_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]A;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_4;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K32_channel0;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__12_n_5;
  wire internal_empty_n_i_2__12_n_5;
  wire internal_full_n_i_1__12_n_5;
  wire internal_full_n_i_2__27_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_1__12_n_5 ;
  wire \mOutPtr[2]_i_1__11_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.A(A),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K32_channel0(ap_sync_channel_write_HwReg_K32_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_11
       (.I0(HwReg_K32_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(HwReg_K32_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I5(ap_done_reg_i_4),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_i_1
       (.I0(HwReg_K32_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(ap_sync_channel_write_HwReg_K32_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K32_channel0),
        .I2(HwReg_K32_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__12_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__12_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_5),
        .Q(HwReg_K32_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n_i_2__27_n_5),
        .I1(internal_empty_n_i_2__12_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K32_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__27
       (.I0(HwReg_K32_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K32_channel_full_n),
        .O(internal_full_n_i_2__27_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__11
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K32_channel_empty_n),
        .I2(HwReg_K32_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_5),
        .Q(HwReg_K32_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(HwReg_K32_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K32_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K32_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K32_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K32_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K32_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__11_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__11_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_23
   (ap_sync_reg_channel_write_HwReg_K33_2_channel_reg,
    HwReg_K33_2_channel_full_n,
    ap_sync_channel_write_HwReg_K33_2_channel,
    HwReg_K33_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_K33_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K33_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_K33_2_channel_reg;
  output HwReg_K33_2_channel_full_n;
  output ap_sync_channel_write_HwReg_K33_2_channel;
  output HwReg_K33_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_K33_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K33_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_channel_write_HwReg_K33_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__27_n_5;
  wire internal_empty_n_i_2__27_n_5;
  wire internal_full_n_i_1__27_n_5;
  wire internal_full_n_i_2__18_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_5 ;
  wire \mOutPtr[1]_i_1__27_n_5 ;
  wire \mOutPtr[2]_i_1__26_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K33_2_channel0(ap_sync_channel_write_HwReg_K33_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_19
       (.I0(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I1(HwReg_K33_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K33_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K33_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1
       (.I0(HwReg_K33_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .O(ap_sync_channel_write_HwReg_K33_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K33_2_channel0),
        .I2(HwReg_K33_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__27_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__27_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__27
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__27_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_5),
        .Q(HwReg_K33_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__18_n_5),
        .I1(internal_empty_n_i_2__27_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K33_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__18
       (.I0(HwReg_K33_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K33_2_channel_full_n),
        .O(internal_full_n_i_2__18_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__26
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K33_2_channel_empty_n),
        .I2(HwReg_K33_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_5),
        .Q(HwReg_K33_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__27 
       (.I0(HwReg_K33_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K33_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K33_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K33_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__26 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K33_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K33_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__26_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__26_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_24
   (ap_sync_channel_write_HwReg_K33_channel,
    HwReg_K33_channel_full_n,
    HwReg_K33_channel_empty_n,
    B,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg,
    ap_sync_channel_write_HwReg_K33_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K33_channel;
  output HwReg_K33_channel_full_n;
  output HwReg_K33_channel_empty_n;
  output [15:0]B;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;
  input ap_sync_channel_write_HwReg_K33_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_K33_channel0;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__13_n_5;
  wire internal_empty_n_i_2__13_n_5;
  wire internal_full_n_i_1__13_n_5;
  wire internal_full_n_i_2__26_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_1__13_n_5 ;
  wire \mOutPtr[2]_i_1__12_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K33_channel0(ap_sync_channel_write_HwReg_K33_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_i_1
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(ap_sync_channel_write_HwReg_K33_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K33_channel0),
        .I2(HwReg_K33_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__13_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__13_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_5),
        .Q(HwReg_K33_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__26_n_5),
        .I1(internal_empty_n_i_2__13_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K33_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__26
       (.I0(HwReg_K33_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K33_channel_full_n),
        .O(internal_full_n_i_2__26_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__12
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K33_channel_empty_n),
        .I2(HwReg_K33_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_5),
        .Q(HwReg_K33_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(HwReg_K33_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K33_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K33_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K33_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K33_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K33_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__12_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__12_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_27
   (internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_sync_channel_write_HwReg_RowEnd_channel,
    HwReg_RowEnd_channel_full_n,
    S,
    out,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    v_hcresampler_core_U0_ap_start,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_K11_channel_empty_n,
    HwReg_ColEnd_channel_empty_n,
    HwReg_RowStart_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_K12_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_RowEnd_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_sync_channel_write_HwReg_RowEnd_channel;
  output HwReg_RowEnd_channel_full_n;
  output [1:0]S;
  output [11:0]out;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input v_hcresampler_core_U0_ap_start;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_K11_channel_empty_n;
  input HwReg_ColEnd_channel_empty_n;
  input HwReg_RowStart_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_RowEnd_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_HwReg_RowEnd_channel0;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire [15:0]in;
  wire int_ap_idle_i_7_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire internal_empty_n_i_1__4_n_5;
  wire internal_empty_n_i_2__4_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_5;
  wire internal_full_n_i_2__24_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire [11:0]out;
  wire v_csc_core_U0_ap_ready;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.S(S),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_RowEnd_channel0(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1
       (.I0(HwReg_RowEnd_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .O(ap_sync_channel_write_HwReg_RowEnd_channel));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_ap_idle_i_5
       (.I0(int_ap_idle_i_7_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(v_hcresampler_core_1_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_7
       (.I0(HwReg_RowEnd_channel_empty_n),
        .I1(HwReg_K11_channel_empty_n),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(HwReg_RowStart_channel_empty_n),
        .I4(HwReg_K13_channel_empty_n),
        .I5(HwReg_K12_channel_empty_n),
        .O(int_ap_idle_i_7_n_5));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .I2(HwReg_RowEnd_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__4_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__4_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_5),
        .Q(HwReg_RowEnd_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__24_n_5),
        .I1(internal_empty_n_i_2__4_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_RowEnd_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__24
       (.I0(HwReg_RowEnd_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(internal_full_n_i_2__24_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__3
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(HwReg_RowEnd_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_5),
        .Q(HwReg_RowEnd_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(HwReg_RowEnd_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_RowEnd_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_RowEnd_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_RowEnd_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_9 
       (.I0(HwReg_RowEnd_channel_empty_n),
        .I1(HwReg_K11_channel_empty_n),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(HwReg_RowStart_channel_empty_n),
        .I4(HwReg_K13_channel_empty_n),
        .I5(HwReg_K12_channel_empty_n),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_28
   (CO,
    ap_sync_channel_write_HwReg_RowStart_channel,
    HwReg_RowStart_channel_full_n,
    HwReg_RowStart_channel_empty_n,
    out,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_RowStart_channel0,
    in,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output [0:0]CO;
  output ap_sync_channel_write_HwReg_RowStart_channel;
  output HwReg_RowStart_channel_full_n;
  output HwReg_RowStart_channel_empty_n;
  input [11:0]out;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_RowStart_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_channel_write_HwReg_RowStart_channel0;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__3_n_5;
  wire internal_empty_n_i_2__3_n_5;
  wire internal_full_n_i_1__3_n_5;
  wire internal_full_n_i_2__20_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [11:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.CO(CO),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_RowStart_channel0(ap_sync_channel_write_HwReg_RowStart_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1
       (.I0(HwReg_RowStart_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .O(ap_sync_channel_write_HwReg_RowStart_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_RowStart_channel0),
        .I2(HwReg_RowStart_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__3_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_5),
        .Q(HwReg_RowStart_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__20_n_5),
        .I1(internal_empty_n_i_2__3_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_RowStart_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__20
       (.I0(HwReg_RowStart_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_RowStart_channel_full_n),
        .O(internal_full_n_i_2__20_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__2
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_RowStart_channel_empty_n),
        .I2(HwReg_RowStart_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_5),
        .Q(HwReg_RowStart_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(HwReg_RowStart_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_RowStart_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_RowStart_channel0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Q),
        .I4(HwReg_RowStart_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_RowStart_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_RowStart_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_4
   (S,
    out,
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg,
    HwReg_ColStart_channel_full_n,
    ap_sync_channel_write_HwReg_ColStart_channel,
    HwReg_ColStart_channel_empty_n,
    ap_clk_0,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_GOffset_2_V_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_ColStart_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output [1:0]S;
  output [12:0]out;
  output ap_sync_reg_channel_write_HwReg_ColStart_channel_reg;
  output HwReg_ColStart_channel_full_n;
  output ap_sync_channel_write_HwReg_ColStart_channel;
  output HwReg_ColStart_channel_empty_n;
  output [1:0]ap_clk_0;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_GOffset_2_V_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_ColStart_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire HwReg_GOffset_2_V_channel_full_n;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [1:0]ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_channel_write_HwReg_ColStart_channel0;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__1_n_5;
  wire internal_empty_n_i_2__1_n_5;
  wire internal_full_n_i_1__1_n_5;
  wire internal_full_n_i_2__8_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire [12:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_sync_channel_write_HwReg_ColStart_channel0(ap_sync_channel_write_HwReg_ColStart_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_15
       (.I0(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I1(HwReg_ColStart_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_GOffset_2_V_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_ColStart_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1
       (.I0(HwReg_ColStart_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .O(ap_sync_channel_write_HwReg_ColStart_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ColStart_channel0),
        .I2(HwReg_ColStart_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__1_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_5),
        .Q(HwReg_ColStart_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__8_n_5),
        .I1(internal_empty_n_i_2__1_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ColStart_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__8
       (.I0(HwReg_ColStart_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ColStart_channel_full_n),
        .O(internal_full_n_i_2__8_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__0
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ColStart_channel_empty_n),
        .I2(HwReg_ColStart_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_5),
        .Q(HwReg_ColStart_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(HwReg_ColStart_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ColStart_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ColStart_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ColStart_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_7
   (ap_sync_reg_channel_write_HwReg_K11_2_channel_reg,
    HwReg_K11_2_channel_full_n,
    ap_sync_channel_write_HwReg_K11_2_channel,
    HwReg_K11_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_K11_channel_full_n,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K11_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_K11_2_channel_reg;
  output HwReg_K11_2_channel_full_n;
  output ap_sync_channel_write_HwReg_K11_2_channel;
  output HwReg_K11_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_K11_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K11_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_channel_write_HwReg_K11_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__19_n_5;
  wire internal_empty_n_i_2__19_n_5;
  wire internal_full_n_i_1__19_n_5;
  wire internal_full_n_i_2__10_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_5 ;
  wire \mOutPtr[1]_i_1__19_n_5 ;
  wire \mOutPtr[2]_i_1__18_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K11_2_channel0(ap_sync_channel_write_HwReg_K11_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_14
       (.I0(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I1(HwReg_K11_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K11_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K11_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1
       (.I0(HwReg_K11_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .O(ap_sync_channel_write_HwReg_K11_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K11_2_channel0),
        .I2(HwReg_K11_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__19_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__19_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_5),
        .Q(HwReg_K11_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n_i_2__10_n_5),
        .I1(internal_empty_n_i_2__19_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K11_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__10
       (.I0(HwReg_K11_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K11_2_channel_full_n),
        .O(internal_full_n_i_2__10_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__18
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(HwReg_K11_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_5),
        .Q(HwReg_K11_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__19 
       (.I0(HwReg_K11_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K11_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K11_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__19_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K11_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__18_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__18_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_8
   (ap_sync_channel_write_HwReg_K11_channel,
    HwReg_K11_channel_full_n,
    HwReg_K11_channel_empty_n,
    B,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131,
    ap_sync_channel_write_HwReg_K11_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_K11_channel;
  output HwReg_K11_channel_full_n;
  output HwReg_K11_channel_empty_n;
  output [15:0]B;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]out;
  input or_ln105_2_reg_1131;
  input ap_sync_channel_write_HwReg_K11_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K11_channel0;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__5_n_5;
  wire internal_empty_n_i_2__5_n_5;
  wire internal_full_n_i_1__5_n_5;
  wire internal_full_n_i_2__34_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.B(B),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K11_channel0(ap_sync_channel_write_HwReg_K11_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_i_1
       (.I0(HwReg_K11_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(ap_sync_channel_write_HwReg_K11_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K11_channel0),
        .I2(HwReg_K11_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__5_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__5_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_5),
        .Q(HwReg_K11_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__34_n_5),
        .I1(internal_empty_n_i_2__5_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K11_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__34
       (.I0(HwReg_K11_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K11_channel_full_n),
        .O(internal_full_n_i_2__34_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__4
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K11_channel_empty_n),
        .I2(HwReg_K11_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_5),
        .Q(HwReg_K11_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(HwReg_K11_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K11_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K11_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K11_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K11_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K11_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_9
   (v_csc_core_U0_ap_start,
    HwReg_K12_2_channel_empty_n,
    ap_sync_channel_write_HwReg_K12_2_channel,
    HwReg_K12_2_channel_full_n,
    out,
    \y_fu_124_reg[0] ,
    \y_fu_124_reg[0]_0 ,
    \y_fu_124_reg[0]_1 ,
    \y_fu_124_reg[0]_2 ,
    \y_fu_124_reg[0]_3 ,
    HwReg_K13_2_channel_empty_n,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_K12_2_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output v_csc_core_U0_ap_start;
  output HwReg_K12_2_channel_empty_n;
  output ap_sync_channel_write_HwReg_K12_2_channel;
  output HwReg_K12_2_channel_full_n;
  output [15:0]out;
  input \y_fu_124_reg[0] ;
  input \y_fu_124_reg[0]_0 ;
  input \y_fu_124_reg[0]_1 ;
  input \y_fu_124_reg[0]_2 ;
  input \y_fu_124_reg[0]_3 ;
  input HwReg_K13_2_channel_empty_n;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_K12_2_channel0;
  input [15:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K13_2_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_channel_write_HwReg_K12_2_channel0;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire [15:0]in;
  wire internal_empty_n_i_1__20_n_5;
  wire internal_empty_n_i_2__20_n_5;
  wire internal_full_n_i_1__20_n_5;
  wire internal_full_n_i_2__11_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_5 ;
  wire \mOutPtr[1]_i_1__20_n_5 ;
  wire \mOutPtr[2]_i_1__19_n_5 ;
  wire [15:0]out;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire \y_fu_124[0]_i_6_n_5 ;
  wire \y_fu_124_reg[0] ;
  wire \y_fu_124_reg[0]_0 ;
  wire \y_fu_124_reg[0]_1 ;
  wire \y_fu_124_reg[0]_2 ;
  wire \y_fu_124_reg[0]_3 ;

  bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87 U_bd_3a92_csc_0_fifo_w16_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_K12_2_channel0(ap_sync_channel_write_HwReg_K12_2_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1
       (.I0(HwReg_K12_2_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .O(ap_sync_channel_write_HwReg_K12_2_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_K12_2_channel0),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__20_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__20_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__20_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_5),
        .Q(HwReg_K12_2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n_i_2__11_n_5),
        .I1(internal_empty_n_i_2__20_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_K12_2_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__11
       (.I0(HwReg_K12_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_K12_2_channel_full_n),
        .O(internal_full_n_i_2__11_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__19
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K12_2_channel_empty_n),
        .I2(HwReg_K12_2_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_5),
        .Q(HwReg_K12_2_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__20 
       (.I0(HwReg_K12_2_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_K12_2_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_K12_2_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_K12_2_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__20_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_K12_2_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_K12_2_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__19_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__19_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_4 
       (.I0(\y_fu_124[0]_i_6_n_5 ),
        .I1(\y_fu_124_reg[0] ),
        .I2(\y_fu_124_reg[0]_0 ),
        .I3(\y_fu_124_reg[0]_1 ),
        .I4(\y_fu_124_reg[0]_2 ),
        .I5(\y_fu_124_reg[0]_3 ),
        .O(v_csc_core_U0_ap_start));
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_124[0]_i_6 
       (.I0(HwReg_K12_2_channel_empty_n),
        .I1(HwReg_K13_2_channel_empty_n),
        .O(\y_fu_124[0]_i_6_n_5 ));
endmodule

module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg
   (CO,
    out,
    mOutPtr,
    ap_sync_channel_write_HwReg_RowStart_channel0,
    in,
    ap_clk);
  output [0:0]CO;
  input [11:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_RowStart_channel0;
  input [15:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]HwReg_RowStart_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_RowStart_channel0;
  wire \cmp17_not_reg_627[0]_i_10_n_5 ;
  wire \cmp17_not_reg_627[0]_i_11_n_5 ;
  wire \cmp17_not_reg_627[0]_i_12_n_5 ;
  wire \cmp17_not_reg_627[0]_i_13_n_5 ;
  wire \cmp17_not_reg_627[0]_i_14_n_5 ;
  wire \cmp17_not_reg_627[0]_i_15_n_5 ;
  wire \cmp17_not_reg_627[0]_i_16_n_5 ;
  wire \cmp17_not_reg_627[0]_i_17_n_5 ;
  wire \cmp17_not_reg_627[0]_i_18_n_5 ;
  wire \cmp17_not_reg_627[0]_i_19_n_5 ;
  wire \cmp17_not_reg_627[0]_i_4_n_5 ;
  wire \cmp17_not_reg_627[0]_i_5_n_5 ;
  wire \cmp17_not_reg_627[0]_i_6_n_5 ;
  wire \cmp17_not_reg_627[0]_i_7_n_5 ;
  wire \cmp17_not_reg_627[0]_i_8_n_5 ;
  wire \cmp17_not_reg_627[0]_i_9_n_5 ;
  wire \cmp17_not_reg_627_reg[0]_i_2_n_6 ;
  wire \cmp17_not_reg_627_reg[0]_i_2_n_7 ;
  wire \cmp17_not_reg_627_reg[0]_i_2_n_8 ;
  wire \cmp17_not_reg_627_reg[0]_i_3_n_5 ;
  wire \cmp17_not_reg_627_reg[0]_i_3_n_6 ;
  wire \cmp17_not_reg_627_reg[0]_i_3_n_7 ;
  wire \cmp17_not_reg_627_reg[0]_i_3_n_8 ;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;
  wire [3:0]\NLW_cmp17_not_reg_627_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp17_not_reg_627_reg[0]_i_3_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_RowStart_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_RowStart_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_RowStart_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowStart_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowStart_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowStart_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowStart_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_RowStart_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_RowStart_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_RowStart_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_RowStart_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_RowStart_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_RowStart_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_RowStart_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_RowStart_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowStart_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_RowStart_channel_dout[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_10 
       (.I0(HwReg_RowStart_channel_dout[10]),
        .I1(out[10]),
        .I2(HwReg_RowStart_channel_dout[11]),
        .I3(out[11]),
        .O(\cmp17_not_reg_627[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_11 
       (.I0(HwReg_RowStart_channel_dout[8]),
        .I1(out[8]),
        .I2(HwReg_RowStart_channel_dout[9]),
        .I3(out[9]),
        .O(\cmp17_not_reg_627[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_12 
       (.I0(HwReg_RowStart_channel_dout[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(HwReg_RowStart_channel_dout[7]),
        .O(\cmp17_not_reg_627[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_13 
       (.I0(HwReg_RowStart_channel_dout[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(HwReg_RowStart_channel_dout[5]),
        .O(\cmp17_not_reg_627[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_14 
       (.I0(HwReg_RowStart_channel_dout[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(HwReg_RowStart_channel_dout[3]),
        .O(\cmp17_not_reg_627[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_15 
       (.I0(HwReg_RowStart_channel_dout[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(HwReg_RowStart_channel_dout[1]),
        .O(\cmp17_not_reg_627[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_16 
       (.I0(HwReg_RowStart_channel_dout[6]),
        .I1(out[6]),
        .I2(HwReg_RowStart_channel_dout[7]),
        .I3(out[7]),
        .O(\cmp17_not_reg_627[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_17 
       (.I0(HwReg_RowStart_channel_dout[4]),
        .I1(out[4]),
        .I2(HwReg_RowStart_channel_dout[5]),
        .I3(out[5]),
        .O(\cmp17_not_reg_627[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_18 
       (.I0(HwReg_RowStart_channel_dout[2]),
        .I1(out[2]),
        .I2(HwReg_RowStart_channel_dout[3]),
        .I3(out[3]),
        .O(\cmp17_not_reg_627[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_627[0]_i_19 
       (.I0(HwReg_RowStart_channel_dout[0]),
        .I1(out[0]),
        .I2(HwReg_RowStart_channel_dout[1]),
        .I3(out[1]),
        .O(\cmp17_not_reg_627[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp17_not_reg_627[0]_i_4 
       (.I0(HwReg_RowStart_channel_dout[14]),
        .I1(HwReg_RowStart_channel_dout[15]),
        .O(\cmp17_not_reg_627[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp17_not_reg_627[0]_i_5 
       (.I0(HwReg_RowStart_channel_dout[12]),
        .I1(HwReg_RowStart_channel_dout[13]),
        .O(\cmp17_not_reg_627[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_6 
       (.I0(HwReg_RowStart_channel_dout[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(HwReg_RowStart_channel_dout[11]),
        .O(\cmp17_not_reg_627[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_627[0]_i_7 
       (.I0(HwReg_RowStart_channel_dout[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(HwReg_RowStart_channel_dout[9]),
        .O(\cmp17_not_reg_627[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp17_not_reg_627[0]_i_8 
       (.I0(HwReg_RowStart_channel_dout[14]),
        .I1(HwReg_RowStart_channel_dout[15]),
        .O(\cmp17_not_reg_627[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp17_not_reg_627[0]_i_9 
       (.I0(HwReg_RowStart_channel_dout[12]),
        .I1(HwReg_RowStart_channel_dout[13]),
        .O(\cmp17_not_reg_627[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp17_not_reg_627_reg[0]_i_2 
       (.CI(\cmp17_not_reg_627_reg[0]_i_3_n_5 ),
        .CO({CO,\cmp17_not_reg_627_reg[0]_i_2_n_6 ,\cmp17_not_reg_627_reg[0]_i_2_n_7 ,\cmp17_not_reg_627_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp17_not_reg_627[0]_i_4_n_5 ,\cmp17_not_reg_627[0]_i_5_n_5 ,\cmp17_not_reg_627[0]_i_6_n_5 ,\cmp17_not_reg_627[0]_i_7_n_5 }),
        .O(\NLW_cmp17_not_reg_627_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp17_not_reg_627[0]_i_8_n_5 ,\cmp17_not_reg_627[0]_i_9_n_5 ,\cmp17_not_reg_627[0]_i_10_n_5 ,\cmp17_not_reg_627[0]_i_11_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp17_not_reg_627_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp17_not_reg_627_reg[0]_i_3_n_5 ,\cmp17_not_reg_627_reg[0]_i_3_n_6 ,\cmp17_not_reg_627_reg[0]_i_3_n_7 ,\cmp17_not_reg_627_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp17_not_reg_627[0]_i_12_n_5 ,\cmp17_not_reg_627[0]_i_13_n_5 ,\cmp17_not_reg_627[0]_i_14_n_5 ,\cmp17_not_reg_627[0]_i_15_n_5 }),
        .O(\NLW_cmp17_not_reg_627_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp17_not_reg_627[0]_i_16_n_5 ,\cmp17_not_reg_627[0]_i_17_n_5 ,\cmp17_not_reg_627[0]_i_18_n_5 ,\cmp17_not_reg_627[0]_i_19_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70
   (S,
    out,
    mOutPtr,
    ap_sync_channel_write_HwReg_RowEnd_channel0,
    in,
    ap_clk);
  output [1:0]S;
  output [11:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_RowEnd_channel0;
  input [15:0]in;
  input ap_clk;

  wire [15:12]HwReg_RowEnd_channel_dout;
  wire [1:0]S;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_RowEnd_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowEnd_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowEnd_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowEnd_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowEnd_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp20_not_reg_632[0]_i_6 
       (.I0(HwReg_RowEnd_channel_dout[14]),
        .I1(HwReg_RowEnd_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp20_not_reg_632[0]_i_7 
       (.I0(HwReg_RowEnd_channel_dout[12]),
        .I1(HwReg_RowEnd_channel_dout[13]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K33_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K33_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;

  wire [15:0]B;
  wire [15:0]HwReg_K33_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K33_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K33_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__11 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K33_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K33_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K33_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K33_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K33_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K33_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K33_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K33_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K33_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K33_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K33_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K33_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K33_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K33_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K33_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__7 
       (.I0(HwReg_K33_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__7 
       (.I0(HwReg_K33_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__7 
       (.I0(HwReg_K33_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__7 
       (.I0(HwReg_K33_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__7 
       (.I0(HwReg_K33_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__7 
       (.I0(HwReg_K33_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__7 
       (.I0(HwReg_K33_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__7 
       (.I0(HwReg_K33_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__7 
       (.I0(HwReg_K33_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__7 
       (.I0(HwReg_K33_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__7 
       (.I0(HwReg_K33_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__7 
       (.I0(HwReg_K33_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__7 
       (.I0(HwReg_K33_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__7 
       (.I0(HwReg_K33_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__7 
       (.I0(HwReg_K33_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__7 
       (.I0(HwReg_K33_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K33_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K33_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K33_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__25 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__25 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K33_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74
   (A,
    mOutPtr,
    ap_sync_channel_write_HwReg_K32_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]A;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K32_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]A;
  wire [15:0]HwReg_K32_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K32_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K32_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__10 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K32_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K32_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K32_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K32_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K32_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K32_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K32_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K32_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K32_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K32_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K32_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K32_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K32_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K32_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K32_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__3 
       (.I0(HwReg_K32_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__3 
       (.I0(HwReg_K32_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__3 
       (.I0(HwReg_K32_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__3 
       (.I0(HwReg_K32_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__3 
       (.I0(HwReg_K32_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__3 
       (.I0(HwReg_K32_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__3 
       (.I0(HwReg_K32_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__3 
       (.I0(HwReg_K32_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__3 
       (.I0(HwReg_K32_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__3 
       (.I0(HwReg_K32_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__3 
       (.I0(HwReg_K32_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__3 
       (.I0(HwReg_K32_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__3 
       (.I0(HwReg_K32_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__3 
       (.I0(HwReg_K32_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__3 
       (.I0(HwReg_K32_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__3 
       (.I0(HwReg_K32_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K32_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K32_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K32_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__24 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__24 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K32_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K31_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K31_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]B;
  wire [15:0]HwReg_K31_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K31_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K31_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__9 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K31_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K31_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K31_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K31_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K31_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K31_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K31_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K31_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K31_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K31_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K31_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K31_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K31_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K31_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K31_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__4 
       (.I0(HwReg_K31_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__4 
       (.I0(HwReg_K31_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__4 
       (.I0(HwReg_K31_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__4 
       (.I0(HwReg_K31_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__4 
       (.I0(HwReg_K31_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__4 
       (.I0(HwReg_K31_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__4 
       (.I0(HwReg_K31_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__4 
       (.I0(HwReg_K31_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__4 
       (.I0(HwReg_K31_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__4 
       (.I0(HwReg_K31_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__4 
       (.I0(HwReg_K31_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__4 
       (.I0(HwReg_K31_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__4 
       (.I0(HwReg_K31_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__4 
       (.I0(HwReg_K31_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__4 
       (.I0(HwReg_K31_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__4 
       (.I0(HwReg_K31_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K31_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K31_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K31_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__23 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__23 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K31_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K23_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K23_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;

  wire [15:0]B;
  wire [15:0]HwReg_K23_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K23_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K23_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__8 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K23_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K23_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K23_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K23_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K23_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K23_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K23_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K23_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K23_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K23_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K23_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K23_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K23_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K23_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K23_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__6 
       (.I0(HwReg_K23_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__6 
       (.I0(HwReg_K23_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__6 
       (.I0(HwReg_K23_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__6 
       (.I0(HwReg_K23_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__6 
       (.I0(HwReg_K23_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__6 
       (.I0(HwReg_K23_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__6 
       (.I0(HwReg_K23_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__6 
       (.I0(HwReg_K23_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__6 
       (.I0(HwReg_K23_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__6 
       (.I0(HwReg_K23_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__6 
       (.I0(HwReg_K23_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__6 
       (.I0(HwReg_K23_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__6 
       (.I0(HwReg_K23_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__6 
       (.I0(HwReg_K23_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__6 
       (.I0(HwReg_K23_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__6 
       (.I0(HwReg_K23_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K23_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K23_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K23_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__22 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__22 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K23_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80
   (A,
    mOutPtr,
    ap_sync_channel_write_HwReg_K22_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]A;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K22_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]A;
  wire [15:0]HwReg_K22_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K22_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K22_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__7 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K22_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K22_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K22_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K22_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K22_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K22_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K22_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K22_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K22_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K22_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K22_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K22_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K22_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K22_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K22_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__1 
       (.I0(HwReg_K22_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__1 
       (.I0(HwReg_K22_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__1 
       (.I0(HwReg_K22_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__1 
       (.I0(HwReg_K22_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__1 
       (.I0(HwReg_K22_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__1 
       (.I0(HwReg_K22_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__1 
       (.I0(HwReg_K22_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__1 
       (.I0(HwReg_K22_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__1 
       (.I0(HwReg_K22_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__1 
       (.I0(HwReg_K22_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__1 
       (.I0(HwReg_K22_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__1 
       (.I0(HwReg_K22_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__1 
       (.I0(HwReg_K22_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__1 
       (.I0(HwReg_K22_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__1 
       (.I0(HwReg_K22_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__1 
       (.I0(HwReg_K22_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K22_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K22_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K22_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__21 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__21 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K22_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K21_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K21_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]B;
  wire [15:0]HwReg_K21_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K21_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K21_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K21_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K21_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K21_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K21_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K21_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K21_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K21_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K21_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K21_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K21_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K21_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K21_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K21_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K21_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K21_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__2 
       (.I0(HwReg_K21_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__2 
       (.I0(HwReg_K21_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__2 
       (.I0(HwReg_K21_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__2 
       (.I0(HwReg_K21_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__2 
       (.I0(HwReg_K21_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__2 
       (.I0(HwReg_K21_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__2 
       (.I0(HwReg_K21_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__2 
       (.I0(HwReg_K21_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__2 
       (.I0(HwReg_K21_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__2 
       (.I0(HwReg_K21_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__2 
       (.I0(HwReg_K21_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__2 
       (.I0(HwReg_K21_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__2 
       (.I0(HwReg_K21_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__2 
       (.I0(HwReg_K21_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__2 
       (.I0(HwReg_K21_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__2 
       (.I0(HwReg_K21_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K21_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K21_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K21_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__20 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__20 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K21_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K13_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131_pp0_iter2_reg);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K13_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131_pp0_iter2_reg;

  wire [15:0]B;
  wire [15:0]HwReg_K13_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K13_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K13_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K13_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K13_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K13_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K13_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K13_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K13_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K13_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K13_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K13_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K13_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K13_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K13_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K13_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K13_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K13_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__5 
       (.I0(HwReg_K13_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__5 
       (.I0(HwReg_K13_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__5 
       (.I0(HwReg_K13_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__5 
       (.I0(HwReg_K13_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__5 
       (.I0(HwReg_K13_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__5 
       (.I0(HwReg_K13_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__5 
       (.I0(HwReg_K13_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__5 
       (.I0(HwReg_K13_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__5 
       (.I0(HwReg_K13_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__5 
       (.I0(HwReg_K13_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__5 
       (.I0(HwReg_K13_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__5 
       (.I0(HwReg_K13_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__5 
       (.I0(HwReg_K13_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__5 
       (.I0(HwReg_K13_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__5 
       (.I0(HwReg_K13_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__5 
       (.I0(HwReg_K13_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131_pp0_iter2_reg),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K13_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K13_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K13_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__19 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__19 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K13_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86
   (A,
    mOutPtr,
    ap_sync_channel_write_HwReg_K12_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]A;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K12_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]A;
  wire [15:0]HwReg_K12_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K12_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K12_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K12_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K12_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K12_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K12_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K12_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K12_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K12_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K12_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K12_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K12_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K12_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K12_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K12_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K12_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K12_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1 
       (.I0(HwReg_K12_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10 
       (.I0(HwReg_K12_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11 
       (.I0(HwReg_K12_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12 
       (.I0(HwReg_K12_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13 
       (.I0(HwReg_K12_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14 
       (.I0(HwReg_K12_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15 
       (.I0(HwReg_K12_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16 
       (.I0(HwReg_K12_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2 
       (.I0(HwReg_K12_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3 
       (.I0(HwReg_K12_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4 
       (.I0(HwReg_K12_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5 
       (.I0(HwReg_K12_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6 
       (.I0(HwReg_K12_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7 
       (.I0(HwReg_K12_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8 
       (.I0(HwReg_K12_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9 
       (.I0(HwReg_K12_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K12_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K12_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K12_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__18 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__18 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K12_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88
   (B,
    mOutPtr,
    ap_sync_channel_write_HwReg_K11_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131);
  output [15:0]B;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K11_channel0;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1131;

  wire [15:0]B;
  wire [15:0]HwReg_K11_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K11_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K11_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K11_channel_dout[10]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K11_channel_dout[11]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K11_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K11_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K11_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K11_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K11_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K11_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K11_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K11_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K11_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K11_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K11_channel_dout[7]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K11_channel_dout[8]));
  (* srl_bus_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K11_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__0 
       (.I0(HwReg_K11_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__0 
       (.I0(HwReg_K11_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__0 
       (.I0(HwReg_K11_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__0 
       (.I0(HwReg_K11_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__0 
       (.I0(HwReg_K11_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__0 
       (.I0(HwReg_K11_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__0 
       (.I0(HwReg_K11_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__0 
       (.I0(HwReg_K11_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1131),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__0 
       (.I0(HwReg_K11_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1131),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__0 
       (.I0(HwReg_K11_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1131),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__0 
       (.I0(HwReg_K11_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1131),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__0 
       (.I0(HwReg_K11_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1131),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__0 
       (.I0(HwReg_K11_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1131),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__0 
       (.I0(HwReg_K11_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1131),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__0 
       (.I0(HwReg_K11_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1131),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__0 
       (.I0(HwReg_K11_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_K11_2_channel0,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_K11_2_channel0;
  input [15:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_K11_2_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__17 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__17 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_K11_2_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92
   (S,
    out,
    ap_clk_0,
    mOutPtr,
    ap_sync_channel_write_HwReg_ColStart_channel0,
    in,
    ap_clk);
  output [1:0]S;
  output [12:0]out;
  output [1:0]ap_clk_0;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ColStart_channel0;
  input [15:0]in;
  input ap_clk;

  wire [14:12]HwReg_ColStart_channel_dout;
  wire [1:0]S;
  wire ap_clk;
  wire [1:0]ap_clk_0;
  wire ap_sync_channel_write_HwReg_ColStart_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [12:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_ColStart_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_ColStart_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_ColStart_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColStart_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln103_fu_373_p2_carry__0_i_1
       (.I0(out[12]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln103_fu_373_p2_carry__0_i_2
       (.I0(HwReg_ColStart_channel_dout[14]),
        .I1(HwReg_ColStart_channel_dout[13]),
        .I2(HwReg_ColStart_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_391_p2_carry__0_i_3
       (.I0(HwReg_ColStart_channel_dout[14]),
        .I1(out[12]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_391_p2_carry__0_i_4
       (.I0(HwReg_ColStart_channel_dout[12]),
        .I1(HwReg_ColStart_channel_dout[13]),
        .O(ap_clk_0[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93
   (DI,
    S,
    ap_clk_0,
    out,
    mOutPtr,
    ap_sync_channel_write_HwReg_ColEnd_channel0,
    in,
    ap_clk);
  output [1:0]DI;
  output [1:0]S;
  output [1:0]ap_clk_0;
  output [11:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ColEnd_channel0;
  input [15:0]in;
  input ap_clk;

  wire [1:0]DI;
  wire [15:12]HwReg_ColEnd_channel_dout;
  wire [1:0]S;
  wire ap_clk;
  wire [1:0]ap_clk_0;
  wire ap_sync_channel_write_HwReg_ColEnd_channel0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_ColEnd_channel_dout[12]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_ColEnd_channel_dout[13]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_ColEnd_channel_dout[14]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_ColEnd_channel_dout[15]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln103_1_fu_379_p2_carry__0_i_1
       (.I0(HwReg_ColEnd_channel_dout[15]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln103_1_fu_379_p2_carry__0_i_2
       (.I0(HwReg_ColEnd_channel_dout[14]),
        .I1(HwReg_ColEnd_channel_dout[13]),
        .I2(HwReg_ColEnd_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_1
       (.I0(HwReg_ColEnd_channel_dout[14]),
        .I1(HwReg_ColEnd_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_2
       (.I0(HwReg_ColEnd_channel_dout[12]),
        .I1(HwReg_ColEnd_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_5
       (.I0(HwReg_ColEnd_channel_dout[14]),
        .I1(HwReg_ColEnd_channel_dout[15]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_6
       (.I0(HwReg_ColEnd_channel_dout[12]),
        .I1(HwReg_ColEnd_channel_dout[13]),
        .O(ap_clk_0[0]));
endmodule

module bd_3a92_csc_0_fifo_w1_d3_S
   (bPassThru_422_or_420_In_loc_channel_dout,
    v_hcresampler_core_U0_ap_start,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_block_pp0_stage0_110015,
    internal_empty_n_reg_0,
    ap_idle,
    S,
    \select_ln685_reg_416_reg[2] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    Q,
    CO,
    HwReg_height_c20_full_n,
    HwReg_height_c21_empty_n,
    HwReg_width_c17_empty_n,
    HwReg_width_c16_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    v_hcresampler_core_1_U0_ap_start,
    int_ap_idle_reg_3,
    v_csc_core_U0_ap_start,
    Block_entry3_proc_U0_ap_start,
    int_ap_idle_i_2_0,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c22_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    int_ap_idle_i_6_0,
    ap_done_reg,
    \loopWidth_reg_421_reg[3] ,
    SS);
  output bPassThru_422_or_420_In_loc_channel_dout;
  output v_hcresampler_core_U0_ap_start;
  output bPassThru_422_or_420_In_loc_channel_full_n;
  output ap_block_pp0_stage0_110015;
  output internal_empty_n_reg_0;
  output ap_idle;
  output [1:0]S;
  input [0:0]\select_ln685_reg_416_reg[2] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input [1:0]Q;
  input [0:0]CO;
  input HwReg_height_c20_full_n;
  input HwReg_height_c21_empty_n;
  input HwReg_width_c17_empty_n;
  input HwReg_width_c16_full_n;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input v_hcresampler_core_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_3;
  input v_csc_core_U0_ap_start;
  input Block_entry3_proc_U0_ap_start;
  input [0:0]int_ap_idle_i_2_0;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input [0:0]int_ap_idle_i_6_0;
  input ap_done_reg;
  input [1:0]\loopWidth_reg_421_reg[3] ;
  input [0:0]SS;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c20_full_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_empty_n;
  wire HwReg_width_c18_channel_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_110015;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire int_ap_idle_i_11_n_5;
  wire [0:0]int_ap_idle_i_2_0;
  wire int_ap_idle_i_2_n_5;
  wire [0:0]int_ap_idle_i_6_0;
  wire int_ap_idle_i_6_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire internal_empty_n_i_1__33_n_5;
  wire internal_empty_n_i_2__33_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__33_n_5;
  wire internal_full_n_i_2__22_n_5;
  wire [1:0]\loopWidth_reg_421_reg[3] ;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__33_n_5 ;
  wire \mOutPtr[1]_i_1__33_n_5 ;
  wire \mOutPtr[2]_i_1__32_n_5 ;
  wire \mOutPtr[2]_i_3_n_5 ;
  wire [0:0]\select_ln685_reg_416_reg[2] ;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;

  bd_3a92_csc_0_fifo_w1_d3_S_shiftReg U_bd_3a92_csc_0_fifo_w1_d3_S_ram
       (.Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .S(S),
        .ap_block_pp0_stage0_110015(ap_block_pp0_stage0_110015),
        .ap_clk(ap_clk),
        .ap_clk_0(bPassThru_422_or_420_In_loc_channel_dout),
        .ap_done_reg(ap_done_reg),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .\loopWidth_reg_421_reg[3] (\loopWidth_reg_421_reg[3] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (bPassThru_422_or_420_In_loc_channel_full_n),
        .\select_ln685_reg_416_reg[2] (\select_ln685_reg_416_reg[2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0444444400000000)) 
    int_ap_idle_i_11
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c22_channel_empty_n),
        .I4(HwReg_width_c18_channel_empty_n),
        .I5(int_ap_idle_i_6_0),
        .O(int_ap_idle_i_11_n_5));
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_6_n_5),
        .I1(int_ap_idle_reg_2),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(int_ap_idle_reg_3),
        .I4(v_csc_core_U0_ap_start),
        .O(int_ap_idle_i_2_n_5));
  LUT4 #(
    .INIT(16'h0020)) 
    int_ap_idle_i_6
       (.I0(int_ap_idle_i_11_n_5),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(int_ap_idle_i_2_0),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(int_ap_idle_i_6_n_5));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__33
       (.I0(internal_empty_n_i_2__33_n_5),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__33_n_5));
  LUT4 #(
    .INIT(16'hFF20)) 
    internal_empty_n_i_2__33
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(v_hcresampler_core_U0_ap_start),
        .O(internal_empty_n_i_2__33_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__38
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(HwReg_height_c20_full_n),
        .I2(HwReg_height_c21_empty_n),
        .I3(HwReg_width_c17_empty_n),
        .I4(Q[0]),
        .I5(HwReg_width_c16_full_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_5),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n_i_2__22_n_5),
        .I1(internal_full_n),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_5));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__22
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(bPassThru_422_or_420_In_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I5(Block_entry3_proc_U0_ap_done),
        .O(internal_full_n_i_2__22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__32
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_5),
        .Q(bPassThru_422_or_420_In_loc_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__33 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__33 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .I2(Q[1]),
        .I3(CO),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \mOutPtr[2]_i_1__32 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr[2]_i_3_n_5 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'hDF20202020202020)) 
    \mOutPtr[2]_i_3 
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__33_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__33_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__32_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w1_d3_S_shiftReg
   (ap_clk_0,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0,
    ap_block_pp0_stage0_110015,
    S,
    \select_ln685_reg_416_reg[2] ,
    ap_clk,
    mOutPtr,
    \mOutPtr_reg[0] ,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    \loopWidth_reg_421_reg[3] );
  output ap_clk_0;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  output ap_block_pp0_stage0_110015;
  output [1:0]S;
  input [0:0]\select_ln685_reg_416_reg[2] ;
  input ap_clk;
  input [2:0]mOutPtr;
  input \mOutPtr_reg[0] ;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input [1:0]\loopWidth_reg_421_reg[3] ;

  wire Block_entry3_proc_U0_ap_start;
  wire [1:0]S;
  wire ap_block_pp0_stage0_110015;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire [1:0]\loopWidth_reg_421_reg[3] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\select_ln685_reg_416_reg[2] ;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0),
        .CLK(ap_clk),
        .D(\select_ln685_reg_416_reg[2] ),
        .Q(ap_clk_0));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_421[3]_i_2 
       (.I0(ap_clk_0),
        .I1(\loopWidth_reg_421_reg[3] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_421[3]_i_3 
       (.I0(ap_clk_0),
        .I1(\loopWidth_reg_421_reg[3] [0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln685_reg_416[2]_i_1 
       (.I0(ap_clk_0),
        .O(ap_block_pp0_stage0_110015));
endmodule

module bd_3a92_csc_0_fifo_w1_d5_S
   (bPassThru_422_or_420_Out_loc_channel_dout,
    v_hcresampler_core_1_U0_ap_start,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    select_ln720_fu_233_p3,
    internal_empty_n_reg_0,
    S,
    if_din,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    Block_entry3_proc_U0_ap_done,
    \mOutPtr_reg[0]_0 ,
    Q,
    CO,
    HwReg_height_c_full_n,
    HwReg_height_c19_empty_n,
    HwReg_width_c15_empty_n,
    HwReg_width_c_full_n,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    \loopWidth_reg_440_reg[3] ,
    SS);
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output v_hcresampler_core_1_U0_ap_start;
  output bPassThru_422_or_420_Out_loc_channel_full_n;
  output [0:0]select_ln720_fu_233_p3;
  output internal_empty_n_reg_0;
  output [0:0]S;
  input [0:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input Block_entry3_proc_U0_ap_done;
  input \mOutPtr_reg[0]_0 ;
  input [1:0]Q;
  input [0:0]CO;
  input HwReg_height_c_full_n;
  input HwReg_height_c19_empty_n;
  input HwReg_width_c15_empty_n;
  input HwReg_width_c_full_n;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input [0:0]\loopWidth_reg_440_reg[3] ;
  input [0:0]SS;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c_full_n;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [0:0]if_din;
  wire internal_empty_n;
  wire internal_empty_n_i_1__34_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__34_n_5;
  wire internal_full_n_i_2__4_n_5;
  wire internal_full_n_i_3__33_n_5;
  wire internal_full_n_i_4_n_5;
  wire [0:0]\loopWidth_reg_440_reg[3] ;
  wire [3:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__34_n_5 ;
  wire \mOutPtr[1]_i_1__34_n_5 ;
  wire \mOutPtr[2]_i_1__33_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_2__0_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]select_ln720_fu_233_p3;
  wire v_hcresampler_core_1_U0_ap_start;

  bd_3a92_csc_0_fifo_w1_d5_S_shiftReg U_bd_3a92_csc_0_fifo_w1_d5_S_ram
       (.Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .Q(mOutPtr),
        .S(S),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .if_din(if_din),
        .internal_empty_n_reg(bPassThru_422_or_420_Out_loc_channel_full_n),
        .internal_empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .\loopWidth_reg_440_reg[3] (\loopWidth_reg_440_reg[3] ),
        .select_ln720_fu_233_p3(select_ln720_fu_233_p3));
  LUT6 #(
    .INIT(64'h88A8A8A8A8A8A8A8)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(CO),
        .I4(Q[1]),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__34
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(internal_empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__44
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(HwReg_height_c_full_n),
        .I2(HwReg_height_c19_empty_n),
        .I3(HwReg_width_c15_empty_n),
        .I4(Q[0]),
        .I5(HwReg_width_c_full_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_5),
        .Q(v_hcresampler_core_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__4_n_5),
        .I1(internal_full_n_i_3__33_n_5),
        .I2(internal_full_n_i_4_n_5),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_5));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__4
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(Block_entry3_proc_U0_ap_done),
        .O(internal_full_n_i_2__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__33
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_full_n_i_3__33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[3]),
        .O(internal_full_n_i_4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_5),
        .Q(bPassThru_422_or_420_Out_loc_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__34 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[2]_i_1__33 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'hDF20202020202020)) 
    \mOutPtr[3]_i_1__0 
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(v_hcresampler_core_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .O(\mOutPtr[3]_i_2__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__34_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_1__34_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[2]_i_1__33_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[3]_i_2__0_n_5 ),
        .Q(mOutPtr[3]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w1_d5_S_shiftReg
   (bPassThru_422_or_420_Out_loc_channel_dout,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0,
    select_ln720_fu_233_p3,
    S,
    if_din,
    ap_clk,
    Q,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    \loopWidth_reg_440_reg[3] );
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  output [0:0]select_ln720_fu_233_p3;
  output [0:0]S;
  input [0:0]if_din;
  input ap_clk;
  input [3:0]Q;
  input internal_empty_n_reg;
  input internal_empty_n_reg_0;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input [0:0]\loopWidth_reg_440_reg[3] ;

  wire Block_entry3_proc_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire [0:0]if_din;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]\loopWidth_reg_440_reg[3] ;
  wire [0:0]select_ln720_fu_233_p3;
  wire [2:0]shiftReg_addr;

  (* srl_bus_name = "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(bPassThru_422_or_420_Out_loc_channel_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(internal_empty_n_reg),
        .I1(internal_empty_n_reg_0),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_440[3]_i_2 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .I1(\loopWidth_reg_440_reg[3] ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \not_read15_reg_445[0]_i_1 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(select_ln720_fu_233_p3));
endmodule

module bd_3a92_csc_0_fifo_w24_d16_S
   (stream_csc_empty_n,
    stream_csc_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_1_U0_stream_csc_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_csc_empty_n;
  output stream_csc_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_1_U0_stream_csc_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__43_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__43_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__47_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire v_hcresampler_core_1_U0_stream_csc_read;

  bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57 U_bd_3a92_csc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_csc_empty_n),
        .I3(v_hcresampler_core_1_U0_stream_csc_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__43_n_5));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_5),
        .Q(stream_csc_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n),
        .I1(stream_csc_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_1_U0_stream_csc_read),
        .I4(stream_csc_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__43_n_5));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_5),
        .Q(stream_csc_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__43 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__47 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__47_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__47_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_38
   (stream_in_empty_n,
    stream_in_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_U0_stream_in_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_U0_stream_in_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__37_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__37_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__45_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;

  bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56 U_bd_3a92_csc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_in_empty_n),
        .I3(v_hcresampler_core_U0_stream_in_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_5),
        .Q(stream_in_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n),
        .I1(stream_in_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_U0_stream_in_read),
        .I4(stream_in_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_5),
        .Q(stream_in_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__45 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__45_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__45_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_39
   (stream_in_hresampled_empty_n,
    stream_in_hresampled_full_n,
    internal_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_in_hresampled_empty_n;
  output stream_in_hresampled_full_n;
  output internal_full_n;
  output [23:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__40_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__46_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;

  bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55 U_bd_3a92_csc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__40
       (.I0(stream_in_hresampled_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__40_n_5));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_5),
        .Q(stream_in_hresampled_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(stream_in_hresampled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__40 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__46 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__46_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__46_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_40
   (stream_out_hresampled_empty_n,
    stream_out_hresampled_full_n,
    \icmp_ln619_reg_376_reg[0] ,
    out,
    internal_full_n,
    ap_clk,
    internal_full_n_reg_0,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_out_hresampled_empty_n;
  output stream_out_hresampled_full_n;
  output [7:0]\icmp_ln619_reg_376_reg[0] ;
  output [23:0]out;
  output internal_full_n;
  input ap_clk;
  input internal_full_n_reg_0;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  wire ap_rst_n;
  wire [7:0]\icmp_ln619_reg_376_reg[0] ;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__46_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__48_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;

  bd_3a92_csc_0_fifo_w24_d16_S_shiftReg U_bd_3a92_csc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .\icmp_ln619_reg_376_reg[0] (\icmp_ln619_reg_376_reg[0] ),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__46
       (.I0(stream_out_hresampled_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__46_n_5));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__43
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_5),
        .Q(stream_out_hresampled_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(stream_out_hresampled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__46 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__48 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__48_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__48_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w24_d16_S_shiftReg
   (\icmp_ln619_reg_376_reg[0] ,
    out,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]\icmp_ln619_reg_376_reg[0] ;
  output [23:0]out;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ;
  wire [7:0]\icmp_ln619_reg_376_reg[0] ;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[0]_i_1 
       (.I0(out[0]),
        .I1(out[8]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[1]_i_1 
       (.I0(out[1]),
        .I1(out[9]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [1]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[2]_i_1 
       (.I0(out[2]),
        .I1(out[10]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[3]_i_1 
       (.I0(out[3]),
        .I1(out[11]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[4]_i_1 
       (.I0(out[4]),
        .I1(out[12]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[5]_i_1 
       (.I0(out[5]),
        .I1(out[13]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[6]_i_1 
       (.I0(out[6]),
        .I1(out[14]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [6]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_2 
       (.I0(out[7]),
        .I1(out[15]),
        .I2(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 ),
        .O(\icmp_ln619_reg_376_reg[0] [7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_3a92_csc_0_fifo_w8_d2_S
   (HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
    \ap_CS_fsm_reg[0] ,
    internal_full_n_reg_0,
    ap_sync_channel_write_HwReg_InVideoFormat_channel,
    ap_clk,
    HwReg_height_c22_channel_empty_n,
    HwReg_width_c18_channel_empty_n,
    HwReg_height_c21_full_n,
    Q,
    HwReg_width_c17_full_n,
    \cond_reg_339_reg[0] ,
    ap_rst_n,
    mOutPtr110_out,
    ap_sync_channel_write_HwReg_InVideoFormat_channel0,
    AXIvideo2MultiPixStream_U0_ap_ready,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_GOffset_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
    ap_done_reg_i_2,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    CO,
    SS,
    D);
  output HwReg_InVideoFormat_channel_empty_n;
  output HwReg_InVideoFormat_channel_full_n;
  output AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  output \ap_CS_fsm_reg[0] ;
  output internal_full_n_reg_0;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel;
  input ap_clk;
  input HwReg_height_c22_channel_empty_n;
  input HwReg_width_c18_channel_empty_n;
  input HwReg_height_c21_full_n;
  input [1:0]Q;
  input HwReg_width_c17_full_n;
  input \cond_reg_339_reg[0] ;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_GOffset_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  input ap_done_reg_i_2;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input [0:0]CO;
  input [0:0]SS;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [7:0]D;
  wire HwReg_GOffset_V_channel_full_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_empty_n;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  wire ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_339_reg[0] ;
  wire internal_empty_n_i_1_n_5;
  wire internal_full_n_i_1_n_5;
  wire internal_full_n_i_2__35_n_5;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;

  bd_3a92_csc_0_fifo_w8_d2_S_shiftReg U_bd_3a92_csc_0_fifo_w8_d2_S_ram
       (.D(D),
        .Q(Q[0]),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel0(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .\cond_reg_339_reg[0] (\cond_reg_339_reg[0] ),
        .\cond_reg_339_reg[0]_0 (\mOutPtr_reg_n_5_[1] ),
        .\cond_reg_339_reg[0]_1 (\mOutPtr_reg_n_5_[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_6
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I3(HwReg_GOffset_V_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .I5(ap_done_reg_i_2),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_96[10]_i_1 
       (.I0(HwReg_InVideoFormat_channel_empty_n),
        .I1(HwReg_height_c22_channel_empty_n),
        .I2(HwReg_width_c18_channel_empty_n),
        .I3(HwReg_height_c21_full_n),
        .I4(Q[0]),
        .I5(HwReg_width_c17_full_n),
        .O(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(internal_empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_5),
        .Q(HwReg_InVideoFormat_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__35_n_5),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(HwReg_InVideoFormat_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    internal_full_n_i_2__35
       (.I0(HwReg_InVideoFormat_channel_empty_n),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(internal_full_n_i_2__35_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_5),
        .Q(HwReg_InVideoFormat_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(HwReg_InVideoFormat_channel_empty_n),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .I2(Q[1]),
        .I3(CO),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w8_d2_S_shiftReg
   (\ap_CS_fsm_reg[0] ,
    Q,
    \cond_reg_339_reg[0] ,
    \cond_reg_339_reg[0]_0 ,
    \cond_reg_339_reg[0]_1 ,
    ap_sync_channel_write_HwReg_InVideoFormat_channel0,
    D,
    ap_clk);
  output \ap_CS_fsm_reg[0] ;
  input [0:0]Q;
  input \cond_reg_339_reg[0] ;
  input \cond_reg_339_reg[0]_0 ;
  input \cond_reg_339_reg[0]_1 ;
  input ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  wire \cond_reg_339[0]_i_2_n_5 ;
  wire \cond_reg_339[0]_i_3_n_5 ;
  wire \cond_reg_339[0]_i_4_n_5 ;
  wire \cond_reg_339[0]_i_5_n_5 ;
  wire \cond_reg_339[0]_i_6_n_5 ;
  wire \cond_reg_339_reg[0] ;
  wire \cond_reg_339_reg[0]_0 ;
  wire \cond_reg_339_reg[0]_1 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \cond_reg_339[0]_i_1 
       (.I0(\cond_reg_339[0]_i_2_n_5 ),
        .I1(\cond_reg_339[0]_i_3_n_5 ),
        .I2(\cond_reg_339[0]_i_4_n_5 ),
        .I3(\cond_reg_339[0]_i_5_n_5 ),
        .I4(Q),
        .I5(\cond_reg_339_reg[0] ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h008A20AA)) 
    \cond_reg_339[0]_i_2 
       (.I0(\cond_reg_339[0]_i_6_n_5 ),
        .I1(\cond_reg_339_reg[0]_0 ),
        .I2(\cond_reg_339_reg[0]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\cond_reg_339[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_339[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\cond_reg_339_reg[0]_0 ),
        .I3(\cond_reg_339_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cond_reg_339[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_339[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\cond_reg_339_reg[0]_0 ),
        .I3(\cond_reg_339_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\cond_reg_339[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h008A20AA)) 
    \cond_reg_339[0]_i_5 
       (.I0(Q),
        .I1(\cond_reg_339_reg[0]_0 ),
        .I2(\cond_reg_339_reg[0]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\cond_reg_339[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_339[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\cond_reg_339_reg[0]_0 ),
        .I3(\cond_reg_339_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\cond_reg_339[0]_i_6_n_5 ));
endmodule

module bd_3a92_csc_0_fifo_w8_d4_S
   (internal_full_n_reg_0,
    HwReg_ClampMin_2_V_channel_full_n,
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel,
    HwReg_ClampMin_2_V_channel_empty_n,
    out,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
    HwReg_BOffset_V_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
    ap_done_reg_i_3,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    SS,
    ap_rst_n);
  output internal_full_n_reg_0;
  output HwReg_ClampMin_2_V_channel_full_n;
  output ap_sync_channel_write_HwReg_ClampMin_2_V_channel;
  output HwReg_ClampMin_2_V_channel_empty_n;
  output [7:0]out;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel;
  input HwReg_BOffset_V_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  input ap_done_reg_i_3;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_BOffset_V_channel_full_n;
  wire HwReg_ClampMin_2_V_channel_empty_n;
  wire HwReg_ClampMin_2_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_3;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel;
  wire [7:0]in;
  wire internal_empty_n_i_1__31_n_5;
  wire internal_empty_n_i_2__31_n_5;
  wire internal_full_n_i_1__31_n_5;
  wire internal_full_n_i_2__39_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__31_n_5 ;
  wire \mOutPtr[1]_i_1__31_n_5 ;
  wire \mOutPtr[2]_i_1__30_n_5 ;
  wire [7:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96 U_bd_3a92_csc_0_fifo_w8_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ClampMin_2_V_channel0(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_9
       (.I0(HwReg_ClampMin_2_V_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .I3(HwReg_BOffset_V_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .I5(ap_done_reg_i_3),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel_i_1
       (.I0(HwReg_ClampMin_2_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_2_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .I2(HwReg_ClampMin_2_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__31_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__31_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__31
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__31_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_5),
        .Q(HwReg_ClampMin_2_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n_i_2__39_n_5),
        .I1(internal_empty_n_i_2__31_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ClampMin_2_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__39
       (.I0(HwReg_ClampMin_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ClampMin_2_V_channel_full_n),
        .O(internal_full_n_i_2__39_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__30
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClampMin_2_V_channel_empty_n),
        .I2(HwReg_ClampMin_2_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_5),
        .Q(HwReg_ClampMin_2_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__31 
       (.I0(HwReg_ClampMin_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ClampMin_2_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ClampMin_2_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__30 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClampMin_2_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__30_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__31_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__31_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__30_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_1
   (ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg,
    HwReg_ClampMin_V_channel_full_n,
    ap_sync_channel_write_HwReg_ClampMin_V_channel,
    HwReg_ClampMin_V_channel_empty_n,
    D,
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
    Block_entry3_proc_U0_ap_start,
    ap_done_reg,
    HwReg_ClipMax_2_V_channel_full_n,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131_pp0_iter6_reg,
    ap_sync_channel_write_HwReg_ClampMin_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg;
  output HwReg_ClampMin_V_channel_full_n;
  output ap_sync_channel_write_HwReg_ClampMin_V_channel;
  output HwReg_ClampMin_V_channel_empty_n;
  output [7:0]D;
  input ap_sync_reg_channel_write_HwReg_ClampMin_V_channel;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  input Block_entry3_proc_U0_ap_start;
  input ap_done_reg;
  input HwReg_ClipMax_2_V_channel_full_n;
  input v_csc_core_U0_ap_ready;
  input [7:0]out;
  input or_ln105_2_reg_1131_pp0_iter6_reg;
  input ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [7:0]D;
  wire HwReg_ClampMin_V_channel_empty_n;
  wire HwReg_ClampMin_V_channel_full_n;
  wire HwReg_ClipMax_2_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  wire [7:0]in;
  wire internal_empty_n_i_1__17_n_5;
  wire internal_empty_n_i_2__17_n_5;
  wire internal_full_n_i_1__17_n_5;
  wire internal_full_n_i_2__6_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_5 ;
  wire \mOutPtr[1]_i_1__17_n_5 ;
  wire \mOutPtr[2]_i_1__16_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [7:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95 U_bd_3a92_csc_0_fifo_w8_d4_S_ram
       (.D(D),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ClampMin_V_channel0(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(out));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_18
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .I1(HwReg_ClampMin_V_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ClipMax_2_V_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_i_1
       (.I0(HwReg_ClampMin_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .I2(HwReg_ClampMin_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__17_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__17_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_5),
        .Q(HwReg_ClampMin_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__6_n_5),
        .I1(internal_empty_n_i_2__17_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ClampMin_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__6
       (.I0(HwReg_ClampMin_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ClampMin_V_channel_full_n),
        .O(internal_full_n_i_2__6_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__16
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClampMin_V_channel_empty_n),
        .I2(HwReg_ClampMin_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_5),
        .Q(HwReg_ClampMin_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__17 
       (.I0(HwReg_ClampMin_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ClampMin_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ClampMin_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClampMin_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__16_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__16_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_2
   (ap_sync_channel_write_HwReg_ClipMax_2_V_channel,
    HwReg_ClipMax_2_V_channel_full_n,
    HwReg_ClipMax_2_V_channel_empty_n,
    out,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_ClipMax_2_V_channel;
  output HwReg_ClipMax_2_V_channel_full_n;
  output HwReg_ClipMax_2_V_channel_empty_n;
  output [7:0]out;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire HwReg_ClipMax_2_V_channel_empty_n;
  wire HwReg_ClipMax_2_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  wire [7:0]in;
  wire internal_empty_n_i_1__32_n_5;
  wire internal_empty_n_i_2__32_n_5;
  wire internal_full_n_i_1__32_n_5;
  wire internal_full_n_i_2__38_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__32_n_5 ;
  wire \mOutPtr[1]_i_1__32_n_5 ;
  wire \mOutPtr[2]_i_1__31_n_5 ;
  wire [7:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94 U_bd_3a92_csc_0_fifo_w8_d4_S_ram
       (.ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ClipMax_2_V_channel0(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel_i_1
       (.I0(HwReg_ClipMax_2_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_2_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .I2(HwReg_ClipMax_2_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__32_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__32_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__32
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__32_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_5),
        .Q(HwReg_ClipMax_2_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_i_2__38_n_5),
        .I1(internal_empty_n_i_2__32_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ClipMax_2_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__38
       (.I0(HwReg_ClipMax_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ClipMax_2_V_channel_full_n),
        .O(internal_full_n_i_2__38_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__31
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClipMax_2_V_channel_empty_n),
        .I2(HwReg_ClipMax_2_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_5),
        .Q(HwReg_ClipMax_2_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__32 
       (.I0(HwReg_ClipMax_2_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ClipMax_2_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ClipMax_2_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__31 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClipMax_2_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__31_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__32_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__32_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__31_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_3
   (ap_sync_channel_write_HwReg_ClipMax_V_channel,
    HwReg_ClipMax_V_channel_full_n,
    HwReg_ClipMax_V_channel_empty_n,
    D,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
    v_csc_core_U0_ap_ready,
    out,
    or_ln105_2_reg_1131_pp0_iter6_reg,
    ap_sync_channel_write_HwReg_ClipMax_V_channel0,
    in,
    ap_clk,
    CO,
    Q,
    Block_entry3_proc_U0_ap_done,
    SS,
    ap_rst_n);
  output ap_sync_channel_write_HwReg_ClipMax_V_channel;
  output HwReg_ClipMax_V_channel_full_n;
  output HwReg_ClipMax_V_channel_empty_n;
  output [7:0]D;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  input v_csc_core_U0_ap_ready;
  input [7:0]out;
  input or_ln105_2_reg_1131_pp0_iter6_reg;
  input ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]SS;
  input ap_rst_n;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]CO;
  wire [7:0]D;
  wire HwReg_ClipMax_V_channel_empty_n;
  wire HwReg_ClipMax_V_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  wire [7:0]in;
  wire internal_empty_n_i_1__18_n_5;
  wire internal_empty_n_i_2__18_n_5;
  wire internal_full_n_i_1__18_n_5;
  wire internal_full_n_i_2__7_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_5 ;
  wire \mOutPtr[1]_i_1__18_n_5 ;
  wire \mOutPtr[2]_i_1__17_n_5 ;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [7:0]out;
  wire v_csc_core_U0_ap_ready;

  bd_3a92_csc_0_fifo_w8_d4_S_shiftReg U_bd_3a92_csc_0_fifo_w8_d4_S_ram
       (.D(D),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_HwReg_ClipMax_V_channel0(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .in(in),
        .mOutPtr(mOutPtr),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(out));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel_i_1
       (.I0(HwReg_ClipMax_V_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_V_channel));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .I2(HwReg_ClipMax_V_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .I4(internal_empty_n_i_2__18_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__18_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__18
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_5),
        .Q(HwReg_ClipMax_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n_i_2__7_n_5),
        .I1(internal_empty_n_i_2__18_n_5),
        .I2(mOutPtr[1]),
        .I3(HwReg_ClipMax_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_5));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    internal_full_n_i_2__7
       (.I0(HwReg_ClipMax_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(HwReg_ClipMax_V_channel_full_n),
        .O(internal_full_n_i_2__7_n_5));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    internal_full_n_i_3__17
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClipMax_V_channel_empty_n),
        .I2(HwReg_ClipMax_V_channel_full_n),
        .I3(ap_done_reg),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_5),
        .Q(HwReg_ClipMax_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1__18 
       (.I0(HwReg_ClipMax_V_channel_empty_n),
        .I1(v_csc_core_U0_ap_ready),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(HwReg_ClipMax_V_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .I2(CO),
        .I3(Q),
        .I4(HwReg_ClipMax_V_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .I3(v_csc_core_U0_ap_ready),
        .I4(HwReg_ClipMax_V_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__17_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__17_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w8_d4_S_shiftReg
   (D,
    mOutPtr,
    ap_sync_channel_write_HwReg_ClipMax_V_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131_pp0_iter6_reg);
  output [7:0]D;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [7:0]out;
  input or_ln105_2_reg_1131_pp0_iter6_reg;

  wire [7:0]D;
  wire [7:0]HwReg_ClipMax_V_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_ClipMax_V_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__16 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClipMax_V_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_ClipMax_V_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClipMax_V_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_ClipMax_V_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClipMax_V_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_ClipMax_V_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClipMax_V_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[0]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[1]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[2]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[3]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[4]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[5]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[6]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[7]_i_1 
       (.I0(HwReg_ClipMax_V_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__30 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__30 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95
   (D,
    mOutPtr,
    ap_sync_channel_write_HwReg_ClampMin_V_channel0,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1131_pp0_iter6_reg);
  output [7:0]D;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  input [7:0]in;
  input ap_clk;
  input [7:0]out;
  input or_ln105_2_reg_1131_pp0_iter6_reg;

  wire [7:0]D;
  wire [7:0]HwReg_ClampMin_V_channel_dout;
  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_ClampMin_V_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__15 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClampMin_V_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_ClampMin_V_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClampMin_V_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_ClampMin_V_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClampMin_V_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_ClampMin_V_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClampMin_V_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[0]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[1]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[2]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[3]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[4]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[5]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[6]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[7]_i_1 
       (.I0(HwReg_ClampMin_V_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1131_pp0_iter6_reg),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg" *) 
module bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96
   (out,
    mOutPtr,
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]mOutPtr;
  input ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__29 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__29 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module bd_3a92_csc_0_fifo_w8_d6_S
   (MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_OutVideoFormat_channel_full_n,
    ap_clk_0,
    ap_sync_channel_write_HwReg_OutVideoFormat_channel,
    ap_clk,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ap_done,
    shiftReg_ce,
    mOutPtr110_out,
    ap_done_reg,
    Block_entry3_proc_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    in,
    SS,
    E);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output HwReg_OutVideoFormat_channel_full_n;
  output ap_clk_0;
  output ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  input ap_clk;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input shiftReg_ce;
  input mOutPtr110_out;
  input ap_done_reg;
  input Block_entry3_proc_U0_ap_start;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input [7:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire Block_entry3_proc_U0_ap_start;
  wire [0:0]E;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_5;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_5;
  wire [3:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_2_n_5 ;
  wire shiftReg_ce;

  bd_3a92_csc_0_fifo_w8_d6_S_shiftReg U_bd_3a92_csc_0_fifo_w8_d6_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1
       (.I0(HwReg_OutVideoFormat_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_OutVideoFormat_channel));
  LUT5 #(
    .INIT(32'hA0A8A8A8)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(shiftReg_ce),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(HwReg_OutVideoFormat_channel_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(shiftReg_ce),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(internal_full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_5),
        .Q(HwReg_OutVideoFormat_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .O(\mOutPtr[3]_i_2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_5 ),
        .Q(mOutPtr[3]),
        .S(SS));
endmodule

module bd_3a92_csc_0_fifo_w8_d6_S_shiftReg
   (ap_clk_0,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output ap_clk_0;
  input [3:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [7:0]HwReg_OutVideoFormat_channel_dout;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_clk_0;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5 ;
  wire [7:0]in;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_OutVideoFormat_channel_dout[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_OutVideoFormat_channel_dout[1]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_OutVideoFormat_channel_dout[2]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_OutVideoFormat_channel_dout[3]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_OutVideoFormat_channel_dout[4]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_OutVideoFormat_channel_dout[5]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_OutVideoFormat_channel_dout[6]));
  (* srl_bus_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_OutVideoFormat_channel_dout[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_3 
       (.I0(HwReg_OutVideoFormat_channel_dout[2]),
        .I1(HwReg_OutVideoFormat_channel_dout[3]),
        .I2(HwReg_OutVideoFormat_channel_dout[0]),
        .I3(HwReg_OutVideoFormat_channel_dout[1]),
        .I4(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5 ),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4 
       (.I0(HwReg_OutVideoFormat_channel_dout[5]),
        .I1(HwReg_OutVideoFormat_channel_dout[4]),
        .I2(HwReg_OutVideoFormat_channel_dout[7]),
        .I3(HwReg_OutVideoFormat_channel_dout[6]),
        .O(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5 ));
endmodule

module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
   (SR,
    ap_block_pp0_stage0_01001,
    \cmp150_i_reg_782_reg[0] ,
    D,
    E,
    ap_loop_init_int_reg_0,
    cmp150_i_reg_7820,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg,
    \cmp361011_i_reg_426_reg[0] ,
    \pixbuf_y_val_V_16_load_reg_438_reg[7] ,
    \pixbuf_y_val_V_17_load_reg_443_reg[7] ,
    \pixbuf_y_val_V_18_load_reg_448_reg[7] ,
    \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] ,
    \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 ,
    S,
    DI,
    ap_loop_init_int_reg_1,
    \x_fu_120_reg[11] ,
    ap_loop_init_int_reg_2,
    \HwReg_width_read_reg_410_reg[7] ,
    \HwReg_width_read_reg_410_reg[6] ,
    ap_loop_init_int_reg_3,
    ap_sig_allocacmp_x_1,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
    \x_fu_120_reg[3] ,
    \x_fu_120_reg[7] ,
    \x_fu_120_reg[11]_0 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0,
    \icmp_ln732_reg_778_reg[0] ,
    SS,
    ap_clk,
    CO,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
    \cmp150_i_reg_782_reg[0]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    icmp_ln732_reg_778,
    \pixbuf_y_val_V_2_fu_128_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    icmp_ln724_reg_768_pp0_iter1_reg,
    \ap_CS_fsm_reg[5] ,
    cmp361011_i_reg_426,
    \ap_CS_fsm_reg[5]_0 ,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    tmp_reg_792_pp0_iter1_reg,
    bPassThru_422_or_420_In_loc_channel_dout,
    ap_enable_reg_pp0_iter4,
    tmp_reg_792_pp0_iter3_reg,
    \pixbuf_y_val_V_3_fu_132_reg[7] ,
    Q,
    \pixbuf_y_val_V_4_fu_136_reg[7] ,
    \pixbuf_y_val_V_4_fu_136_reg[7]_0 ,
    \pixbuf_y_val_V_5_fu_140_reg[7] ,
    \pixbuf_y_val_V_5_fu_140_reg[7]_0 ,
    \pixbuf_y_val_V_2_fu_128_reg[7] ,
    \pixbuf_y_val_V_1_fu_124_reg[7] ,
    out,
    \icmp_ln724_reg_768_reg[0] ,
    \cmp150_i_reg_782_reg[0]_1 ,
    icmp_ln732_fu_289_p2_carry__0,
    \icmp_ln732_reg_778_reg[0]_0 ,
    select_ln685_reg_416);
  output [0:0]SR;
  output ap_block_pp0_stage0_01001;
  output \cmp150_i_reg_782_reg[0] ;
  output [11:0]D;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output cmp150_i_reg_7820;
  output [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  output [1:0]\cmp361011_i_reg_426_reg[0] ;
  output [7:0]\pixbuf_y_val_V_16_load_reg_438_reg[7] ;
  output [7:0]\pixbuf_y_val_V_17_load_reg_443_reg[7] ;
  output [7:0]\pixbuf_y_val_V_18_load_reg_448_reg[7] ;
  output [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] ;
  output [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 ;
  output [3:0]S;
  output [1:0]DI;
  output [3:0]ap_loop_init_int_reg_1;
  output [1:0]\x_fu_120_reg[11] ;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]\HwReg_width_read_reg_410_reg[7] ;
  output [3:0]\HwReg_width_read_reg_410_reg[6] ;
  output [3:0]ap_loop_init_int_reg_3;
  output [0:0]ap_sig_allocacmp_x_1;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  output [3:0]\x_fu_120_reg[3] ;
  output [3:0]\x_fu_120_reg[7] ;
  output [3:0]\x_fu_120_reg[11]_0 ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0;
  output \icmp_ln732_reg_778_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  input \cmp150_i_reg_782_reg[0]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input icmp_ln732_reg_778;
  input \pixbuf_y_val_V_2_fu_128_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln724_reg_768_pp0_iter1_reg;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input cmp361011_i_reg_426;
  input [0:0]\ap_CS_fsm_reg[5]_0 ;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input tmp_reg_792_pp0_iter1_reg;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input ap_enable_reg_pp0_iter4;
  input tmp_reg_792_pp0_iter3_reg;
  input [7:0]\pixbuf_y_val_V_3_fu_132_reg[7] ;
  input [7:0]Q;
  input [7:0]\pixbuf_y_val_V_4_fu_136_reg[7] ;
  input [7:0]\pixbuf_y_val_V_4_fu_136_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_5_fu_140_reg[7] ;
  input [7:0]\pixbuf_y_val_V_5_fu_140_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_2_fu_128_reg[7] ;
  input [7:0]\pixbuf_y_val_V_1_fu_124_reg[7] ;
  input [7:0]out;
  input [11:0]\icmp_ln724_reg_768_reg[0] ;
  input [11:0]\cmp150_i_reg_782_reg[0]_1 ;
  input [10:0]icmp_ln732_fu_289_p2_carry__0;
  input [0:0]\icmp_ln732_reg_778_reg[0]_0 ;
  input [0:0]select_ln685_reg_416;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]\HwReg_width_read_reg_410_reg[6] ;
  wire [3:0]\HwReg_width_read_reg_410_reg[7] ;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_3__0_n_5 ;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire [3:0]ap_loop_init_int_reg_3;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_x_1;
  wire [11:1]ap_sig_allocacmp_x_1__0;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp150_i_reg_7820;
  wire \cmp150_i_reg_782[0]_i_2_n_5 ;
  wire \cmp150_i_reg_782[0]_i_3_n_5 ;
  wire \cmp150_i_reg_782[0]_i_4_n_5 ;
  wire \cmp150_i_reg_782_reg[0] ;
  wire \cmp150_i_reg_782_reg[0]_0 ;
  wire [11:0]\cmp150_i_reg_782_reg[0]_1 ;
  wire cmp361011_i_reg_426;
  wire [1:0]\cmp361011_i_reg_426_reg[0] ;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0;
  wire icmp_ln724_reg_768_pp0_iter1_reg;
  wire [11:0]\icmp_ln724_reg_768_reg[0] ;
  wire [10:0]icmp_ln732_fu_289_p2_carry__0;
  wire icmp_ln732_reg_778;
  wire \icmp_ln732_reg_778_reg[0] ;
  wire [0:0]\icmp_ln732_reg_778_reg[0]_0 ;
  wire [7:0]out;
  wire [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] ;
  wire [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_16_load_reg_438_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_17_load_reg_443_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_18_load_reg_448_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_1_fu_124_reg[7] ;
  wire \pixbuf_y_val_V_2_fu_128_reg[0] ;
  wire [7:0]\pixbuf_y_val_V_2_fu_128_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_3_fu_132_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_fu_136_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_fu_136_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_5_fu_140_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_5_fu_140_reg[7]_0 ;
  wire [0:0]select_ln685_reg_416;
  wire stream_in_empty_n;
  wire stream_in_hresampled_full_n;
  wire tmp_reg_792_pp0_iter1_reg;
  wire tmp_reg_792_pp0_iter3_reg;
  wire \x_fu_120[11]_i_4_n_5 ;
  wire \x_fu_120[11]_i_5_n_5 ;
  wire \x_fu_120[11]_i_6_n_5 ;
  wire \x_fu_120[4]_i_2_n_5 ;
  wire \x_fu_120[4]_i_3_n_5 ;
  wire \x_fu_120[4]_i_4_n_5 ;
  wire \x_fu_120[4]_i_5_n_5 ;
  wire \x_fu_120[8]_i_2_n_5 ;
  wire \x_fu_120[8]_i_3_n_5 ;
  wire \x_fu_120[8]_i_4_n_5 ;
  wire \x_fu_120[8]_i_5_n_5 ;
  wire [1:0]\x_fu_120_reg[11] ;
  wire [3:0]\x_fu_120_reg[11]_0 ;
  wire \x_fu_120_reg[11]_i_3_n_7 ;
  wire \x_fu_120_reg[11]_i_3_n_8 ;
  wire [3:0]\x_fu_120_reg[3] ;
  wire \x_fu_120_reg[4]_i_1_n_5 ;
  wire \x_fu_120_reg[4]_i_1_n_6 ;
  wire \x_fu_120_reg[4]_i_1_n_7 ;
  wire \x_fu_120_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_120_reg[7] ;
  wire \x_fu_120_reg[8]_i_1_n_5 ;
  wire \x_fu_120_reg[8]_i_1_n_6 ;
  wire \x_fu_120_reg[8]_i_1_n_7 ;
  wire \x_fu_120_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_x_fu_120_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_120_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(\ap_CS_fsm_reg[5] [2]),
        .I5(\ap_CS_fsm_reg[5] [1]),
        .O(\cmp361011_i_reg_426_reg[0] [0]));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[0] ),
        .I1(icmp_ln732_reg_778),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_empty_n),
        .I4(stream_in_hresampled_full_n),
        .I5(\ap_CS_fsm[4]_i_3_n_5 ),
        .O(ap_block_pp0_stage0_01001));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln724_reg_768_pp0_iter1_reg),
        .I2(tmp_reg_792_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(tmp_reg_792_pp0_iter3_reg),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(cmp361011_i_reg_426),
        .I1(\ap_CS_fsm_reg[5] [0]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\ap_CS_fsm_reg[5] [2]),
        .I4(\ap_CS_fsm[5]_i_3__0_n_5 ),
        .O(\cmp361011_i_reg_426_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[5]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .O(\ap_CS_fsm[5]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__2
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(CO),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF2000000020)) 
    \cmp150_i_reg_782[0]_i_1 
       (.I0(\cmp150_i_reg_782[0]_i_2_n_5 ),
        .I1(D[0]),
        .I2(\cmp150_i_reg_782[0]_i_3_n_5 ),
        .I3(ap_block_pp0_stage0_01001),
        .I4(CO),
        .I5(\cmp150_i_reg_782_reg[0]_0 ),
        .O(\cmp150_i_reg_782_reg[0] ));
  LUT6 #(
    .INIT(64'hC0C0C0D500000000)) 
    \cmp150_i_reg_782[0]_i_2 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I5(\cmp150_i_reg_782[0]_i_4_n_5 ),
        .O(\cmp150_i_reg_782[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_i_reg_782[0]_i_3 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I1(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I2(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp150_i_reg_782_reg[0]_1 [4]),
        .O(\cmp150_i_reg_782[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_i_reg_782[0]_i_4 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I1(\cmp150_i_reg_782_reg[0]_1 [6]),
        .I2(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp150_i_reg_782_reg[0]_1 [8]),
        .O(\cmp150_i_reg_782[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln724_fu_267_p2_carry_i_1
       (.I0(ap_sig_allocacmp_x_1__0[9]),
        .I1(\icmp_ln724_reg_768_reg[0] [9]),
        .I2(\icmp_ln724_reg_768_reg[0] [10]),
        .I3(ap_sig_allocacmp_x_1__0[10]),
        .I4(ap_sig_allocacmp_x_1__0[11]),
        .I5(\icmp_ln724_reg_768_reg[0] [11]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_10
       (.I0(\cmp150_i_reg_782_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_11
       (.I0(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_12
       (.I0(\cmp150_i_reg_782_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_13
       (.I0(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_14
       (.I0(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_15
       (.I0(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln724_fu_267_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_1__0[6]),
        .I1(\icmp_ln724_reg_768_reg[0] [6]),
        .I2(\icmp_ln724_reg_768_reg[0] [7]),
        .I3(ap_sig_allocacmp_x_1__0[7]),
        .I4(ap_sig_allocacmp_x_1__0[8]),
        .I5(\icmp_ln724_reg_768_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln724_fu_267_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_1__0[3]),
        .I1(\icmp_ln724_reg_768_reg[0] [3]),
        .I2(\icmp_ln724_reg_768_reg[0] [4]),
        .I3(ap_sig_allocacmp_x_1__0[4]),
        .I4(ap_sig_allocacmp_x_1__0[5]),
        .I5(\icmp_ln724_reg_768_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln724_fu_267_p2_carry_i_4
       (.I0(D[0]),
        .I1(\icmp_ln724_reg_768_reg[0] [0]),
        .I2(\icmp_ln724_reg_768_reg[0] [1]),
        .I3(ap_sig_allocacmp_x_1__0[1]),
        .I4(ap_sig_allocacmp_x_1__0[2]),
        .I5(\icmp_ln724_reg_768_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_5
       (.I0(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_6
       (.I0(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_7
       (.I0(\cmp150_i_reg_782_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_8
       (.I0(\cmp150_i_reg_782_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_267_p2_carry_i_9
       (.I0(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[7]));
  LUT5 #(
    .INIT(32'hC000C444)) 
    icmp_ln732_fu_289_p2_carry__0_i_1
       (.I0(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I1(icmp_ln732_fu_289_p2_carry__0[10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(\cmp150_i_reg_782_reg[0]_1 [11]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_289_p2_carry__0_i_2
       (.I0(icmp_ln732_fu_289_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I4(icmp_ln732_fu_289_p2_carry__0[8]),
        .I5(\cmp150_i_reg_782_reg[0]_1 [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h1500C0D5)) 
    icmp_ln732_fu_289_p2_carry__0_i_3
       (.I0(\cmp150_i_reg_782_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I4(icmp_ln732_fu_289_p2_carry__0[10]),
        .O(\x_fu_120_reg[11] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_289_p2_carry__0_i_4
       (.I0(icmp_ln732_fu_289_p2_carry__0[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [8]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I5(icmp_ln732_fu_289_p2_carry__0[9]),
        .O(\x_fu_120_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_289_p2_carry_i_1
       (.I0(icmp_ln732_fu_289_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I4(icmp_ln732_fu_289_p2_carry__0[6]),
        .I5(\cmp150_i_reg_782_reg[0]_1 [6]),
        .O(\HwReg_width_read_reg_410_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_289_p2_carry_i_2
       (.I0(icmp_ln732_fu_289_p2_carry__0[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I4(icmp_ln732_fu_289_p2_carry__0[4]),
        .I5(\cmp150_i_reg_782_reg[0]_1 [4]),
        .O(\HwReg_width_read_reg_410_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_289_p2_carry_i_3
       (.I0(icmp_ln732_fu_289_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I4(icmp_ln732_fu_289_p2_carry__0[2]),
        .I5(\cmp150_i_reg_782_reg[0]_1 [2]),
        .O(\HwReg_width_read_reg_410_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln732_fu_289_p2_carry_i_4
       (.I0(\cmp150_i_reg_782_reg[0]_1 [0]),
        .I1(icmp_ln732_fu_289_p2_carry__0[0]),
        .I2(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln732_fu_289_p2_carry__0[1]),
        .O(\HwReg_width_read_reg_410_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_289_p2_carry_i_5
       (.I0(icmp_ln732_fu_289_p2_carry__0[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [6]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I5(icmp_ln732_fu_289_p2_carry__0[7]),
        .O(\HwReg_width_read_reg_410_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_289_p2_carry_i_6
       (.I0(icmp_ln732_fu_289_p2_carry__0[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [4]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I5(icmp_ln732_fu_289_p2_carry__0[5]),
        .O(\HwReg_width_read_reg_410_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_289_p2_carry_i_7
       (.I0(icmp_ln732_fu_289_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I5(icmp_ln732_fu_289_p2_carry__0[3]),
        .O(\HwReg_width_read_reg_410_reg[6] [1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_289_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I3(icmp_ln732_fu_289_p2_carry__0[1]),
        .I4(\cmp150_i_reg_782_reg[0]_1 [0]),
        .I5(icmp_ln732_fu_289_p2_carry__0[0]),
        .O(\HwReg_width_read_reg_410_reg[6] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln732_reg_778[0]_i_1 
       (.I0(\icmp_ln732_reg_778_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_01001),
        .I2(CO),
        .I3(icmp_ln732_reg_778),
        .O(\icmp_ln732_reg_778_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__0_i_1
       (.I0(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[7] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__0_i_2
       (.I0(\cmp150_i_reg_782_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[7] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__0_i_3
       (.I0(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[7] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__0_i_4
       (.I0(\cmp150_i_reg_782_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[7] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [7]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [6]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [5]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [4]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__1_i_1
       (.I0(\cmp150_i_reg_782_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__1_i_2
       (.I0(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__1_i_3
       (.I0(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry__1_i_4
       (.I0(\cmp150_i_reg_782_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [11]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [10]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__1_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [9]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [8]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry_i_1
       (.I0(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry_i_2
       (.I0(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry_i_3
       (.I0(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_279_p2_carry_i_4
       (.I0(\cmp150_i_reg_782_reg[0]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(\x_fu_120_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [3]),
        .O(ap_loop_init_int_reg_3[3]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_279_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I3(select_ln685_reg_416),
        .O(ap_loop_init_int_reg_3[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_279_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(\cmp150_i_reg_782_reg[0]_1 [1]),
        .O(ap_loop_init_int_reg_3[1]));
  LUT4 #(
    .INIT(16'h2AD5)) 
    out_x_fu_279_p2_carry_i_8
       (.I0(\cmp150_i_reg_782_reg[0]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(select_ln685_reg_416),
        .O(ap_loop_init_int_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[0]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [0]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[1]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [1]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[2]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [2]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[3]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [3]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[4]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [4]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[5]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [5]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[6]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [6]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [6]));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \pixbuf_y_val_V_1_fu_124[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln724_reg_768_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_124[7]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_124_reg[7] [7]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[0]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[0]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[1]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[1]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[2]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[2]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[3]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[3]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[4]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[4]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[5]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[5]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[6]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[6]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000088F88888)) 
    \pixbuf_y_val_V_2_fu_128[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(icmp_ln732_reg_778),
        .I3(\pixbuf_y_val_V_2_fu_128_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_01001),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_128[7]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_128_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(out[7]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[0]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[0]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[1]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[1]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[2]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[2]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[3]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[3]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[4]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[4]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[5]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[5]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[6]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[6]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_132[7]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_132_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(Q[7]),
        .O(\pixbuf_y_val_V_16_load_reg_438_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[0]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[1]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[2]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[3]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[4]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[5]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[6]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_136[7]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_136_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_136_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_17_load_reg_443_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[0]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[1]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[2]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[3]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[4]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[5]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[6]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_140[7]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_140_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_140_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_18_load_reg_448_reg[7] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_792[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .O(cmp150_i_reg_7820));
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln724_reg_756[0]_i_1 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_1));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_120[0]_i_1 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\cmp150_i_reg_782_reg[0]_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_120[11]_i_1 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_01001),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_120[11]_i_2 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_01001),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[11]_i_4 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[11]_i_5 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[11]_i_6 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[4]_i_2 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[4]_i_3 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[4]_i_4 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[4]_i_5 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[8]_i_2 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[8]_i_3 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[8]_i_4 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_120[8]_i_5 
       (.I0(\cmp150_i_reg_782_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_120[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_120_reg[11]_i_3 
       (.CI(\x_fu_120_reg[8]_i_1_n_5 ),
        .CO({\NLW_x_fu_120_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_120_reg[11]_i_3_n_7 ,\x_fu_120_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_120_reg[11]_i_3_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\x_fu_120[11]_i_4_n_5 ,\x_fu_120[11]_i_5_n_5 ,\x_fu_120[11]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_120_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_120_reg[4]_i_1_n_5 ,\x_fu_120_reg[4]_i_1_n_6 ,\x_fu_120_reg[4]_i_1_n_7 ,\x_fu_120_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\x_fu_120[4]_i_2_n_5 ,\x_fu_120[4]_i_3_n_5 ,\x_fu_120[4]_i_4_n_5 ,\x_fu_120[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_120_reg[8]_i_1 
       (.CI(\x_fu_120_reg[4]_i_1_n_5 ),
        .CO({\x_fu_120_reg[8]_i_1_n_5 ,\x_fu_120_reg[8]_i_1_n_6 ,\x_fu_120_reg[8]_i_1_n_7 ,\x_fu_120_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\x_fu_120[8]_i_2_n_5 ,\x_fu_120[8]_i_3_n_5 ,\x_fu_120[8]_i_4_n_5 ,\x_fu_120[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104
   (\eol_reg_173_reg[0] ,
    ap_rst_n_0,
    s_axis_video_TREADY_int_regslice,
    \axi_last_V_fu_100_reg[0] ,
    SR,
    E,
    D,
    \j_fu_92_reg[8] ,
    S,
    \ap_CS_fsm_reg[5] ,
    \icmp_ln500_reg_349_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    shiftReg_ce,
    mOutPtr110_out_2,
    \icmp_ln500_reg_349_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
    ap_enable_reg_pp0_iter1,
    \eol_reg_173_reg[0]_0 ,
    \eol_reg_173_reg[0]_1 ,
    ap_rst_n,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
    \B_V_data_1_state_reg[0] ,
    Q,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    ap_condition_259__0,
    sof_reg_146,
    \j_fu_92_reg[10] ,
    icmp_ln500_fu_213_p2_carry,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n);
  output \eol_reg_173_reg[0] ;
  output ap_rst_n_0;
  output s_axis_video_TREADY_int_regslice;
  output \axi_last_V_fu_100_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output [10:0]\j_fu_92_reg[8] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[5] ;
  output \icmp_ln500_reg_349_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output shiftReg_ce;
  output mOutPtr110_out_2;
  output \icmp_ln500_reg_349_reg[0]_0 ;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_173_reg[0]_0 ;
  input \eol_reg_173_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input ap_condition_259__0;
  input sof_reg_146;
  input [10:0]\j_fu_92_reg[10] ;
  input [10:0]icmp_ln500_fu_213_p2_carry;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_259__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \axi_last_V_fu_100_reg[0] ;
  wire \eol_reg_173_reg[0] ;
  wire \eol_reg_173_reg[0]_0 ;
  wire \eol_reg_173_reg[0]_1 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  wire [10:0]icmp_ln500_fu_213_p2_carry;
  wire icmp_ln500_fu_213_p2_carry_i_5_n_5;
  wire icmp_ln500_fu_213_p2_carry_i_6_n_5;
  wire icmp_ln500_fu_213_p2_carry_i_7_n_5;
  wire \icmp_ln500_reg_349_reg[0] ;
  wire \icmp_ln500_reg_349_reg[0]_0 ;
  wire \j_fu_92[10]_i_4_n_5 ;
  wire \j_fu_92[6]_i_2_n_5 ;
  wire \j_fu_92[8]_i_2_n_5 ;
  wire \j_fu_92[9]_i_2_n_5 ;
  wire [10:0]\j_fu_92_reg[10] ;
  wire [10:0]\j_fu_92_reg[8] ;
  wire mOutPtr110_out_2;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_146;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;

  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I5(\axi_last_V_fu_100_reg[0] ),
        .O(s_axis_video_TREADY_int_regslice));
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(stream_in_full_n),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_173_reg[0]_0 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC440C44)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(Q[1]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h73004000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\axi_last_V_fu_100_reg[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(stream_in_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\eol_reg_173_reg[0]_0 ),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h808A8080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFDF55D5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    \axi_data_V_fu_96[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(\axi_last_V_fu_100_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h000000440000FF47)) 
    \axi_data_V_fu_96[23]_i_3 
       (.I0(\eol_reg_173_reg[0]_1 ),
        .I1(ap_condition_259__0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I3(ap_loop_init),
        .I4(CO),
        .I5(sof_reg_146),
        .O(\axi_last_V_fu_100_reg[0] ));
  LUT6 #(
    .INIT(64'hC4C4C5C4C4C4C0C4)) 
    \eol_reg_173[0]_i_1 
       (.I0(ap_loop_init),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_173_reg[0]_0 ),
        .I5(\eol_reg_173_reg[0]_1 ),
        .O(\eol_reg_173_reg[0] ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln500_fu_213_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(\j_fu_92_reg[10] [9]),
        .I3(icmp_ln500_fu_213_p2_carry[9]),
        .I4(\j_fu_92_reg[10] [10]),
        .I5(icmp_ln500_fu_213_p2_carry[10]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln500_fu_213_p2_carry_i_2
       (.I0(icmp_ln500_fu_213_p2_carry_i_5_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(\j_fu_92_reg[10] [8]),
        .I4(icmp_ln500_fu_213_p2_carry[8]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln500_fu_213_p2_carry_i_3
       (.I0(icmp_ln500_fu_213_p2_carry_i_6_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(\j_fu_92_reg[10] [5]),
        .I4(icmp_ln500_fu_213_p2_carry[5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln500_fu_213_p2_carry_i_4
       (.I0(icmp_ln500_fu_213_p2_carry_i_7_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(\j_fu_92_reg[10] [2]),
        .I4(icmp_ln500_fu_213_p2_carry[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln500_fu_213_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(\j_fu_92_reg[10] [6]),
        .I3(icmp_ln500_fu_213_p2_carry[6]),
        .I4(\j_fu_92_reg[10] [7]),
        .I5(icmp_ln500_fu_213_p2_carry[7]),
        .O(icmp_ln500_fu_213_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln500_fu_213_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(\j_fu_92_reg[10] [3]),
        .I3(icmp_ln500_fu_213_p2_carry[3]),
        .I4(\j_fu_92_reg[10] [4]),
        .I5(icmp_ln500_fu_213_p2_carry[4]),
        .O(icmp_ln500_fu_213_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln500_fu_213_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(\j_fu_92_reg[10] [0]),
        .I3(icmp_ln500_fu_213_p2_carry[0]),
        .I4(\j_fu_92_reg[10] [1]),
        .I5(icmp_ln500_fu_213_p2_carry[1]),
        .O(icmp_ln500_fu_213_p2_carry_i_7_n_5));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln500_reg_349[0]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\eol_reg_173_reg[0]_0 ),
        .O(\icmp_ln500_reg_349_reg[0] ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    internal_empty_n_i_2__35
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\eol_reg_173_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(stream_in_full_n),
        .O(\icmp_ln500_reg_349_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_92[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_92_reg[10] [0]),
        .O(\j_fu_92_reg[8] [0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_92[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .O(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_92[10]_i_2 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_92[10]_i_3 
       (.I0(\j_fu_92_reg[10] [8]),
        .I1(\j_fu_92[10]_i_4_n_5 ),
        .I2(\j_fu_92_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_92_reg[10] [10]),
        .O(\j_fu_92_reg[8] [10]));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_92[10]_i_4 
       (.I0(\j_fu_92_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(\j_fu_92_reg[10] [5]),
        .I4(\j_fu_92[8]_i_2_n_5 ),
        .I5(\j_fu_92_reg[10] [6]),
        .O(\j_fu_92[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_92[1]_i_1 
       (.I0(\j_fu_92_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_92_reg[10] [1]),
        .O(\j_fu_92_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_92[2]_i_1 
       (.I0(\j_fu_92_reg[10] [0]),
        .I1(\j_fu_92_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_92_reg[10] [2]),
        .O(\j_fu_92_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_92[3]_i_1 
       (.I0(\j_fu_92_reg[10] [1]),
        .I1(\j_fu_92_reg[10] [0]),
        .I2(\j_fu_92_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_92_reg[10] [3]),
        .O(\j_fu_92_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_92[4]_i_1 
       (.I0(\j_fu_92_reg[10] [2]),
        .I1(\j_fu_92_reg[10] [0]),
        .I2(\j_fu_92_reg[10] [1]),
        .I3(\j_fu_92_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_92_reg[10] [4]),
        .O(\j_fu_92_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_92[5]_i_1 
       (.I0(\j_fu_92[6]_i_2_n_5 ),
        .I1(\j_fu_92_reg[10] [4]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_92_reg[10] [5]),
        .O(\j_fu_92_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_92[6]_i_1 
       (.I0(\j_fu_92_reg[10] [4]),
        .I1(\j_fu_92[6]_i_2_n_5 ),
        .I2(\j_fu_92_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_92_reg[10] [6]),
        .O(\j_fu_92_reg[8] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_92[6]_i_2 
       (.I0(\j_fu_92_reg[10] [3]),
        .I1(\j_fu_92_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I4(\j_fu_92_reg[10] [0]),
        .I5(\j_fu_92_reg[10] [2]),
        .O(\j_fu_92[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_92[7]_i_1 
       (.I0(\j_fu_92_reg[10] [5]),
        .I1(\j_fu_92[8]_i_2_n_5 ),
        .I2(\j_fu_92_reg[10] [6]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_92_reg[10] [7]),
        .O(\j_fu_92_reg[8] [7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_92[8]_i_1 
       (.I0(\j_fu_92_reg[10] [6]),
        .I1(\j_fu_92[8]_i_2_n_5 ),
        .I2(\j_fu_92_reg[10] [5]),
        .I3(\j_fu_92_reg[10] [7]),
        .I4(ap_loop_init),
        .I5(\j_fu_92_reg[10] [8]),
        .O(\j_fu_92_reg[8] [8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_92[8]_i_2 
       (.I0(\j_fu_92_reg[10] [4]),
        .I1(\j_fu_92_reg[10] [2]),
        .I2(\j_fu_92_reg[10] [0]),
        .I3(ap_loop_init),
        .I4(\j_fu_92_reg[10] [1]),
        .I5(\j_fu_92_reg[10] [3]),
        .O(\j_fu_92[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_92[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .O(ap_loop_init));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_92[9]_i_1 
       (.I0(\j_fu_92_reg[10] [7]),
        .I1(\j_fu_92[9]_i_2_n_5 ),
        .I2(\j_fu_92_reg[10] [8]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_92_reg[10] [9]),
        .O(\j_fu_92_reg[8] [9]));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_92[9]_i_2 
       (.I0(\j_fu_92_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I3(\j_fu_92_reg[10] [4]),
        .I4(\j_fu_92[6]_i_2_n_5 ),
        .I5(\j_fu_92_reg[10] [5]),
        .O(\j_fu_92[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[4]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_condition_259__0),
        .I2(Q[1]),
        .I3(stream_in_full_n),
        .I4(v_hcresampler_core_U0_stream_in_read),
        .I5(stream_in_empty_n),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[4]_i_4 
       (.I0(v_hcresampler_core_U0_stream_in_read),
        .I1(stream_in_empty_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_condition_259__0),
        .I4(Q[1]),
        .I5(stream_in_full_n),
        .O(mOutPtr110_out_2));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105
   (ap_done_cache,
    D,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    Q,
    ap_done_reg1);
  output ap_done_cache;
  output [0:0]D;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input [1:0]Q;
  input ap_done_reg1;

  wire [0:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_rst_n_inv;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;

  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_done_reg1),
        .I4(Q[0]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg,
    axi_data_V_14_fu_921,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[9] ,
    \B_V_data_1_state_reg[0] ,
    \sof_reg_146_reg[0] ,
    \eol_reg_173_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    axi_last_V_reg_80,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_146);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg;
  output axi_data_V_14_fu_921;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[9] ;
  output \B_V_data_1_state_reg[0] ;
  output \sof_reg_146_reg[0] ;
  output \eol_reg_173_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input axi_last_V_reg_80;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_146;

  wire \B_V_data_1_state[1]_i_4_n_5 ;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_14_fu_921;
  wire axi_last_V_reg_80;
  wire \eol_reg_173_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_146;
  wire \sof_reg_146_reg[0] ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state[1]_i_4_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4070000000000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I3(axi_last_V_reg_80),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(Q[4]),
        .O(\B_V_data_1_state[1]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF020)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(axi_last_V_reg_80),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I1(ap_loop_init_int),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFD5F5F5FFF5F5F5)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I2(ap_loop_init_int),
        .I3(axi_last_V_reg_80),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00080088000800)) 
    \axi_data_V_14_fu_92[23]_i_3 
       (.I0(Q[4]),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .O(axi_data_V_14_fu_921));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_V_14_fu_92[23]_i_4 
       (.I0(Q[4]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF020)) 
    \axi_last_V_2_reg_160[0]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hF0F0F8F0B8F0F8F0)) 
    \axi_last_V_reg_80[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF4070)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I3(axi_last_V_reg_80),
        .I4(Q[3]),
        .O(\eol_reg_173_reg[0] ));
  LUT6 #(
    .INIT(64'h0EEE00EE0EEE0EEE)) 
    \sof_reg_146[0]_i_1 
       (.I0(sof_reg_146),
        .I1(Q[1]),
        .I2(ap_done_reg1),
        .I3(Q[4]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg),
        .I5(ap_done_cache),
        .O(\sof_reg_146_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41
   (SR,
    ap_block_pp0_stage0_01001,
    \cmp148_i_reg_813_reg[0] ,
    E,
    ap_loop_init_int_reg_0,
    cmp148_i_reg_8130,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
    D,
    \pixbuf_y_val_V_2_load_reg_462_reg[7] ,
    \pixbuf_y_val_V_3_load_reg_467_reg[7] ,
    \pixbuf_y_val_V_4_load_reg_472_reg[7] ,
    \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] ,
    \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 ,
    S,
    DI,
    \x_fu_138_reg[3] ,
    \x_fu_138_reg[10] ,
    ap_loop_init_int_reg_1,
    \x_fu_138_reg[11] ,
    ap_loop_init_int_reg_2,
    \HwReg_width_read_reg_429_reg[7] ,
    \HwReg_width_read_reg_429_reg[6] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0,
    \x_fu_138_reg[11]_0 ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
    \x_fu_138_reg[7] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1,
    \icmp_ln732_reg_809_reg[0] ,
    SS,
    ap_clk,
    CO,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
    \cmp148_i_reg_813_reg[0]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    \pixbuf_y_val_V_10_fu_146_reg[0] ,
    icmp_ln732_reg_809,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    icmp_ln724_reg_799_pp0_iter1_reg,
    Q,
    cmp361011_i_reg_450,
    \ap_CS_fsm_reg[5] ,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    ap_done_cache_reg_0,
    \pixbuf_y_val_V_7_fu_150_reg[7] ,
    \pixbuf_y_val_V_7_fu_150_reg[7]_0 ,
    \pixbuf_y_val_V_8_fu_154_reg[7] ,
    \pixbuf_y_val_V_8_fu_154_reg[7]_0 ,
    \pixbuf_y_val_V_9_fu_158_reg[7] ,
    \pixbuf_y_val_V_9_fu_158_reg[7]_0 ,
    \pixbuf_y_val_V_10_fu_146_reg[7] ,
    \pixbuf_y_val_V_5_fu_142_reg[7] ,
    out,
    \icmp_ln724_reg_799_reg[0] ,
    \cmp148_i_reg_813_reg[0]_1 ,
    icmp_ln732_fu_317_p2_carry__0,
    \icmp_ln732_reg_809_reg[0]_0 ,
    \odd_col_reg_803_reg[0] );
  output [0:0]SR;
  output ap_block_pp0_stage0_01001;
  output \cmp148_i_reg_813_reg[0] ;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output cmp148_i_reg_8130;
  output [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  output [1:0]D;
  output [7:0]\pixbuf_y_val_V_2_load_reg_462_reg[7] ;
  output [7:0]\pixbuf_y_val_V_3_load_reg_467_reg[7] ;
  output [7:0]\pixbuf_y_val_V_4_load_reg_472_reg[7] ;
  output [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] ;
  output [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 ;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\x_fu_138_reg[3] ;
  output [1:0]\x_fu_138_reg[10] ;
  output [3:0]ap_loop_init_int_reg_1;
  output [1:0]\x_fu_138_reg[11] ;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]\HwReg_width_read_reg_429_reg[7] ;
  output [3:0]\HwReg_width_read_reg_429_reg[6] ;
  output [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0;
  output [11:0]\x_fu_138_reg[11]_0 ;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  output [3:0]\x_fu_138_reg[7] ;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1;
  output \icmp_ln732_reg_809_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  input \cmp148_i_reg_813_reg[0]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input \pixbuf_y_val_V_10_fu_146_reg[0] ;
  input icmp_ln732_reg_809;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln724_reg_799_pp0_iter1_reg;
  input [2:0]Q;
  input cmp361011_i_reg_450;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input ap_done_cache_reg_0;
  input [7:0]\pixbuf_y_val_V_7_fu_150_reg[7] ;
  input [7:0]\pixbuf_y_val_V_7_fu_150_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_8_fu_154_reg[7] ;
  input [7:0]\pixbuf_y_val_V_8_fu_154_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_9_fu_158_reg[7] ;
  input [7:0]\pixbuf_y_val_V_9_fu_158_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_10_fu_146_reg[7] ;
  input [7:0]\pixbuf_y_val_V_5_fu_142_reg[7] ;
  input [7:0]out;
  input [11:0]\icmp_ln724_reg_799_reg[0] ;
  input [11:0]\cmp148_i_reg_813_reg[0]_1 ;
  input [10:0]icmp_ln732_fu_317_p2_carry__0;
  input [0:0]\icmp_ln732_reg_809_reg[0]_0 ;
  input \odd_col_reg_803_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]\HwReg_width_read_reg_429_reg[6] ;
  wire [3:0]\HwReg_width_read_reg_429_reg[7] ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_3__1_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_3;
  wire cmp148_i_reg_8130;
  wire \cmp148_i_reg_813[0]_i_2_n_5 ;
  wire \cmp148_i_reg_813[0]_i_3_n_5 ;
  wire \cmp148_i_reg_813[0]_i_4_n_5 ;
  wire \cmp148_i_reg_813[0]_i_5_n_5 ;
  wire \cmp148_i_reg_813_reg[0] ;
  wire \cmp148_i_reg_813_reg[0]_0 ;
  wire [11:0]\cmp148_i_reg_813_reg[0]_1 ;
  wire cmp361011_i_reg_450;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  wire [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1;
  wire icmp_ln724_fu_295_p2_carry_i_11_n_5;
  wire icmp_ln724_fu_295_p2_carry_i_5_n_5;
  wire icmp_ln724_reg_799_pp0_iter1_reg;
  wire [11:0]\icmp_ln724_reg_799_reg[0] ;
  wire [10:0]icmp_ln732_fu_317_p2_carry__0;
  wire icmp_ln732_reg_809;
  wire \icmp_ln732_reg_809_reg[0] ;
  wire [0:0]\icmp_ln732_reg_809_reg[0]_0 ;
  wire \odd_col_reg_803_reg[0] ;
  wire [7:0]out;
  wire [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] ;
  wire [7:0]\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 ;
  wire \pixbuf_y_val_V_10_fu_146_reg[0] ;
  wire [7:0]\pixbuf_y_val_V_10_fu_146_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_2_load_reg_462_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_3_load_reg_467_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_load_reg_472_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_5_fu_142_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_7_fu_150_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_7_fu_150_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_8_fu_154_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_8_fu_154_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_9_fu_158_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_9_fu_158_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire \x_fu_138[11]_i_5_n_5 ;
  wire \x_fu_138[11]_i_6_n_5 ;
  wire \x_fu_138[11]_i_7_n_5 ;
  wire \x_fu_138[4]_i_3_n_5 ;
  wire \x_fu_138[4]_i_4_n_5 ;
  wire \x_fu_138[4]_i_5_n_5 ;
  wire \x_fu_138[4]_i_6_n_5 ;
  wire \x_fu_138[8]_i_2_n_5 ;
  wire \x_fu_138[8]_i_3_n_5 ;
  wire \x_fu_138[8]_i_4_n_5 ;
  wire \x_fu_138[8]_i_5_n_5 ;
  wire [1:0]\x_fu_138_reg[10] ;
  wire [1:0]\x_fu_138_reg[11] ;
  wire [11:0]\x_fu_138_reg[11]_0 ;
  wire \x_fu_138_reg[11]_i_3_n_7 ;
  wire \x_fu_138_reg[11]_i_3_n_8 ;
  wire [3:0]\x_fu_138_reg[3] ;
  wire \x_fu_138_reg[4]_i_1_n_5 ;
  wire \x_fu_138_reg[4]_i_1_n_6 ;
  wire \x_fu_138_reg[4]_i_1_n_7 ;
  wire \x_fu_138_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_138_reg[7] ;
  wire \x_fu_138_reg[8]_i_1_n_5 ;
  wire \x_fu_138_reg[8]_i_1_n_6 ;
  wire \x_fu_138_reg[8]_i_1_n_7 ;
  wire \x_fu_138_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_x_fu_138_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_138_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(cmp361011_i_reg_450),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[5]_i_3__1_n_5 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[5]_i_3__1 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_01001),
        .O(\ap_CS_fsm[5]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__4
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(CO),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8000800080)) 
    \cmp148_i_reg_813[0]_i_1 
       (.I0(\cmp148_i_reg_813[0]_i_2_n_5 ),
        .I1(\cmp148_i_reg_813[0]_i_3_n_5 ),
        .I2(\cmp148_i_reg_813[0]_i_4_n_5 ),
        .I3(ap_block_pp0_stage0_01001),
        .I4(CO),
        .I5(\cmp148_i_reg_813_reg[0]_0 ),
        .O(\cmp148_i_reg_813_reg[0] ));
  LUT6 #(
    .INIT(64'hCC00CC00CC00CC04)) 
    \cmp148_i_reg_813[0]_i_2 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I1(\cmp148_i_reg_813[0]_i_5_n_5 ),
        .I2(\cmp148_i_reg_813_reg[0]_1 [9]),
        .I3(ap_loop_init),
        .I4(\cmp148_i_reg_813_reg[0]_1 [11]),
        .I5(\cmp148_i_reg_813_reg[0]_1 [10]),
        .O(\cmp148_i_reg_813[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp148_i_reg_813[0]_i_3 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I1(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I2(\cmp148_i_reg_813_reg[0]_1 [6]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp148_i_reg_813_reg[0]_1 [7]),
        .O(\cmp148_i_reg_813[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5500000055010101)) 
    \cmp148_i_reg_813[0]_i_4 
       (.I0(CO),
        .I1(\cmp148_i_reg_813_reg[0]_1 [0]),
        .I2(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp148_i_reg_813_reg[0]_1 [2]),
        .O(\cmp148_i_reg_813[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'hF222F333)) 
    \cmp148_i_reg_813[0]_i_5 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I1(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\cmp148_i_reg_813_reg[0]_1 [3]),
        .O(\cmp148_i_reg_813[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmp148_i_reg_813[0]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(Q[1]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln724_fu_295_p2_carry_i_1
       (.I0(icmp_ln724_fu_295_p2_carry_i_5_n_5),
        .I1(\icmp_ln724_reg_799_reg[0] [9]),
        .I2(\icmp_ln724_reg_799_reg[0] [10]),
        .I3(ap_sig_allocacmp_x_3[10]),
        .I4(ap_sig_allocacmp_x_3[11]),
        .I5(\icmp_ln724_reg_799_reg[0] [11]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_10
       (.I0(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln724_fu_295_p2_carry_i_11
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\cmp148_i_reg_813_reg[0]_1 [3]),
        .O(icmp_ln724_fu_295_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_12
       (.I0(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_13
       (.I0(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_14
       (.I0(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_15
       (.I0(\cmp148_i_reg_813_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln724_fu_295_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_3[6]),
        .I1(\icmp_ln724_reg_799_reg[0] [6]),
        .I2(\icmp_ln724_reg_799_reg[0] [7]),
        .I3(ap_sig_allocacmp_x_3[7]),
        .I4(ap_sig_allocacmp_x_3[8]),
        .I5(\icmp_ln724_reg_799_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln724_fu_295_p2_carry_i_3
       (.I0(icmp_ln724_fu_295_p2_carry_i_11_n_5),
        .I1(\icmp_ln724_reg_799_reg[0] [3]),
        .I2(\icmp_ln724_reg_799_reg[0] [4]),
        .I3(ap_sig_allocacmp_x_3[4]),
        .I4(ap_sig_allocacmp_x_3[5]),
        .I5(\icmp_ln724_reg_799_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln724_fu_295_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_3[0]),
        .I1(\icmp_ln724_reg_799_reg[0] [0]),
        .I2(\icmp_ln724_reg_799_reg[0] [1]),
        .I3(ap_sig_allocacmp_x_3[1]),
        .I4(ap_sig_allocacmp_x_3[2]),
        .I5(\icmp_ln724_reg_799_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln724_fu_295_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\cmp148_i_reg_813_reg[0]_1 [9]),
        .O(icmp_ln724_fu_295_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_6
       (.I0(\cmp148_i_reg_813_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[10]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_7
       (.I0(\cmp148_i_reg_813_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[11]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_8
       (.I0(\cmp148_i_reg_813_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln724_fu_295_p2_carry_i_9
       (.I0(\cmp148_i_reg_813_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[7]));
  LUT5 #(
    .INIT(32'hC000C444)) 
    icmp_ln732_fu_317_p2_carry__0_i_1
       (.I0(\cmp148_i_reg_813_reg[0]_1 [10]),
        .I1(icmp_ln732_fu_317_p2_carry__0[10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(\cmp148_i_reg_813_reg[0]_1 [11]),
        .O(\x_fu_138_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFA202020FAF2F2F2)) 
    icmp_ln732_fu_317_p2_carry__0_i_2
       (.I0(icmp_ln732_fu_317_p2_carry__0[8]),
        .I1(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I2(icmp_ln732_fu_317_p2_carry__0[9]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp148_i_reg_813_reg[0]_1 [9]),
        .O(\x_fu_138_reg[10] [0]));
  LUT5 #(
    .INIT(32'h1500C0D5)) 
    icmp_ln732_fu_317_p2_carry__0_i_3
       (.I0(\cmp148_i_reg_813_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\cmp148_i_reg_813_reg[0]_1 [10]),
        .I4(icmp_ln732_fu_317_p2_carry__0[10]),
        .O(\x_fu_138_reg[11] [1]));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    icmp_ln732_fu_317_p2_carry__0_i_4
       (.I0(\cmp148_i_reg_813_reg[0]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(icmp_ln732_fu_317_p2_carry__0[9]),
        .I4(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I5(icmp_ln732_fu_317_p2_carry__0[8]),
        .O(\x_fu_138_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_1
       (.I0(icmp_ln732_fu_317_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [7]),
        .I4(icmp_ln732_fu_317_p2_carry__0[6]),
        .I5(\cmp148_i_reg_813_reg[0]_1 [6]),
        .O(\HwReg_width_read_reg_429_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_2
       (.I0(icmp_ln732_fu_317_p2_carry__0[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I4(icmp_ln732_fu_317_p2_carry__0[4]),
        .I5(\cmp148_i_reg_813_reg[0]_1 [4]),
        .O(\HwReg_width_read_reg_429_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFA202020FAF2F2F2)) 
    icmp_ln732_fu_317_p2_carry_i_3
       (.I0(icmp_ln732_fu_317_p2_carry__0[2]),
        .I1(\cmp148_i_reg_813_reg[0]_1 [2]),
        .I2(icmp_ln732_fu_317_p2_carry__0[3]),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\cmp148_i_reg_813_reg[0]_1 [3]),
        .O(\HwReg_width_read_reg_429_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_4
       (.I0(icmp_ln732_fu_317_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I4(icmp_ln732_fu_317_p2_carry__0[0]),
        .I5(\cmp148_i_reg_813_reg[0]_1 [0]),
        .O(\HwReg_width_read_reg_429_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_317_p2_carry_i_5
       (.I0(icmp_ln732_fu_317_p2_carry__0[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [6]),
        .I4(\cmp148_i_reg_813_reg[0]_1 [7]),
        .I5(icmp_ln732_fu_317_p2_carry__0[7]),
        .O(\HwReg_width_read_reg_429_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_317_p2_carry_i_6
       (.I0(icmp_ln732_fu_317_p2_carry__0[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I4(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I5(icmp_ln732_fu_317_p2_carry__0[5]),
        .O(\HwReg_width_read_reg_429_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    icmp_ln732_fu_317_p2_carry_i_7
       (.I0(\cmp148_i_reg_813_reg[0]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(icmp_ln732_fu_317_p2_carry__0[3]),
        .I4(\cmp148_i_reg_813_reg[0]_1 [2]),
        .I5(icmp_ln732_fu_317_p2_carry__0[2]),
        .O(\HwReg_width_read_reg_429_reg[6] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln732_fu_317_p2_carry_i_8
       (.I0(icmp_ln732_fu_317_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\cmp148_i_reg_813_reg[0]_1 [0]),
        .I4(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I5(icmp_ln732_fu_317_p2_carry__0[1]),
        .O(\HwReg_width_read_reg_429_reg[6] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln732_reg_809[0]_i_1 
       (.I0(\icmp_ln732_reg_809_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_01001),
        .I2(CO),
        .I3(icmp_ln732_reg_809),
        .O(\icmp_ln732_reg_809_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__0_i_1
       (.I0(\cmp148_i_reg_813_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[7] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__0_i_2
       (.I0(\cmp148_i_reg_813_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[7] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__0_i_3
       (.I0(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[7] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__0_i_4
       (.I0(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[7] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [7]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [6]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [5]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [4]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__1_i_1
       (.I0(\cmp148_i_reg_813_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__1_i_2
       (.I0(\cmp148_i_reg_813_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__1_i_3
       (.I0(\cmp148_i_reg_813_reg[0]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry__1_i_4
       (.I0(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [11]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [10]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__1_i_7
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\cmp148_i_reg_813_reg[0]_1 [9]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [8]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry_i_1
       (.I0(\cmp148_i_reg_813_reg[0]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry_i_2
       (.I0(\cmp148_i_reg_813_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry_i_3
       (.I0(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_307_p2_carry_i_4
       (.I0(\cmp148_i_reg_813_reg[0]_1 [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\cmp148_i_reg_813_reg[0]_1 [3]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [2]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0[2]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_307_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I3(\odd_col_reg_803_reg[0] ),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_307_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [0]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[0]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[0]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[1]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[1]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[2]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[2]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[3]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[3]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[4]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[4]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[5]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[5]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[6]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[6]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h000000008F888888)) 
    \pixbuf_y_val_V_10_fu_146[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\pixbuf_y_val_V_10_fu_146_reg[0] ),
        .I3(icmp_ln732_reg_809),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_01001),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_146[7]_i_2 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(out[7]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[0]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [0]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[1]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [1]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[2]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [2]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[3]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [3]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[4]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [4]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[5]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [5]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[6]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [6]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [6]));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \pixbuf_y_val_V_5_fu_142[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln724_reg_799_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_142[7]_i_2 
       (.I0(\pixbuf_y_val_V_10_fu_146_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_142_reg[7] [7]),
        .O(\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[0]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[1]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[2]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[3]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[4]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[5]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[6]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_150[7]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_150_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_7_fu_150_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_2_load_reg_462_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[0]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[1]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[2]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[3]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[4]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[5]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[6]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_154[7]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_154_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_8_fu_154_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_3_load_reg_467_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[0]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[1]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[2]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[3]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[4]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[5]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[6]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_158[7]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_158_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\pixbuf_y_val_V_9_fu_158_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_4_load_reg_472_reg[7] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_823[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(CO),
        .O(cmp148_i_reg_8130));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_138[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\cmp148_i_reg_813_reg[0]_1 [0]),
        .O(\x_fu_138_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_138[11]_i_1 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_01001),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_138[11]_i_2 
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_01001),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \x_fu_138[11]_i_4 
       (.I0(icmp_ln732_reg_809),
        .I1(\pixbuf_y_val_V_10_fu_146_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_csc_empty_n),
        .I4(stream_out_hresampled_full_n),
        .I5(ap_done_cache_reg_0),
        .O(ap_block_pp0_stage0_01001));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[11]_i_5 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[11]_i_6 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[11]_i_7 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[4]_i_2 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[4]_i_3 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[4]_i_4 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[4]_i_5 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[4]_i_6 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_2 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [8]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_3 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_4 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_5 
       (.I0(\cmp148_i_reg_813_reg[0]_1 [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_138[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_138_reg[11]_i_3 
       (.CI(\x_fu_138_reg[8]_i_1_n_5 ),
        .CO({\NLW_x_fu_138_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_138_reg[11]_i_3_n_7 ,\x_fu_138_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_138_reg[11]_i_3_O_UNCONNECTED [3],\x_fu_138_reg[11]_0 [11:9]}),
        .S({1'b0,\x_fu_138[11]_i_5_n_5 ,\x_fu_138[11]_i_6_n_5 ,\x_fu_138[11]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_138_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_138_reg[4]_i_1_n_5 ,\x_fu_138_reg[4]_i_1_n_6 ,\x_fu_138_reg[4]_i_1_n_7 ,\x_fu_138_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_138_reg[11]_0 [4:1]),
        .S({\x_fu_138[4]_i_3_n_5 ,\x_fu_138[4]_i_4_n_5 ,\x_fu_138[4]_i_5_n_5 ,\x_fu_138[4]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_138_reg[8]_i_1 
       (.CI(\x_fu_138_reg[4]_i_1_n_5 ),
        .CO({\x_fu_138_reg[8]_i_1_n_5 ,\x_fu_138_reg[8]_i_1_n_6 ,\x_fu_138_reg[8]_i_1_n_7 ,\x_fu_138_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_138_reg[11]_0 [8:5]),
        .S({\x_fu_138[8]_i_2_n_5 ,\x_fu_138[8]_i_3_n_5 ,\x_fu_138[8]_i_4_n_5 ,\x_fu_138[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42
   (ap_enable_reg_pp0_iter1_reg,
    ap_block_pp0_stage0_11001__0,
    DI,
    S,
    \x_fu_140_reg[6] ,
    \add_ln89_reg_614_reg[9] ,
    \x_fu_140_reg[6]_0 ,
    \x_fu_140_reg[11] ,
    \x_fu_140_reg[6]_1 ,
    \x_fu_140_reg[10] ,
    \x_fu_140_reg[10]_0 ,
    \x_fu_140_reg[10]_1 ,
    \x_fu_140_reg[10]_2 ,
    D,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready,
    O,
    \x_fu_140_reg[7] ,
    \x_fu_140_reg[11]_0 ,
    \ap_CS_fsm_reg[2] ,
    \or_ln105_1_reg_1111_reg[0] ,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
    CO,
    x_fu_140_reg,
    icmp_ln104_fu_391_p2_carry__0,
    icmp_ln104_1_fu_397_p2_carry__0,
    Q,
    \ap_CS_fsm_reg[1] ,
    ap_loop_exit_ready_pp0_iter8_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    stream_csc_full_n,
    ap_enable_reg_pp0_iter9,
    stream_in_hresampled_empty_n,
    cmp20_not_reg_632,
    \or_ln105_1_reg_1111_reg[0]_0 ,
    \or_ln105_1_reg_1111_reg[0]_1 ,
    \or_ln105_1_reg_1111_reg[0]_2 ,
    \or_ln105_1_reg_1111_reg[0]_3 ,
    or_ln105_1_reg_1111);
  output ap_enable_reg_pp0_iter1_reg;
  output ap_block_pp0_stage0_11001__0;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\x_fu_140_reg[6] ;
  output [3:0]\add_ln89_reg_614_reg[9] ;
  output [3:0]\x_fu_140_reg[6]_0 ;
  output [3:0]\x_fu_140_reg[11] ;
  output [3:0]\x_fu_140_reg[6]_1 ;
  output [1:0]\x_fu_140_reg[10] ;
  output [1:0]\x_fu_140_reg[10]_0 ;
  output [1:0]\x_fu_140_reg[10]_1 ;
  output [1:0]\x_fu_140_reg[10]_2 ;
  output [1:0]D;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready;
  output [3:0]O;
  output [3:0]\x_fu_140_reg[7] ;
  output [3:0]\x_fu_140_reg[11]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \or_ln105_1_reg_1111_reg[0] ;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  input [0:0]CO;
  input [11:0]x_fu_140_reg;
  input [11:0]icmp_ln104_fu_391_p2_carry__0;
  input [11:0]icmp_ln104_1_fu_397_p2_carry__0;
  input [11:0]Q;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input ap_loop_exit_ready_pp0_iter8_reg;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input stream_csc_full_n;
  input ap_enable_reg_pp0_iter9;
  input stream_in_hresampled_empty_n;
  input cmp20_not_reg_632;
  input [0:0]\or_ln105_1_reg_1111_reg[0]_0 ;
  input [0:0]\or_ln105_1_reg_1111_reg[0]_1 ;
  input [0:0]\or_ln105_1_reg_1111_reg[0]_2 ;
  input [0:0]\or_ln105_1_reg_1111_reg[0]_3 ;
  input or_ln105_1_reg_1111;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [3:0]\add_ln89_reg_614_reg[9] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire cmp20_not_reg_632;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0;
  wire icmp_ln103_fu_373_p2_carry_i_5_n_5;
  wire icmp_ln103_fu_373_p2_carry_i_7_n_5;
  wire icmp_ln103_fu_373_p2_carry_i_8_n_5;
  wire icmp_ln103_fu_373_p2_carry_i_9_n_5;
  wire [11:0]icmp_ln104_1_fu_397_p2_carry__0;
  wire [11:0]icmp_ln104_fu_391_p2_carry__0;
  wire or_ln105_1_fu_427_p2;
  wire or_ln105_1_reg_1111;
  wire \or_ln105_1_reg_1111_reg[0] ;
  wire [0:0]\or_ln105_1_reg_1111_reg[0]_0 ;
  wire [0:0]\or_ln105_1_reg_1111_reg[0]_1 ;
  wire [0:0]\or_ln105_1_reg_1111_reg[0]_2 ;
  wire [0:0]\or_ln105_1_reg_1111_reg[0]_3 ;
  wire [11:0]p_0_in;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire \x_fu_140[0]_i_4_n_5 ;
  wire \x_fu_140[0]_i_5_n_5 ;
  wire \x_fu_140[0]_i_6_n_5 ;
  wire \x_fu_140[0]_i_7_n_5 ;
  wire \x_fu_140[4]_i_2_n_5 ;
  wire \x_fu_140[4]_i_3_n_5 ;
  wire \x_fu_140[4]_i_4_n_5 ;
  wire \x_fu_140[4]_i_5_n_5 ;
  wire \x_fu_140[8]_i_2_n_5 ;
  wire \x_fu_140[8]_i_3_n_5 ;
  wire \x_fu_140[8]_i_4_n_5 ;
  wire \x_fu_140[8]_i_5_n_5 ;
  wire [11:0]x_fu_140_reg;
  wire \x_fu_140_reg[0]_i_3_n_5 ;
  wire \x_fu_140_reg[0]_i_3_n_6 ;
  wire \x_fu_140_reg[0]_i_3_n_7 ;
  wire \x_fu_140_reg[0]_i_3_n_8 ;
  wire [1:0]\x_fu_140_reg[10] ;
  wire [1:0]\x_fu_140_reg[10]_0 ;
  wire [1:0]\x_fu_140_reg[10]_1 ;
  wire [1:0]\x_fu_140_reg[10]_2 ;
  wire [3:0]\x_fu_140_reg[11] ;
  wire [3:0]\x_fu_140_reg[11]_0 ;
  wire \x_fu_140_reg[4]_i_1_n_5 ;
  wire \x_fu_140_reg[4]_i_1_n_6 ;
  wire \x_fu_140_reg[4]_i_1_n_7 ;
  wire \x_fu_140_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_140_reg[6] ;
  wire [3:0]\x_fu_140_reg[6]_0 ;
  wire [3:0]\x_fu_140_reg[6]_1 ;
  wire [3:0]\x_fu_140_reg[7] ;
  wire \x_fu_140_reg[8]_i_1_n_6 ;
  wire \x_fu_140_reg[8]_i_1_n_7 ;
  wire \x_fu_140_reg[8]_i_1_n_8 ;
  wire [3:3]\NLW_x_fu_140_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(ap_done_cache),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEEAEEEAEAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_done_cache),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter8_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(stream_csc_full_n),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter8_reg),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter8_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln103_1_fu_379_p2_carry_i_1
       (.I0(p_0_in[9]),
        .I1(icmp_ln104_1_fu_397_p2_carry__0[9]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[11]),
        .I3(p_0_in[11]),
        .I4(icmp_ln104_1_fu_397_p2_carry__0[10]),
        .I5(p_0_in[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln103_1_fu_379_p2_carry_i_2
       (.I0(p_0_in[6]),
        .I1(icmp_ln104_1_fu_397_p2_carry__0[6]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[8]),
        .I3(p_0_in[8]),
        .I4(icmp_ln104_1_fu_397_p2_carry__0[7]),
        .I5(p_0_in[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln103_1_fu_379_p2_carry_i_3
       (.I0(p_0_in[3]),
        .I1(icmp_ln104_1_fu_397_p2_carry__0[3]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[5]),
        .I3(p_0_in[5]),
        .I4(icmp_ln104_1_fu_397_p2_carry__0[4]),
        .I5(p_0_in[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln103_1_fu_379_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(icmp_ln104_1_fu_397_p2_carry__0[0]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[2]),
        .I3(p_0_in[2]),
        .I4(icmp_ln104_1_fu_397_p2_carry__0[1]),
        .I5(p_0_in[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0802202000002822)) 
    icmp_ln103_fu_373_p2_carry_i_1
       (.I0(icmp_ln103_fu_373_p2_carry_i_5_n_5),
        .I1(icmp_ln104_fu_391_p2_carry__0[11]),
        .I2(ap_loop_init),
        .I3(x_fu_140_reg[11]),
        .I4(icmp_ln104_fu_391_p2_carry__0[10]),
        .I5(x_fu_140_reg[10]),
        .O(\x_fu_140_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0390030900000000)) 
    icmp_ln103_fu_373_p2_carry_i_2
       (.I0(x_fu_140_reg[6]),
        .I1(icmp_ln104_fu_391_p2_carry__0[6]),
        .I2(icmp_ln104_fu_391_p2_carry__0[8]),
        .I3(ap_loop_init),
        .I4(x_fu_140_reg[8]),
        .I5(icmp_ln103_fu_373_p2_carry_i_7_n_5),
        .O(\x_fu_140_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0802202000002822)) 
    icmp_ln103_fu_373_p2_carry_i_3
       (.I0(icmp_ln103_fu_373_p2_carry_i_8_n_5),
        .I1(icmp_ln104_fu_391_p2_carry__0[5]),
        .I2(ap_loop_init),
        .I3(x_fu_140_reg[5]),
        .I4(icmp_ln104_fu_391_p2_carry__0[4]),
        .I5(x_fu_140_reg[4]),
        .O(\x_fu_140_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0C900C0900000000)) 
    icmp_ln103_fu_373_p2_carry_i_4
       (.I0(x_fu_140_reg[0]),
        .I1(icmp_ln104_fu_391_p2_carry__0[0]),
        .I2(icmp_ln104_fu_391_p2_carry__0[2]),
        .I3(ap_loop_init),
        .I4(x_fu_140_reg[2]),
        .I5(icmp_ln103_fu_373_p2_carry_i_9_n_5),
        .O(\x_fu_140_reg[11] [0]));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln103_fu_373_p2_carry_i_5
       (.I0(icmp_ln104_fu_391_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(x_fu_140_reg[9]),
        .O(icmp_ln103_fu_373_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln103_fu_373_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(ap_loop_init));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln103_fu_373_p2_carry_i_7
       (.I0(icmp_ln104_fu_391_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(x_fu_140_reg[7]),
        .O(icmp_ln103_fu_373_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln103_fu_373_p2_carry_i_8
       (.I0(icmp_ln104_fu_391_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(x_fu_140_reg[3]),
        .O(icmp_ln103_fu_373_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln103_fu_373_p2_carry_i_9
       (.I0(icmp_ln104_fu_391_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(x_fu_140_reg[1]),
        .O(icmp_ln103_fu_373_p2_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_3
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[10]),
        .I1(x_fu_140_reg[10]),
        .I2(x_fu_140_reg[11]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[11]),
        .O(\x_fu_140_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_4
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[8]),
        .I1(x_fu_140_reg[8]),
        .I2(x_fu_140_reg[9]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[9]),
        .O(\x_fu_140_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_7
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[10]),
        .I1(x_fu_140_reg[10]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[11]),
        .I3(x_fu_140_reg[11]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln104_1_fu_397_p2_carry__0_i_8
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[8]),
        .I1(x_fu_140_reg[8]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[9]),
        .I3(x_fu_140_reg[9]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln104_1_fu_397_p2_carry_i_1
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[6]),
        .I1(x_fu_140_reg[6]),
        .I2(x_fu_140_reg[7]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[7]),
        .O(\x_fu_140_reg[6] [3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln104_1_fu_397_p2_carry_i_2
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[4]),
        .I1(x_fu_140_reg[4]),
        .I2(x_fu_140_reg[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[5]),
        .O(\x_fu_140_reg[6] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln104_1_fu_397_p2_carry_i_3
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[2]),
        .I1(x_fu_140_reg[2]),
        .I2(x_fu_140_reg[3]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[3]),
        .O(\x_fu_140_reg[6] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2F00020202)) 
    icmp_ln104_1_fu_397_p2_carry_i_4
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[0]),
        .I1(x_fu_140_reg[0]),
        .I2(x_fu_140_reg[1]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_1_fu_397_p2_carry__0[1]),
        .O(\x_fu_140_reg[6] [0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln104_1_fu_397_p2_carry_i_5
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[6]),
        .I1(x_fu_140_reg[6]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[7]),
        .I3(x_fu_140_reg[7]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln104_1_fu_397_p2_carry_i_6
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[4]),
        .I1(x_fu_140_reg[4]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[5]),
        .I3(x_fu_140_reg[5]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln104_1_fu_397_p2_carry_i_7
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[2]),
        .I1(x_fu_140_reg[2]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[3]),
        .I3(x_fu_140_reg[3]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h0A0A900990099009)) 
    icmp_ln104_1_fu_397_p2_carry_i_8
       (.I0(icmp_ln104_1_fu_397_p2_carry__0[0]),
        .I1(x_fu_140_reg[0]),
        .I2(icmp_ln104_1_fu_397_p2_carry__0[1]),
        .I3(x_fu_140_reg[1]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln104_fu_391_p2_carry__0_i_1
       (.I0(x_fu_140_reg[10]),
        .I1(icmp_ln104_fu_391_p2_carry__0[10]),
        .I2(icmp_ln104_fu_391_p2_carry__0[11]),
        .I3(x_fu_140_reg[11]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln104_fu_391_p2_carry__0_i_2
       (.I0(x_fu_140_reg[8]),
        .I1(icmp_ln104_fu_391_p2_carry__0[8]),
        .I2(icmp_ln104_fu_391_p2_carry__0[9]),
        .I3(x_fu_140_reg[9]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_140_reg[10] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry__0_i_5
       (.I0(x_fu_140_reg[10]),
        .I1(icmp_ln104_fu_391_p2_carry__0[10]),
        .I2(x_fu_140_reg[11]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[11]),
        .O(\x_fu_140_reg[10]_2 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry__0_i_6
       (.I0(x_fu_140_reg[8]),
        .I1(icmp_ln104_fu_391_p2_carry__0[8]),
        .I2(x_fu_140_reg[9]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[9]),
        .O(\x_fu_140_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln104_fu_391_p2_carry_i_1
       (.I0(x_fu_140_reg[6]),
        .I1(icmp_ln104_fu_391_p2_carry__0[6]),
        .I2(icmp_ln104_fu_391_p2_carry__0[7]),
        .I3(x_fu_140_reg[7]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln104_fu_391_p2_carry_i_2
       (.I0(x_fu_140_reg[4]),
        .I1(icmp_ln104_fu_391_p2_carry__0[4]),
        .I2(icmp_ln104_fu_391_p2_carry__0[5]),
        .I3(x_fu_140_reg[5]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln104_fu_391_p2_carry_i_3
       (.I0(x_fu_140_reg[2]),
        .I1(icmp_ln104_fu_391_p2_carry__0[2]),
        .I2(icmp_ln104_fu_391_p2_carry__0[3]),
        .I3(x_fu_140_reg[3]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h03032F022F022F02)) 
    icmp_ln104_fu_391_p2_carry_i_4
       (.I0(x_fu_140_reg[0]),
        .I1(icmp_ln104_fu_391_p2_carry__0[0]),
        .I2(icmp_ln104_fu_391_p2_carry__0[1]),
        .I3(x_fu_140_reg[1]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry_i_5
       (.I0(x_fu_140_reg[6]),
        .I1(icmp_ln104_fu_391_p2_carry__0[6]),
        .I2(x_fu_140_reg[7]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[7]),
        .O(\x_fu_140_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry_i_6
       (.I0(x_fu_140_reg[4]),
        .I1(icmp_ln104_fu_391_p2_carry__0[4]),
        .I2(x_fu_140_reg[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[5]),
        .O(\x_fu_140_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry_i_7
       (.I0(x_fu_140_reg[2]),
        .I1(icmp_ln104_fu_391_p2_carry__0[2]),
        .I2(x_fu_140_reg[3]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[3]),
        .O(\x_fu_140_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h00909090CC090909)) 
    icmp_ln104_fu_391_p2_carry_i_8
       (.I0(x_fu_140_reg[0]),
        .I1(icmp_ln104_fu_391_p2_carry__0[0]),
        .I2(x_fu_140_reg[1]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln104_fu_391_p2_carry__0[1]),
        .O(\x_fu_140_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln91_fu_367_p2_carry_i_1
       (.I0(p_0_in[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(Q[10]),
        .I5(p_0_in[10]),
        .O(\add_ln89_reg_614_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_10
       (.I0(x_fu_140_reg[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_11
       (.I0(x_fu_140_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_12
       (.I0(x_fu_140_reg[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_13
       (.I0(x_fu_140_reg[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'hEA)) 
    icmp_ln91_fu_367_p2_carry_i_14
       (.I0(x_fu_140_reg[0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_15
       (.I0(x_fu_140_reg[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_16
       (.I0(x_fu_140_reg[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln91_fu_367_p2_carry_i_2
       (.I0(p_0_in[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(Q[7]),
        .I5(p_0_in[7]),
        .O(\add_ln89_reg_614_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln91_fu_367_p2_carry_i_3
       (.I0(p_0_in[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(Q[4]),
        .I5(p_0_in[4]),
        .O(\add_ln89_reg_614_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln91_fu_367_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(Q[1]),
        .I5(p_0_in[1]),
        .O(\add_ln89_reg_614_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_5
       (.I0(x_fu_140_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_6
       (.I0(x_fu_140_reg[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_7
       (.I0(x_fu_140_reg[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_8
       (.I0(x_fu_140_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln91_fu_367_p2_carry_i_9
       (.I0(x_fu_140_reg[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \or_ln105_1_reg_1111[0]_i_1 
       (.I0(or_ln105_1_fu_427_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(or_ln105_1_reg_1111),
        .O(\or_ln105_1_reg_1111_reg[0] ));
  LUT5 #(
    .INIT(32'hABBBAAAA)) 
    \or_ln105_1_reg_1111[0]_i_2 
       (.I0(cmp20_not_reg_632),
        .I1(\or_ln105_1_reg_1111_reg[0]_0 ),
        .I2(\or_ln105_1_reg_1111_reg[0]_1 ),
        .I3(\or_ln105_1_reg_1111_reg[0]_2 ),
        .I4(\or_ln105_1_reg_1111_reg[0]_3 ),
        .O(or_ln105_1_fu_427_p2));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_140[0]_i_1 
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \x_fu_140[0]_i_2 
       (.I0(CO),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(stream_csc_full_n),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[0]_i_4 
       (.I0(x_fu_140_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[0]_i_5 
       (.I0(x_fu_140_reg[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[0]_i_6 
       (.I0(x_fu_140_reg[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h07)) 
    \x_fu_140[0]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(x_fu_140_reg[0]),
        .O(\x_fu_140[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_2 
       (.I0(x_fu_140_reg[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_3 
       (.I0(x_fu_140_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_4 
       (.I0(x_fu_140_reg[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_5 
       (.I0(x_fu_140_reg[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_2 
       (.I0(x_fu_140_reg[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_3 
       (.I0(x_fu_140_reg[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_4 
       (.I0(x_fu_140_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_5 
       (.I0(x_fu_140_reg[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_140[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_140_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_140_reg[0]_i_3_n_5 ,\x_fu_140_reg[0]_i_3_n_6 ,\x_fu_140_reg[0]_i_3_n_7 ,\x_fu_140_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({\x_fu_140[0]_i_4_n_5 ,\x_fu_140[0]_i_5_n_5 ,\x_fu_140[0]_i_6_n_5 ,\x_fu_140[0]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_140_reg[4]_i_1 
       (.CI(\x_fu_140_reg[0]_i_3_n_5 ),
        .CO({\x_fu_140_reg[4]_i_1_n_5 ,\x_fu_140_reg[4]_i_1_n_6 ,\x_fu_140_reg[4]_i_1_n_7 ,\x_fu_140_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_140_reg[7] ),
        .S({\x_fu_140[4]_i_2_n_5 ,\x_fu_140[4]_i_3_n_5 ,\x_fu_140[4]_i_4_n_5 ,\x_fu_140[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_140_reg[8]_i_1 
       (.CI(\x_fu_140_reg[4]_i_1_n_5 ),
        .CO({\NLW_x_fu_140_reg[8]_i_1_CO_UNCONNECTED [3],\x_fu_140_reg[8]_i_1_n_6 ,\x_fu_140_reg[8]_i_1_n_7 ,\x_fu_140_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_140_reg[11]_0 ),
        .S({\x_fu_140[8]_i_2_n_5 ,\x_fu_140[8]_i_3_n_5 ,\x_fu_140[8]_i_4_n_5 ,\x_fu_140[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60
   (\icmp_ln619_reg_376_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    SR,
    E,
    D,
    S,
    \j_fu_96_reg[9] ,
    \j_fu_96_reg[9]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg,
    \sof_reg_102_reg[0] ,
    \tmp_last_V_reg_380_reg[0] ,
    \sof_reg_102_reg[0]_0 ,
    SS,
    ap_clk,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    CO,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1,
    stream_out_hresampled_empty_n,
    \j_fu_96_reg[0] ,
    m_axis_video_TREADY_int_regslice,
    \tmp_user_V_reg_159_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    Q,
    \j_fu_96_reg[10] ,
    tmp_last_V_fu_225_p2_carry,
    \icmp_ln619_reg_376_reg[0]_0 ,
    sof_reg_102,
    \tmp_user_V_reg_159_reg[0]_0 ,
    \tmp_user_V_reg_159_reg[0]_1 ,
    \tmp_last_V_reg_380_reg[0]_0 ,
    tmp_last_V_reg_380,
    ap_enable_reg_pp0_iter2,
    ap_done_cache_reg_0);
  output \icmp_ln619_reg_376_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output [3:0]S;
  output [3:0]\j_fu_96_reg[9] ;
  output [10:0]\j_fu_96_reg[9]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg;
  output \sof_reg_102_reg[0] ;
  output \tmp_last_V_reg_380_reg[0] ;
  output \sof_reg_102_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [0:0]CO;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter1;
  input stream_out_hresampled_empty_n;
  input \j_fu_96_reg[0] ;
  input m_axis_video_TREADY_int_regslice;
  input \tmp_user_V_reg_159_reg[0] ;
  input \ap_CS_fsm_reg[4] ;
  input [2:0]Q;
  input [10:0]\j_fu_96_reg[10] ;
  input [10:0]tmp_last_V_fu_225_p2_carry;
  input [10:0]\icmp_ln619_reg_376_reg[0]_0 ;
  input sof_reg_102;
  input \tmp_user_V_reg_159_reg[0]_0 ;
  input \tmp_user_V_reg_159_reg[0]_1 ;
  input [0:0]\tmp_last_V_reg_380_reg[0]_0 ;
  input tmp_last_V_reg_380;
  input ap_enable_reg_pp0_iter2;
  input ap_done_cache_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire [8:1]ap_sig_allocacmp_j_1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg;
  wire \icmp_ln619_reg_376_reg[0] ;
  wire [10:0]\icmp_ln619_reg_376_reg[0]_0 ;
  wire \j_fu_96[10]_i_5_n_5 ;
  wire \j_fu_96[10]_i_6_n_5 ;
  wire \j_fu_96[6]_i_2_n_5 ;
  wire \j_fu_96_reg[0] ;
  wire [10:0]\j_fu_96_reg[10] ;
  wire [3:0]\j_fu_96_reg[9] ;
  wire [10:0]\j_fu_96_reg[9]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire sof_reg_102;
  wire \sof_reg_102_reg[0] ;
  wire \sof_reg_102_reg[0]_0 ;
  wire stream_out_hresampled_empty_n;
  wire [10:0]tmp_last_V_fu_225_p2_carry;
  wire tmp_last_V_reg_380;
  wire \tmp_last_V_reg_380_reg[0] ;
  wire [0:0]\tmp_last_V_reg_380_reg[0]_0 ;
  wire \tmp_user_V_reg_159_reg[0] ;
  wire \tmp_user_V_reg_159_reg[0]_0 ;
  wire \tmp_user_V_reg_159_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_NS_fsm1),
        .I1(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h54FF545400000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\tmp_user_V_reg_159_reg[0] ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1000000)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(\tmp_user_V_reg_159_reg[0] ),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\ap_CS_fsm[4]_i_4_n_5 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_done_cache),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__5
       (.I0(\icmp_ln619_reg_376_reg[0] ),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(CO),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready));
  LUT6 #(
    .INIT(64'hFFDD5DDDDDDDDDDD)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I3(\icmp_ln619_reg_376_reg[0] ),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I3(Q[1]),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln619_fu_213_p2_carry_i_1
       (.I0(\j_fu_96_reg[10] [9]),
        .I1(\icmp_ln619_reg_376_reg[0]_0 [9]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_96_reg[10] [10]),
        .I5(\icmp_ln619_reg_376_reg[0]_0 [10]),
        .O(\j_fu_96_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_10
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [3]),
        .O(ap_sig_allocacmp_j_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_11
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [2]),
        .O(ap_sig_allocacmp_j_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_12
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [1]),
        .O(ap_sig_allocacmp_j_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln619_fu_213_p2_carry_i_2
       (.I0(\icmp_ln619_reg_376_reg[0]_0 [8]),
        .I1(ap_sig_allocacmp_j_1[8]),
        .I2(\icmp_ln619_reg_376_reg[0]_0 [7]),
        .I3(ap_sig_allocacmp_j_1[7]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(\icmp_ln619_reg_376_reg[0]_0 [6]),
        .O(\j_fu_96_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln619_fu_213_p2_carry_i_3
       (.I0(\icmp_ln619_reg_376_reg[0]_0 [5]),
        .I1(ap_sig_allocacmp_j_1[5]),
        .I2(\icmp_ln619_reg_376_reg[0]_0 [4]),
        .I3(ap_sig_allocacmp_j_1[4]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(\icmp_ln619_reg_376_reg[0]_0 [3]),
        .O(\j_fu_96_reg[9] [1]));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    icmp_ln619_fu_213_p2_carry_i_4
       (.I0(\icmp_ln619_reg_376_reg[0]_0 [2]),
        .I1(ap_sig_allocacmp_j_1[2]),
        .I2(\icmp_ln619_reg_376_reg[0]_0 [1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\j_fu_96_reg[9]_0 [0]),
        .I5(\icmp_ln619_reg_376_reg[0]_0 [0]),
        .O(\j_fu_96_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_5
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [8]),
        .O(ap_sig_allocacmp_j_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_6
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [7]),
        .O(ap_sig_allocacmp_j_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_7
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [6]),
        .O(ap_sig_allocacmp_j_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_8
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [5]),
        .O(ap_sig_allocacmp_j_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h70)) 
    icmp_ln619_fu_213_p2_carry_i_9
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [4]),
        .O(ap_sig_allocacmp_j_1[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \icmp_ln619_reg_376[0]_i_2 
       (.I0(\j_fu_96_reg[0] ),
        .I1(stream_out_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln619_reg_376_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_96[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [0]),
        .O(\j_fu_96_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_96[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    \j_fu_96[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(stream_out_hresampled_empty_n),
        .I5(\j_fu_96_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \j_fu_96[10]_i_3 
       (.I0(\j_fu_96[10]_i_5_n_5 ),
        .I1(\j_fu_96_reg[10] [9]),
        .I2(\j_fu_96_reg[10] [8]),
        .I3(\j_fu_96_reg[10] [7]),
        .I4(\j_fu_96_reg[10] [10]),
        .I5(\j_fu_96[10]_i_6_n_5 ),
        .O(\j_fu_96_reg[9]_0 [10]));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \j_fu_96[10]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_done_cache_reg_0),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_96[10]_i_5 
       (.I0(\j_fu_96_reg[10] [5]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(\j_fu_96_reg[10] [4]),
        .I3(\j_fu_96_reg[10] [6]),
        .O(\j_fu_96[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_96[10]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .O(\j_fu_96[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_96[1]_i_1 
       (.I0(\j_fu_96_reg[10] [0]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_fu_96[2]_i_1 
       (.I0(\j_fu_96_reg[10] [0]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(\j_fu_96_reg[10] [2]),
        .I3(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \j_fu_96[3]_i_1 
       (.I0(\j_fu_96_reg[10] [2]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(\j_fu_96_reg[10] [0]),
        .I3(\j_fu_96_reg[10] [3]),
        .I4(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \j_fu_96[4]_i_1 
       (.I0(\j_fu_96_reg[10] [3]),
        .I1(\j_fu_96_reg[10] [0]),
        .I2(\j_fu_96_reg[10] [1]),
        .I3(\j_fu_96_reg[10] [2]),
        .I4(\j_fu_96_reg[10] [4]),
        .I5(\j_fu_96[10]_i_6_n_5 ),
        .O(\j_fu_96_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_96[5]_i_1 
       (.I0(\j_fu_96_reg[10] [4]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(\j_fu_96_reg[10] [5]),
        .I3(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \j_fu_96[6]_i_1 
       (.I0(\j_fu_96_reg[10] [5]),
        .I1(\j_fu_96[6]_i_2_n_5 ),
        .I2(\j_fu_96_reg[10] [4]),
        .I3(\j_fu_96_reg[10] [6]),
        .I4(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \j_fu_96[6]_i_2 
       (.I0(\j_fu_96_reg[10] [2]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(\j_fu_96_reg[10] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I5(\j_fu_96_reg[10] [3]),
        .O(\j_fu_96[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_fu_96[7]_i_1 
       (.I0(\j_fu_96[10]_i_5_n_5 ),
        .I1(\j_fu_96_reg[10] [7]),
        .I2(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_96[8]_i_1 
       (.I0(\j_fu_96_reg[10] [7]),
        .I1(\j_fu_96[10]_i_5_n_5 ),
        .I2(\j_fu_96_reg[10] [8]),
        .I3(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \j_fu_96[9]_i_1 
       (.I0(\j_fu_96[10]_i_5_n_5 ),
        .I1(\j_fu_96_reg[10] [7]),
        .I2(\j_fu_96_reg[10] [8]),
        .I3(\j_fu_96_reg[10] [9]),
        .I4(ap_loop_init_int),
        .O(\j_fu_96_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sof_reg_102[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(sof_reg_102),
        .I2(Q[0]),
        .O(\sof_reg_102_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    tmp_last_V_fu_225_p2_carry_i_1
       (.I0(\j_fu_96_reg[10] [9]),
        .I1(tmp_last_V_fu_225_p2_carry[9]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_96_reg[10] [10]),
        .I5(tmp_last_V_fu_225_p2_carry[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_225_p2_carry_i_2
       (.I0(tmp_last_V_fu_225_p2_carry[8]),
        .I1(ap_sig_allocacmp_j_1[8]),
        .I2(tmp_last_V_fu_225_p2_carry[7]),
        .I3(ap_sig_allocacmp_j_1[7]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(tmp_last_V_fu_225_p2_carry[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_225_p2_carry_i_3
       (.I0(tmp_last_V_fu_225_p2_carry[5]),
        .I1(ap_sig_allocacmp_j_1[5]),
        .I2(tmp_last_V_fu_225_p2_carry[4]),
        .I3(ap_sig_allocacmp_j_1[4]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(tmp_last_V_fu_225_p2_carry[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    tmp_last_V_fu_225_p2_carry_i_4
       (.I0(tmp_last_V_fu_225_p2_carry[2]),
        .I1(ap_sig_allocacmp_j_1[2]),
        .I2(tmp_last_V_fu_225_p2_carry[1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\j_fu_96_reg[9]_0 [0]),
        .I5(tmp_last_V_fu_225_p2_carry[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_last_V_reg_380[0]_i_1 
       (.I0(\tmp_last_V_reg_380_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(CO),
        .I3(tmp_last_V_reg_380),
        .O(\tmp_last_V_reg_380_reg[0] ));
  LUT6 #(
    .INIT(64'hEEF2FFFF22020000)) 
    \tmp_user_V_reg_159[0]_i_1 
       (.I0(sof_reg_102),
        .I1(\j_fu_96[10]_i_6_n_5 ),
        .I2(\tmp_user_V_reg_159_reg[0]_0 ),
        .I3(\tmp_user_V_reg_159_reg[0] ),
        .I4(\icmp_ln619_reg_376_reg[0] ),
        .I5(\tmp_user_V_reg_159_reg[0]_1 ),
        .O(\sof_reg_102_reg[0] ));
endmodule

module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    out);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [7:0]out;

  wire [15:0]B;
  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;

  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54 bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1" *) 
module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    out);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]out;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg;

  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53 bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1" *) 
module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    out,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter9,
    stream_csc_full_n);
  output [23:0]D;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]out;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter9;
  input stream_csc_full_n;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire [7:0]out;
  wire [15:0]p_reg_reg;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;

  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
endmodule

module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0
   (D,
    ap_enable_reg_pp0_iter1_reg,
    ap_clk,
    p_reg_reg_0,
    out,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter9,
    stream_csc_full_n);
  output [23:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]out;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter9;
  input stream_csc_full_n;

  wire [23:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire [7:0]out;
  wire [15:0]p_reg_reg_0;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(stream_csc_full_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter1_reg),
        .CEA2(ap_enable_reg_pp0_iter1_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp0_iter1_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter1_reg),
        .CEP(ap_enable_reg_pp0_iter1_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0" *) 
module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    out);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]out;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0" *) 
module bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    out);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [7:0]out;

  wire [15:0]B;
  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    C);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [9:0]C;

  wire [9:0]C;
  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;

  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52 bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U
       (.C(C),
        .D(D),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [9:0]p_reg_reg_0;

  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;

  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51 bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U
       (.D(D),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [9:0]p_reg_reg_0;

  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;

  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2 bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U
       (.D(D),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [9:0]p_reg_reg_1;

  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2" *) 
module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [9:0]p_reg_reg_1;

  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2" *) 
module bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    C);
  output [24:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [9:0]C;

  wire [9:0]C;
  wire [24:0]D;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    A);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]A;

  wire [15:0]A;
  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;

  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50 bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U
       (.A(A),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1" *) 
module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    p_reg_reg);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]p_reg_reg;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg;

  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49 bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U
       (.D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1" *) 
module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    p_reg_reg);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]p_reg_reg;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg;

  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1 bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U
       (.D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg));
endmodule

module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    p_reg_reg_0);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]p_reg_reg_0;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1" *) 
module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    p_reg_reg_0);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]p_reg_reg_0;

  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire [15:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1" *) 
module bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out,
    A);
  output [23:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]out;
  input [15:0]A;

  wire [15:0]A;
  wire [23:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_csc_0_reg_unsigned_short_s
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_reg_unsigned_short_s" *) 
module bd_3a92_csc_0_reg_unsigned_short_s_100
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_reg_unsigned_short_s" *) 
module bd_3a92_csc_0_reg_unsigned_short_s_58
   (D,
    Q,
    \sub_reg_205_reg[6] ,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [9:0]D;
  output [10:0]Q;
  input \sub_reg_205_reg[6] ;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire \sub_reg_205_reg[6] ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_205[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\sub_reg_205_reg[6] ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_205[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_205[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_205[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_205[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_205[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_205[6]_i_1 
       (.I0(\sub_reg_205_reg[6] ),
        .I1(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_205[7]_i_1 
       (.I0(Q[6]),
        .I1(\sub_reg_205_reg[6] ),
        .I2(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_205[8]_i_1 
       (.I0(Q[7]),
        .I1(\sub_reg_205_reg[6] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_205[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\sub_reg_205_reg[6] ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_reg_unsigned_short_s" *) 
module bd_3a92_csc_0_reg_unsigned_short_s_99
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    \ap_CS_fsm_reg[4] ,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    E,
    mOutPtr110_out,
    m_axis_video_TDATA,
    SS,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[0]_1 ,
    ap_rst_n,
    Q,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_width_c_empty_n,
    CO,
    shiftReg_ce,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]E;
  output mOutPtr110_out;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[0]_1 ;
  input ap_rst_n;
  input [3:0]Q;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_width_c_empty_n;
  input [0:0]CO;
  input shiftReg_ce;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire mOutPtr110_out;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h70FF0000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(HwReg_height_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_width_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(Q[3]),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT6 #(
    .INIT(64'h6AAA6666AAAAAAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(shiftReg_ce),
        .I1(Q[3]),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(E));
  LUT6 #(
    .INIT(64'h000080AA00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(Q[3]),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_user_V_reg_159[0]_i_2 
       (.I0(Q[2]),
        .I1(m_axis_video_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_regslice_both" *) 
module bd_3a92_csc_0_regslice_both_101
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    axi_data_V_14_fu_921,
    \axi_data_V_14_fu_92_reg[0] ,
    \axi_data_V_14_fu_92_reg[23] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
    p_14_in,
    \axi_data_V_fu_96_reg[23] ,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output [0:0]E;
  output [23:0]D;
  output [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input axi_data_V_14_fu_921;
  input \axi_data_V_14_fu_92_reg[0] ;
  input [23:0]\axi_data_V_14_fu_92_reg[23] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  input p_14_in;
  input [23:0]\axi_data_V_fu_96_reg[23] ;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_14_fu_921;
  wire \axi_data_V_14_fu_92_reg[0] ;
  wire [23:0]\axi_data_V_14_fu_92_reg[23] ;
  wire [23:0]\axi_data_V_fu_96_reg[23] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  wire [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  wire p_14_in;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_data_V_14_fu_92[23]_i_1 
       (.I0(Q),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(axi_data_V_14_fu_921),
        .O(E));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_14_fu_92[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I3(\axi_data_V_14_fu_92_reg[0] ),
        .I4(\axi_data_V_14_fu_92_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I5(\axi_data_V_fu_96_reg[23] [0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[10]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I5(\axi_data_V_fu_96_reg[23] [10]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[10]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[11]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I5(\axi_data_V_fu_96_reg[23] [11]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[11]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[12]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I5(\axi_data_V_fu_96_reg[23] [12]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[12]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[13]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I5(\axi_data_V_fu_96_reg[23] [13]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[13]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[14]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I5(\axi_data_V_fu_96_reg[23] [14]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[14]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[15]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I5(\axi_data_V_fu_96_reg[23] [15]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[15]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[16]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I5(\axi_data_V_fu_96_reg[23] [16]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[16]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[17]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I5(\axi_data_V_fu_96_reg[23] [17]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[17]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[18]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I5(\axi_data_V_fu_96_reg[23] [18]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[18]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[19]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I5(\axi_data_V_fu_96_reg[23] [19]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[19]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[1]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I5(\axi_data_V_fu_96_reg[23] [1]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[20]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I5(\axi_data_V_fu_96_reg[23] [20]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[20]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[21]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I5(\axi_data_V_fu_96_reg[23] [21]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[21]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[22]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I5(\axi_data_V_fu_96_reg[23] [22]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[22]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[23]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I5(\axi_data_V_fu_96_reg[23] [23]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[23]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[2]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I5(\axi_data_V_fu_96_reg[23] [2]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[3]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I5(\axi_data_V_fu_96_reg[23] [3]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[4]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I5(\axi_data_V_fu_96_reg[23] [4]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[4]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I5(\axi_data_V_fu_96_reg[23] [5]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[5]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I5(\axi_data_V_fu_96_reg[23] [6]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[6]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[7]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I5(\axi_data_V_fu_96_reg[23] [7]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[7]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[8]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I5(\axi_data_V_fu_96_reg[23] [8]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[8]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_96[9]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I5(\axi_data_V_fu_96_reg[23] [9]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_regslice_both" *) 
module bd_3a92_csc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[1]_0 ,
    m_axis_video_TREADY,
    ap_rst_n,
    tmp_last_V_reg_380_pp0_iter1_reg);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[1]_0 ;
  input m_axis_video_TREADY;
  input ap_rst_n;
  input tmp_last_V_reg_380_pp0_iter1_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state[1]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire tmp_last_V_reg_380_pp0_iter1_reg;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(tmp_last_V_reg_380_pp0_iter1_reg),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(tmp_last_V_reg_380_pp0_iter1_reg),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h7F500000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[1]_i_1__3_n_5 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_regslice_both" *) 
module bd_3a92_csc_0_regslice_both__parameterized1_102
   (s_axis_video_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TLAST,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    axi_last_V_fu_48,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
    p_14_in,
    axi_last_V_2_reg_160);
  output s_axis_video_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TLAST;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input axi_last_V_fu_48;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  input p_14_in;
  input axi_last_V_2_reg_160;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_160;
  wire axi_last_V_fu_48;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg;
  wire p_14_in;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_last_V_fu_100[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg),
        .I1(p_14_in),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(axi_last_V_2_reg_160),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_48[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(axi_last_V_fu_48),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_80[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_regslice_both" *) 
module bd_3a92_csc_0_regslice_both__parameterized1_103
   (D,
    ap_done_reg1,
    \B_V_data_1_payload_B_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
    ap_done_cache,
    s_axis_video_TVALID_int_regslice,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output [0:0]D;
  output ap_done_reg1;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  input ap_done_cache;
  input s_axis_video_TVALID_int_regslice;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8C88)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_reg1),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I3(ap_done_cache),
        .O(D));
  LUT5 #(
    .INIT(32'hE0004000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I4(B_V_data_1_payload_B),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h88C0FFFF88C00000)) 
    ap_done_cache_i_1
       (.I0(B_V_data_1_payload_B),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABFFAAAAEFFFAAAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg),
        .I5(B_V_data_1_payload_B),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_csc_0_regslice_both" *) 
module bd_3a92_csc_0_regslice_both__parameterized1_59
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[1]_0 ,
    m_axis_video_TREADY,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[1]_0 ;
  input m_axis_video_TREADY;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state[1]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h7F500000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[1]_i_1__4_n_5 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module bd_3a92_csc_0_v_csc
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [8:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [8:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [15:0]A;
  wire AXIvideo2MultiPixStream_U0_HwReg_width_c17_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_38;
  wire AXIvideo2MultiPixStream_U0_n_41;
  wire AXIvideo2MultiPixStream_U0_n_42;
  wire AXIvideo2MultiPixStream_U0_n_6;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [23:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire [9:0]BOffset;
  wire [9:0]BOffset_2;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_ready;
  wire [7:0]Block_entry3_proc_U0_ap_return_0;
  wire [7:0]Block_entry3_proc_U0_ap_return_1;
  wire [15:0]Block_entry3_proc_U0_ap_return_10;
  wire [15:0]Block_entry3_proc_U0_ap_return_11;
  wire [15:0]Block_entry3_proc_U0_ap_return_12;
  wire [15:0]Block_entry3_proc_U0_ap_return_13;
  wire [15:0]Block_entry3_proc_U0_ap_return_14;
  wire [9:0]Block_entry3_proc_U0_ap_return_15;
  wire [9:0]Block_entry3_proc_U0_ap_return_16;
  wire [9:0]Block_entry3_proc_U0_ap_return_17;
  wire [7:0]Block_entry3_proc_U0_ap_return_18;
  wire [7:0]Block_entry3_proc_U0_ap_return_19;
  wire [15:0]Block_entry3_proc_U0_ap_return_2;
  wire [15:0]Block_entry3_proc_U0_ap_return_20;
  wire [15:0]Block_entry3_proc_U0_ap_return_21;
  wire [15:0]Block_entry3_proc_U0_ap_return_22;
  wire [15:0]Block_entry3_proc_U0_ap_return_23;
  wire [15:0]Block_entry3_proc_U0_ap_return_24;
  wire [15:0]Block_entry3_proc_U0_ap_return_25;
  wire [15:0]Block_entry3_proc_U0_ap_return_26;
  wire [15:0]Block_entry3_proc_U0_ap_return_27;
  wire [15:0]Block_entry3_proc_U0_ap_return_28;
  wire [9:0]Block_entry3_proc_U0_ap_return_29;
  wire [15:0]Block_entry3_proc_U0_ap_return_3;
  wire [9:0]Block_entry3_proc_U0_ap_return_30;
  wire [9:0]Block_entry3_proc_U0_ap_return_31;
  wire [7:0]Block_entry3_proc_U0_ap_return_32;
  wire [7:0]Block_entry3_proc_U0_ap_return_33;
  wire Block_entry3_proc_U0_ap_return_34;
  wire Block_entry3_proc_U0_ap_return_35;
  wire [10:0]Block_entry3_proc_U0_ap_return_36;
  wire [10:0]Block_entry3_proc_U0_ap_return_37;
  wire [15:0]Block_entry3_proc_U0_ap_return_4;
  wire [15:0]Block_entry3_proc_U0_ap_return_5;
  wire [15:0]Block_entry3_proc_U0_ap_return_6;
  wire [15:0]Block_entry3_proc_U0_ap_return_7;
  wire [15:0]Block_entry3_proc_U0_ap_return_8;
  wire [15:0]Block_entry3_proc_U0_ap_return_9;
  wire Block_entry3_proc_U0_ap_start;
  wire [21:12]C;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_78;
  wire [7:0]ClampMin;
  wire [7:0]ClampMin_2;
  wire [7:0]ClipMax;
  wire [7:0]ClipMax_2;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire [9:0]GOffset;
  wire [9:0]GOffset_2;
  wire HwReg_BOffset_2_V_channel_U_n_5;
  wire HwReg_BOffset_2_V_channel_U_n_7;
  wire [9:0]HwReg_BOffset_2_V_channel_dout;
  wire HwReg_BOffset_2_V_channel_empty_n;
  wire HwReg_BOffset_2_V_channel_full_n;
  wire HwReg_BOffset_V_channel_U_n_10;
  wire HwReg_BOffset_V_channel_U_n_11;
  wire HwReg_BOffset_V_channel_U_n_12;
  wire HwReg_BOffset_V_channel_U_n_13;
  wire HwReg_BOffset_V_channel_U_n_14;
  wire HwReg_BOffset_V_channel_U_n_15;
  wire HwReg_BOffset_V_channel_U_n_16;
  wire HwReg_BOffset_V_channel_U_n_17;
  wire HwReg_BOffset_V_channel_U_n_18;
  wire HwReg_BOffset_V_channel_U_n_5;
  wire HwReg_BOffset_V_channel_U_n_6;
  wire HwReg_BOffset_V_channel_U_n_9;
  wire HwReg_BOffset_V_channel_full_n;
  wire HwReg_ClampMin_2_V_channel_U_n_5;
  wire [7:0]HwReg_ClampMin_2_V_channel_dout;
  wire HwReg_ClampMin_2_V_channel_empty_n;
  wire HwReg_ClampMin_2_V_channel_full_n;
  wire HwReg_ClampMin_V_channel_U_n_5;
  wire HwReg_ClampMin_V_channel_empty_n;
  wire HwReg_ClampMin_V_channel_full_n;
  wire [7:0]HwReg_ClipMax_2_V_channel_dout;
  wire HwReg_ClipMax_2_V_channel_empty_n;
  wire HwReg_ClipMax_2_V_channel_full_n;
  wire HwReg_ClipMax_V_channel_empty_n;
  wire HwReg_ClipMax_V_channel_full_n;
  wire HwReg_ColEnd_channel_U_n_19;
  wire HwReg_ColEnd_channel_U_n_20;
  wire HwReg_ColEnd_channel_U_n_21;
  wire HwReg_ColEnd_channel_U_n_25;
  wire HwReg_ColEnd_channel_U_n_26;
  wire HwReg_ColEnd_channel_U_n_5;
  wire HwReg_ColEnd_channel_U_n_6;
  wire [11:0]HwReg_ColEnd_channel_dout;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_U_n_20;
  wire HwReg_ColStart_channel_U_n_24;
  wire HwReg_ColStart_channel_U_n_25;
  wire HwReg_ColStart_channel_U_n_5;
  wire HwReg_ColStart_channel_U_n_6;
  wire [15:0]HwReg_ColStart_channel_dout;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire [9:0]HwReg_GOffset_2_V_channel_dout;
  wire HwReg_GOffset_2_V_channel_empty_n;
  wire HwReg_GOffset_2_V_channel_full_n;
  wire HwReg_GOffset_V_channel_U_n_10;
  wire HwReg_GOffset_V_channel_U_n_11;
  wire HwReg_GOffset_V_channel_U_n_12;
  wire HwReg_GOffset_V_channel_U_n_13;
  wire HwReg_GOffset_V_channel_U_n_14;
  wire HwReg_GOffset_V_channel_U_n_15;
  wire HwReg_GOffset_V_channel_U_n_16;
  wire HwReg_GOffset_V_channel_U_n_17;
  wire HwReg_GOffset_V_channel_U_n_8;
  wire HwReg_GOffset_V_channel_U_n_9;
  wire HwReg_GOffset_V_channel_empty_n;
  wire HwReg_GOffset_V_channel_full_n;
  wire HwReg_InVideoFormat_channel_U_n_8;
  wire HwReg_InVideoFormat_channel_U_n_9;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_U_n_5;
  wire [15:0]HwReg_K11_2_channel_dout;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire [15:0]HwReg_K12_2_channel_dout;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_2_channel_U_n_5;
  wire [15:0]HwReg_K13_2_channel_dout;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_2_channel_U_n_5;
  wire [15:0]HwReg_K21_2_channel_dout;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_U_n_5;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_2_channel_U_n_5;
  wire [15:0]HwReg_K22_2_channel_dout;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_U_n_10;
  wire HwReg_K22_channel_U_n_11;
  wire HwReg_K22_channel_U_n_12;
  wire HwReg_K22_channel_U_n_13;
  wire HwReg_K22_channel_U_n_14;
  wire HwReg_K22_channel_U_n_15;
  wire HwReg_K22_channel_U_n_16;
  wire HwReg_K22_channel_U_n_17;
  wire HwReg_K22_channel_U_n_18;
  wire HwReg_K22_channel_U_n_19;
  wire HwReg_K22_channel_U_n_20;
  wire HwReg_K22_channel_U_n_21;
  wire HwReg_K22_channel_U_n_22;
  wire HwReg_K22_channel_U_n_23;
  wire HwReg_K22_channel_U_n_8;
  wire HwReg_K22_channel_U_n_9;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_2_channel_U_n_5;
  wire [15:0]HwReg_K23_2_channel_dout;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_U_n_5;
  wire HwReg_K23_channel_U_n_6;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_U_n_5;
  wire [15:0]HwReg_K31_2_channel_dout;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire [15:0]HwReg_K32_2_channel_dout;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_U_n_10;
  wire HwReg_K32_channel_U_n_11;
  wire HwReg_K32_channel_U_n_12;
  wire HwReg_K32_channel_U_n_13;
  wire HwReg_K32_channel_U_n_14;
  wire HwReg_K32_channel_U_n_15;
  wire HwReg_K32_channel_U_n_16;
  wire HwReg_K32_channel_U_n_17;
  wire HwReg_K32_channel_U_n_18;
  wire HwReg_K32_channel_U_n_19;
  wire HwReg_K32_channel_U_n_20;
  wire HwReg_K32_channel_U_n_21;
  wire HwReg_K32_channel_U_n_22;
  wire HwReg_K32_channel_U_n_23;
  wire HwReg_K32_channel_U_n_24;
  wire HwReg_K32_channel_U_n_5;
  wire HwReg_K32_channel_U_n_9;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_2_channel_U_n_5;
  wire [15:0]HwReg_K33_2_channel_dout;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_U_n_7;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_2_V_channel_U_n_5;
  wire HwReg_ROffset_2_V_channel_U_n_7;
  wire [9:0]HwReg_ROffset_2_V_channel_dout;
  wire HwReg_ROffset_2_V_channel_empty_n;
  wire HwReg_ROffset_2_V_channel_full_n;
  wire HwReg_ROffset_V_channel_U_n_5;
  wire HwReg_ROffset_V_channel_empty_n;
  wire HwReg_ROffset_V_channel_full_n;
  wire HwReg_RowEnd_channel_U_n_10;
  wire HwReg_RowEnd_channel_U_n_5;
  wire HwReg_RowEnd_channel_U_n_6;
  wire HwReg_RowEnd_channel_U_n_9;
  wire [11:0]HwReg_RowEnd_channel_dout;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire [10:0]HwReg_height_c19_dout;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c19_full_n;
  wire [10:0]HwReg_height_c20_dout;
  wire HwReg_height_c20_empty_n;
  wire HwReg_height_c20_full_n;
  wire [10:0]HwReg_height_c21_dout;
  wire HwReg_height_c21_empty_n;
  wire HwReg_height_c21_full_n;
  wire HwReg_height_c22_channel_U_n_18;
  wire [10:0]HwReg_height_c22_channel_dout;
  wire HwReg_height_c22_channel_empty_n;
  wire HwReg_height_c22_channel_full_n;
  wire [10:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [10:0]HwReg_width_c15_dout;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c15_full_n;
  wire HwReg_width_c16_U_n_44;
  wire HwReg_width_c16_U_n_7;
  wire [10:0]HwReg_width_c16_dout;
  wire HwReg_width_c16_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_U_n_19;
  wire [10:0]HwReg_width_c17_dout;
  wire HwReg_width_c17_empty_n;
  wire HwReg_width_c17_full_n;
  wire HwReg_width_c18_channel_U_n_18;
  wire [10:0]HwReg_width_c18_channel_dout;
  wire HwReg_width_c18_channel_empty_n;
  wire HwReg_width_c18_channel_full_n;
  wire HwReg_width_c_U_n_19;
  wire HwReg_width_c_U_n_7;
  wire [10:0]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [2:0]HwReg_width_read_reg_410;
  wire [1:1]HwReg_width_read_reg_429;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K11_2;
  wire [15:0]K12;
  wire [15:0]K12_2;
  wire [15:0]K13;
  wire [15:0]K13_2;
  wire [15:0]K21;
  wire [15:0]K21_2;
  wire [15:0]K22;
  wire [15:0]K22_2;
  wire [15:0]K23;
  wire [15:0]K23_2;
  wire [15:0]K31;
  wire [15:0]K31_2;
  wire [15:0]K32;
  wire [15:0]K32_2;
  wire [15:0]K33;
  wire [15:0]K33_2;
  wire MultiPixStream2AXIvideo_U0_WidthOut_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_14;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_17;
  wire MultiPixStream2AXIvideo_U0_n_5;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [9:0]ROffset_2;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire [10:0]\SRL_SIG_reg[0]_4 ;
  wire [10:0]\SRL_SIG_reg[0]_7 ;
  wire [10:0]\SRL_SIG_reg[1]_5 ;
  wire [10:0]\SRL_SIG_reg[1]_8 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_18;
  wire ap_CS_fsm_state1_21;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_22;
  wire ap_CS_fsm_state5;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [7:0]ap_return_0_preg;
  wire [15:0]ap_return_10_preg;
  wire [15:0]ap_return_11_preg;
  wire [15:0]ap_return_12_preg;
  wire [15:0]ap_return_13_preg;
  wire [15:0]ap_return_14_preg;
  wire [9:0]ap_return_15_preg;
  wire [9:0]ap_return_16_preg;
  wire [9:0]ap_return_17_preg;
  wire [7:0]ap_return_18_preg;
  wire [7:0]ap_return_19_preg;
  wire [7:0]ap_return_1_preg;
  wire [15:0]ap_return_20_preg;
  wire [15:0]ap_return_21_preg;
  wire [15:0]ap_return_22_preg;
  wire [15:0]ap_return_23_preg;
  wire [15:0]ap_return_24_preg;
  wire [15:0]ap_return_25_preg;
  wire [15:0]ap_return_26_preg;
  wire [15:0]ap_return_27_preg;
  wire [15:0]ap_return_28_preg;
  wire [9:0]ap_return_29_preg;
  wire [15:0]ap_return_2_preg;
  wire [9:0]ap_return_30_preg;
  wire [9:0]ap_return_31_preg;
  wire [7:0]ap_return_32_preg;
  wire [7:0]ap_return_33_preg;
  wire ap_return_34_preg;
  wire ap_return_35_preg;
  wire [10:0]ap_return_36_preg;
  wire [10:0]ap_return_37_preg;
  wire [15:0]ap_return_3_preg;
  wire [15:0]ap_return_4_preg;
  wire [15:0]ap_return_5_preg;
  wire [15:0]ap_return_6_preg;
  wire [15:0]ap_return_7_preg;
  wire [15:0]ap_return_8_preg;
  wire [15:0]ap_return_9_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_BOffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel;
  wire ap_sync_channel_write_HwReg_BOffset_V_channel0;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_V_channel0;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_V_channel0;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_channel_write_HwReg_ColEnd_channel0;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_channel_write_HwReg_ColStart_channel0;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_GOffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel;
  wire ap_sync_channel_write_HwReg_GOffset_V_channel0;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel0;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_channel_write_HwReg_K11_2_channel0;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K11_channel0;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_channel_write_HwReg_K12_2_channel0;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K12_channel0;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_channel_write_HwReg_K13_2_channel0;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K13_channel0;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_channel_write_HwReg_K21_2_channel0;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K21_channel0;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_channel_write_HwReg_K22_2_channel0;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K22_channel0;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_channel_write_HwReg_K23_2_channel0;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K23_channel0;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_channel_write_HwReg_K31_2_channel0;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K31_channel0;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_channel_write_HwReg_K32_2_channel0;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K32_channel0;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_channel_write_HwReg_K33_2_channel0;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_K33_channel0;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_V_channel0;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel;
  wire ap_sync_channel_write_HwReg_ROffset_V_channel0;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_HwReg_RowEnd_channel0;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_channel_write_HwReg_RowStart_channel0;
  wire ap_sync_channel_write_HwReg_height_c22_channel;
  wire ap_sync_channel_write_HwReg_height_c22_channel0;
  wire ap_sync_channel_write_HwReg_width_c18_channel;
  wire ap_sync_channel_write_HwReg_width_c18_channel0;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_V_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c22_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c18_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5;
  wire bPassThru_422_or_420_In_loc_channel_U_n_11;
  wire bPassThru_422_or_420_In_loc_channel_U_n_12;
  wire bPassThru_422_or_420_In_loc_channel_U_n_9;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_U_n_10;
  wire bPassThru_422_or_420_Out_loc_channel_U_n_9;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp17_not_fu_426_p2;
  wire [15:0]coef11_fu_472_p3;
  wire [15:0]coef13_fu_535_p3;
  wire [15:0]coef21_fu_482_p3;
  wire [15:0]coef23_fu_540_p3;
  wire [15:0]coef31_fu_492_p3;
  wire [15:0]coef33_fu_545_p3;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015 ;
  wire [10:0]height;
  wire icmp_ln496_fu_269_p2;
  wire icmp_ln722_fu_250_p2;
  wire icmp_ln722_fu_263_p2;
  wire icmp_ln89_fu_421_p2;
  wire internal_full_n;
  wire internal_full_n_12;
  wire interrupt;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_15;
  wire mOutPtr110_out_17;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_20;
  wire [1:0]mOutPtr_9;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]max_val_fu_682_p3;
  wire [7:0]min_val_fu_687_p3;
  wire or_ln105_2_reg_1131;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:1]select_ln720_fu_233_p3;
  wire shiftReg_addr;
  wire shiftReg_addr_6;
  wire shiftReg_ce;
  wire shiftReg_ce_14;
  wire shiftReg_ce_16;
  wire shiftReg_ce_19;
  wire shiftReg_ce_3;
  wire [23:0]stream_csc_dout;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [23:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [23:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire stream_out_hresampled_U_n_10;
  wire stream_out_hresampled_U_n_11;
  wire stream_out_hresampled_U_n_12;
  wire stream_out_hresampled_U_n_13;
  wire stream_out_hresampled_U_n_14;
  wire stream_out_hresampled_U_n_7;
  wire stream_out_hresampled_U_n_8;
  wire stream_out_hresampled_U_n_9;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_n_26;
  wire v_csc_core_U0_n_27;
  wire v_csc_core_U0_n_29;
  wire v_csc_core_U0_n_30;
  wire v_csc_core_U0_n_33;
  wire v_csc_core_U0_n_34;
  wire v_csc_core_U0_n_35;
  wire [23:0]v_csc_core_U0_stream_csc_din;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_1_U0_n_36;
  wire v_hcresampler_core_1_U0_stream_csc_read;
  wire [23:0]v_hcresampler_core_1_U0_stream_out_hresampled_din;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_38;
  wire [23:0]v_hcresampler_core_U0_stream_in_hresampled_din;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [10:0]width;
  wire [11:0]y_fu_124_reg;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_3a92_csc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c17_write(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .CO(icmp_ln496_fu_269_p2),
        .D(ap_NS_fsm),
        .E(AXIvideo2MultiPixStream_U0_n_38),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c21_full_n(HwReg_height_c21_full_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_height_c22_channel_full_n(HwReg_height_c22_channel_full_n),
        .HwReg_width_c17_full_n(HwReg_width_c17_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .HwReg_width_c18_channel_full_n(HwReg_width_c18_channel_full_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_9}),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_42),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_height_c22_channel(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .ap_sync_reg_channel_write_HwReg_width_c18_channel(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .\cond_reg_339_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_6),
        .\cond_reg_339_reg[0]_1 (HwReg_InVideoFormat_channel_U_n_8),
        .\d_read_reg_22_reg[10] (HwReg_width_c18_channel_dout),
        .\d_read_reg_22_reg[10]_0 (HwReg_height_c22_channel_dout),
        .\icmp_ln500_reg_349_reg[0] (AXIvideo2MultiPixStream_U0_n_41),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr110_out(mOutPtr110_out_2),
        .mOutPtr110_out_0(mOutPtr110_out_1),
        .mOutPtr110_out_1(mOutPtr110_out_0),
        .mOutPtr110_out_2(mOutPtr110_out),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  bd_3a92_csc_0_Block_entry3_proc Block_entry3_proc_U0
       (.Block_entry3_proc_U0_ap_ready(Block_entry3_proc_U0_ap_ready),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .Q(InVideoFormat),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(CTRL_s_axi_U_n_78),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_10_preg(ap_return_10_preg),
        .\ap_return_10_preg_reg[15]_0 (K22),
        .ap_return_11_preg(ap_return_11_preg),
        .\ap_return_11_preg_reg[15]_0 (K23),
        .ap_return_12_preg(ap_return_12_preg),
        .\ap_return_12_preg_reg[15]_0 (K31),
        .ap_return_13_preg(ap_return_13_preg),
        .\ap_return_13_preg_reg[15]_0 (K32),
        .ap_return_14_preg(ap_return_14_preg),
        .\ap_return_14_preg_reg[15]_0 (K33),
        .ap_return_15_preg(ap_return_15_preg),
        .\ap_return_15_preg_reg[9]_0 (ROffset),
        .ap_return_16_preg(ap_return_16_preg),
        .\ap_return_16_preg_reg[9]_0 (GOffset),
        .ap_return_17_preg(ap_return_17_preg),
        .\ap_return_17_preg_reg[9]_0 (BOffset),
        .ap_return_18_preg(ap_return_18_preg),
        .\ap_return_18_preg_reg[7]_0 (ClampMin),
        .ap_return_19_preg(ap_return_19_preg),
        .\ap_return_19_preg_reg[7]_0 (ClipMax),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[7]_0 (OutVideoFormat),
        .ap_return_20_preg(ap_return_20_preg),
        .\ap_return_20_preg_reg[15]_0 (K11_2),
        .ap_return_21_preg(ap_return_21_preg),
        .\ap_return_21_preg_reg[15]_0 (K12_2),
        .ap_return_22_preg(ap_return_22_preg),
        .\ap_return_22_preg_reg[15]_0 (K13_2),
        .ap_return_23_preg(ap_return_23_preg),
        .\ap_return_23_preg_reg[15]_0 (K21_2),
        .ap_return_24_preg(ap_return_24_preg),
        .\ap_return_24_preg_reg[15]_0 (K22_2),
        .ap_return_25_preg(ap_return_25_preg),
        .\ap_return_25_preg_reg[15]_0 (K23_2),
        .ap_return_26_preg(ap_return_26_preg),
        .\ap_return_26_preg_reg[15]_0 (K31_2),
        .ap_return_27_preg(ap_return_27_preg),
        .\ap_return_27_preg_reg[15]_0 (K32_2),
        .ap_return_28_preg(ap_return_28_preg),
        .\ap_return_28_preg_reg[15]_0 (K33_2),
        .ap_return_29_preg(ap_return_29_preg),
        .\ap_return_29_preg_reg[9]_0 (ROffset_2),
        .ap_return_2_preg(ap_return_2_preg),
        .\ap_return_2_preg_reg[15]_0 (ColStart),
        .ap_return_30_preg(ap_return_30_preg),
        .\ap_return_30_preg_reg[9]_0 (GOffset_2),
        .ap_return_31_preg(ap_return_31_preg),
        .\ap_return_31_preg_reg[9]_0 (BOffset_2),
        .ap_return_32_preg(ap_return_32_preg),
        .\ap_return_32_preg_reg[7]_0 (ClampMin_2),
        .ap_return_33_preg(ap_return_33_preg),
        .\ap_return_33_preg_reg[7]_0 (ClipMax_2),
        .ap_return_34_preg(ap_return_34_preg),
        .ap_return_35_preg(ap_return_35_preg),
        .\ap_return_35_preg_reg[0]_0 (Block_entry3_proc_U0_ap_return_35),
        .ap_return_36_preg(ap_return_36_preg),
        .\ap_return_36_preg_reg[10]_0 (width),
        .ap_return_37_preg(ap_return_37_preg),
        .\ap_return_37_preg_reg[10]_0 (height),
        .ap_return_3_preg(ap_return_3_preg),
        .\ap_return_3_preg_reg[15]_0 (ColEnd),
        .ap_return_4_preg(ap_return_4_preg),
        .\ap_return_4_preg_reg[15]_0 (RowStart),
        .ap_return_5_preg(ap_return_5_preg),
        .\ap_return_5_preg_reg[15]_0 (RowEnd),
        .ap_return_6_preg(ap_return_6_preg),
        .\ap_return_6_preg_reg[15]_0 (K11),
        .ap_return_7_preg(ap_return_7_preg),
        .\ap_return_7_preg_reg[15]_0 (K12),
        .ap_return_8_preg(ap_return_8_preg),
        .\ap_return_8_preg_reg[15]_0 (K13),
        .ap_return_9_preg(ap_return_9_preg),
        .\ap_return_9_preg_reg[15]_0 (K21),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .if_din(Block_entry3_proc_U0_ap_return_34));
  bd_3a92_csc_0_CTRL_s_axi CTRL_s_axi_U
       (.BOffset(BOffset),
        .BOffset_2(BOffset_2),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_ready(Block_entry3_proc_U0_ap_ready),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .ClampMin(ClampMin),
        .ClampMin_2(ClampMin_2),
        .ClipMax(ClipMax),
        .ClipMax_2(ClipMax_2),
        .ColEnd(ColEnd),
        .ColStart(ColStart),
        .D(Block_entry3_proc_U0_ap_return_0),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .GOffset(GOffset),
        .GOffset_2(GOffset_2),
        .HwReg_BOffset_2_V_channel_full_n(HwReg_BOffset_2_V_channel_full_n),
        .HwReg_BOffset_V_channel_full_n(HwReg_BOffset_V_channel_full_n),
        .HwReg_ClampMin_2_V_channel_full_n(HwReg_ClampMin_2_V_channel_full_n),
        .HwReg_ClampMin_V_channel_full_n(HwReg_ClampMin_V_channel_full_n),
        .HwReg_ClipMax_2_V_channel_full_n(HwReg_ClipMax_2_V_channel_full_n),
        .HwReg_ClipMax_V_channel_full_n(HwReg_ClipMax_V_channel_full_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .HwReg_GOffset_2_V_channel_full_n(HwReg_GOffset_2_V_channel_full_n),
        .HwReg_GOffset_V_channel_full_n(HwReg_GOffset_V_channel_full_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .HwReg_ROffset_2_V_channel_full_n(HwReg_ROffset_2_V_channel_full_n),
        .HwReg_ROffset_V_channel_full_n(HwReg_ROffset_V_channel_full_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .HwReg_height_c22_channel_full_n(HwReg_height_c22_channel_full_n),
        .HwReg_width_c18_channel_full_n(HwReg_width_c18_channel_full_n),
        .InVideoFormat(InVideoFormat),
        .K11(K11),
        .K11_2(K11_2),
        .K12(K12),
        .K12_2(K12_2),
        .K13(K13),
        .K13_2(K13_2),
        .K21(K21),
        .K21_2(K21_2),
        .K22(K22),
        .K22_2(K22_2),
        .K23(K23),
        .K23_2(K23_2),
        .K31(K31),
        .K31_2(K31_2),
        .K32(K32),
        .K32_2(K32_2),
        .K33(K33),
        .K33_2(K33_2),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .OutVideoFormat(OutVideoFormat),
        .ROffset(ROffset),
        .ROffset_2(ROffset_2),
        .RowEnd(RowEnd),
        .RowStart(RowStart),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2_0(HwReg_K13_2_channel_U_n_5),
        .ap_done_reg_i_2_1(HwReg_K21_channel_U_n_5),
        .ap_done_reg_i_2_2(HwReg_K31_2_channel_U_n_5),
        .ap_done_reg_i_2_3(HwReg_K32_channel_U_n_5),
        .ap_done_reg_i_2_4(HwReg_ROffset_2_V_channel_U_n_7),
        .ap_done_reg_i_2_5(HwReg_width_c18_channel_U_n_18),
        .ap_done_reg_reg(CTRL_s_axi_U_n_78),
        .ap_idle(ap_idle),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_10_preg(ap_return_10_preg),
        .ap_return_11_preg(ap_return_11_preg),
        .ap_return_12_preg(ap_return_12_preg),
        .ap_return_13_preg(ap_return_13_preg),
        .ap_return_14_preg(ap_return_14_preg),
        .ap_return_15_preg(ap_return_15_preg),
        .ap_return_16_preg(ap_return_16_preg),
        .ap_return_17_preg(ap_return_17_preg),
        .ap_return_18_preg(ap_return_18_preg),
        .ap_return_19_preg(ap_return_19_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_return_20_preg(ap_return_20_preg),
        .ap_return_21_preg(ap_return_21_preg),
        .ap_return_22_preg(ap_return_22_preg),
        .ap_return_23_preg(ap_return_23_preg),
        .ap_return_24_preg(ap_return_24_preg),
        .ap_return_25_preg(ap_return_25_preg),
        .ap_return_26_preg(ap_return_26_preg),
        .ap_return_27_preg(ap_return_27_preg),
        .ap_return_28_preg(ap_return_28_preg),
        .ap_return_29_preg(ap_return_29_preg),
        .ap_return_2_preg(ap_return_2_preg),
        .ap_return_30_preg(ap_return_30_preg),
        .ap_return_31_preg(ap_return_31_preg),
        .ap_return_32_preg(ap_return_32_preg),
        .ap_return_33_preg(ap_return_33_preg),
        .ap_return_34_preg(ap_return_34_preg),
        .\ap_return_34_preg_reg[0] (Block_entry3_proc_U0_ap_return_34),
        .ap_return_35_preg(ap_return_35_preg),
        .ap_return_36_preg(ap_return_36_preg),
        .ap_return_37_preg(ap_return_37_preg),
        .ap_return_3_preg(ap_return_3_preg),
        .ap_return_4_preg(ap_return_4_preg),
        .ap_return_5_preg(ap_return_5_preg),
        .ap_return_6_preg(ap_return_6_preg),
        .ap_return_7_preg(ap_return_7_preg),
        .ap_return_8_preg(ap_return_8_preg),
        .ap_return_9_preg(ap_return_9_preg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_BOffset_2_V_channel0(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .ap_sync_channel_write_HwReg_BOffset_V_channel0(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .ap_sync_channel_write_HwReg_ClampMin_2_V_channel0(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .ap_sync_channel_write_HwReg_ClampMin_V_channel0(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .ap_sync_channel_write_HwReg_ClipMax_2_V_channel0(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .ap_sync_channel_write_HwReg_ClipMax_V_channel0(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .ap_sync_channel_write_HwReg_ColEnd_channel0(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .ap_sync_channel_write_HwReg_ColStart_channel0(ap_sync_channel_write_HwReg_ColStart_channel0),
        .ap_sync_channel_write_HwReg_GOffset_2_V_channel0(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .ap_sync_channel_write_HwReg_GOffset_V_channel0(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel0(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .ap_sync_channel_write_HwReg_K11_2_channel0(ap_sync_channel_write_HwReg_K11_2_channel0),
        .ap_sync_channel_write_HwReg_K11_channel0(ap_sync_channel_write_HwReg_K11_channel0),
        .ap_sync_channel_write_HwReg_K12_2_channel0(ap_sync_channel_write_HwReg_K12_2_channel0),
        .ap_sync_channel_write_HwReg_K12_channel0(ap_sync_channel_write_HwReg_K12_channel0),
        .ap_sync_channel_write_HwReg_K13_2_channel0(ap_sync_channel_write_HwReg_K13_2_channel0),
        .ap_sync_channel_write_HwReg_K13_channel0(ap_sync_channel_write_HwReg_K13_channel0),
        .ap_sync_channel_write_HwReg_K21_2_channel0(ap_sync_channel_write_HwReg_K21_2_channel0),
        .ap_sync_channel_write_HwReg_K21_channel0(ap_sync_channel_write_HwReg_K21_channel0),
        .ap_sync_channel_write_HwReg_K22_2_channel0(ap_sync_channel_write_HwReg_K22_2_channel0),
        .ap_sync_channel_write_HwReg_K22_channel0(ap_sync_channel_write_HwReg_K22_channel0),
        .ap_sync_channel_write_HwReg_K23_2_channel0(ap_sync_channel_write_HwReg_K23_2_channel0),
        .ap_sync_channel_write_HwReg_K23_channel0(ap_sync_channel_write_HwReg_K23_channel0),
        .ap_sync_channel_write_HwReg_K31_2_channel0(ap_sync_channel_write_HwReg_K31_2_channel0),
        .ap_sync_channel_write_HwReg_K31_channel0(ap_sync_channel_write_HwReg_K31_channel0),
        .ap_sync_channel_write_HwReg_K32_2_channel0(ap_sync_channel_write_HwReg_K32_2_channel0),
        .ap_sync_channel_write_HwReg_K32_channel0(ap_sync_channel_write_HwReg_K32_channel0),
        .ap_sync_channel_write_HwReg_K33_2_channel0(ap_sync_channel_write_HwReg_K33_2_channel0),
        .ap_sync_channel_write_HwReg_K33_channel0(ap_sync_channel_write_HwReg_K33_channel0),
        .ap_sync_channel_write_HwReg_ROffset_2_V_channel0(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .ap_sync_channel_write_HwReg_ROffset_V_channel0(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .ap_sync_channel_write_HwReg_RowEnd_channel0(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .ap_sync_channel_write_HwReg_RowStart_channel0(ap_sync_channel_write_HwReg_RowStart_channel0),
        .ap_sync_channel_write_HwReg_height_c22_channel0(ap_sync_channel_write_HwReg_height_c22_channel0),
        .ap_sync_channel_write_HwReg_width_c18_channel0(ap_sync_channel_write_HwReg_width_c18_channel0),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_V_channel(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_V_channel(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_V_channel(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .ap_sync_reg_channel_write_HwReg_height_c22_channel(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .ap_sync_reg_channel_write_HwReg_width_c18_channel(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg(HwReg_BOffset_2_V_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0(HwReg_InVideoFormat_channel_U_n_9),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1(HwReg_ColEnd_channel_U_n_21),
        .height(height),
        .if_din(Block_entry3_proc_U0_ap_return_35),
        .\int_BOffset_2_reg[9]_0 (Block_entry3_proc_U0_ap_return_31),
        .\int_BOffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_17),
        .\int_ClampMin_2_reg[7]_0 (Block_entry3_proc_U0_ap_return_32),
        .\int_ClampMin_reg[7]_0 (Block_entry3_proc_U0_ap_return_18),
        .\int_ClipMax_2_reg[7]_0 (Block_entry3_proc_U0_ap_return_33),
        .\int_ClipMax_reg[7]_0 (Block_entry3_proc_U0_ap_return_19),
        .\int_ColEnd_reg[15]_0 (Block_entry3_proc_U0_ap_return_3),
        .\int_ColStart_reg[15]_0 (Block_entry3_proc_U0_ap_return_2),
        .\int_GOffset_2_reg[9]_0 (Block_entry3_proc_U0_ap_return_30),
        .\int_GOffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_16),
        .\int_K11_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_20),
        .\int_K11_reg[15]_0 (Block_entry3_proc_U0_ap_return_6),
        .\int_K12_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_21),
        .\int_K12_reg[15]_0 (Block_entry3_proc_U0_ap_return_7),
        .\int_K13_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_22),
        .\int_K13_reg[15]_0 (Block_entry3_proc_U0_ap_return_8),
        .\int_K21_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_23),
        .\int_K21_reg[15]_0 (Block_entry3_proc_U0_ap_return_9),
        .\int_K22_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_24),
        .\int_K22_reg[15]_0 (Block_entry3_proc_U0_ap_return_10),
        .\int_K23_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_25),
        .\int_K23_reg[15]_0 (Block_entry3_proc_U0_ap_return_11),
        .\int_K31_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_26),
        .\int_K31_reg[15]_0 (Block_entry3_proc_U0_ap_return_12),
        .\int_K32_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_27),
        .\int_K32_reg[15]_0 (Block_entry3_proc_U0_ap_return_13),
        .\int_K33_2_reg[15]_0 (Block_entry3_proc_U0_ap_return_28),
        .\int_K33_reg[15]_0 (Block_entry3_proc_U0_ap_return_14),
        .\int_OutVideoFormat_reg[7]_0 (Block_entry3_proc_U0_ap_return_1),
        .\int_ROffset_2_reg[9]_0 (Block_entry3_proc_U0_ap_return_29),
        .\int_ROffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_15),
        .\int_RowEnd_reg[15]_0 (Block_entry3_proc_U0_ap_return_5),
        .\int_RowStart_reg[15]_0 (Block_entry3_proc_U0_ap_return_4),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_76),
        .\int_height_reg[10]_0 (Block_entry3_proc_U0_ap_return_37),
        .\int_width_reg[10]_0 (Block_entry3_proc_U0_ap_return_36),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .shiftReg_ce(shiftReg_ce_3),
        .width(width));
  GND GND
       (.G(\<const0> ));
  bd_3a92_csc_0_fifo_w10_d4_S HwReg_BOffset_2_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_BOffset_2_V_channel_empty_n(HwReg_BOffset_2_V_channel_empty_n),
        .HwReg_BOffset_2_V_channel_full_n(HwReg_BOffset_2_V_channel_full_n),
        .HwReg_ClampMin_2_V_channel_empty_n(HwReg_ClampMin_2_V_channel_empty_n),
        .HwReg_ClipMax_2_V_channel_empty_n(HwReg_ClipMax_2_V_channel_empty_n),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_GOffset_2_V_channel_empty_n(HwReg_GOffset_2_V_channel_empty_n),
        .HwReg_ROffset_2_V_channel_empty_n(HwReg_ROffset_2_V_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .ap_done_reg_i_2_0(HwReg_ClampMin_2_V_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_BOffset_2_V_channel(ap_sync_channel_write_HwReg_BOffset_2_V_channel),
        .ap_sync_channel_write_HwReg_BOffset_2_V_channel0(ap_sync_channel_write_HwReg_BOffset_2_V_channel0),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .in(Block_entry3_proc_U0_ap_return_31),
        .internal_empty_n_reg_0(HwReg_BOffset_2_V_channel_U_n_5),
        .internal_full_n_reg_0(HwReg_BOffset_2_V_channel_U_n_7),
        .out(HwReg_BOffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w10_d4_S_0 HwReg_BOffset_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .C({HwReg_BOffset_V_channel_U_n_9,HwReg_BOffset_V_channel_U_n_10,HwReg_BOffset_V_channel_U_n_11,HwReg_BOffset_V_channel_U_n_12,HwReg_BOffset_V_channel_U_n_13,HwReg_BOffset_V_channel_U_n_14,HwReg_BOffset_V_channel_U_n_15,HwReg_BOffset_V_channel_U_n_16,HwReg_BOffset_V_channel_U_n_17,HwReg_BOffset_V_channel_U_n_18}),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_BOffset_V_channel_full_n(HwReg_BOffset_V_channel_full_n),
        .HwReg_ClampMin_V_channel_empty_n(HwReg_ClampMin_V_channel_empty_n),
        .HwReg_ClipMax_V_channel_empty_n(HwReg_ClipMax_V_channel_empty_n),
        .HwReg_GOffset_V_channel_empty_n(HwReg_GOffset_V_channel_empty_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_ROffset_V_channel_empty_n(HwReg_ROffset_V_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_BOffset_V_channel(ap_sync_channel_write_HwReg_BOffset_V_channel),
        .ap_sync_channel_write_HwReg_BOffset_V_channel0(ap_sync_channel_write_HwReg_BOffset_V_channel0),
        .ap_sync_reg_channel_write_HwReg_BOffset_V_channel(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .in(Block_entry3_proc_U0_ap_return_17),
        .internal_empty_n_reg_0(HwReg_BOffset_V_channel_U_n_5),
        .internal_empty_n_reg_1(HwReg_BOffset_V_channel_U_n_6),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(HwReg_BOffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d4_S HwReg_ClampMin_2_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_BOffset_V_channel_full_n(HwReg_BOffset_V_channel_full_n),
        .HwReg_ClampMin_2_V_channel_empty_n(HwReg_ClampMin_2_V_channel_empty_n),
        .HwReg_ClampMin_2_V_channel_full_n(HwReg_ClampMin_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_3(HwReg_ClampMin_V_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ClampMin_2_V_channel(ap_sync_channel_write_HwReg_ClampMin_2_V_channel),
        .ap_sync_channel_write_HwReg_ClampMin_2_V_channel0(ap_sync_channel_write_HwReg_ClampMin_2_V_channel0),
        .ap_sync_reg_channel_write_HwReg_BOffset_V_channel(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_32),
        .internal_full_n_reg_0(HwReg_ClampMin_2_V_channel_U_n_5),
        .out(HwReg_ClampMin_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d4_S_1 HwReg_ClampMin_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .D(min_val_fu_687_p3),
        .HwReg_ClampMin_V_channel_empty_n(HwReg_ClampMin_V_channel_empty_n),
        .HwReg_ClampMin_V_channel_full_n(HwReg_ClampMin_V_channel_full_n),
        .HwReg_ClipMax_2_V_channel_full_n(HwReg_ClipMax_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ClampMin_V_channel(ap_sync_channel_write_HwReg_ClampMin_V_channel),
        .ap_sync_channel_write_HwReg_ClampMin_V_channel0(ap_sync_channel_write_HwReg_ClampMin_V_channel0),
        .ap_sync_reg_channel_write_HwReg_ClampMin_V_channel(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg(HwReg_ClampMin_V_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_18),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(HwReg_ClampMin_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d4_S_2 HwReg_ClipMax_2_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_ClipMax_2_V_channel_empty_n(HwReg_ClipMax_2_V_channel_empty_n),
        .HwReg_ClipMax_2_V_channel_full_n(HwReg_ClipMax_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ClipMax_2_V_channel(ap_sync_channel_write_HwReg_ClipMax_2_V_channel),
        .ap_sync_channel_write_HwReg_ClipMax_2_V_channel0(ap_sync_channel_write_HwReg_ClipMax_2_V_channel0),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_33),
        .out(HwReg_ClipMax_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d4_S_3 HwReg_ClipMax_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .D(max_val_fu_682_p3),
        .HwReg_ClipMax_V_channel_empty_n(HwReg_ClipMax_V_channel_empty_n),
        .HwReg_ClipMax_V_channel_full_n(HwReg_ClipMax_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ClipMax_V_channel(ap_sync_channel_write_HwReg_ClipMax_V_channel),
        .ap_sync_channel_write_HwReg_ClipMax_V_channel0(ap_sync_channel_write_HwReg_ClipMax_V_channel0),
        .ap_sync_reg_channel_write_HwReg_ClipMax_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .in(Block_entry3_proc_U0_ap_return_19),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(HwReg_ClipMax_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S HwReg_ColEnd_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .DI({HwReg_ColEnd_channel_U_n_5,HwReg_ColEnd_channel_U_n_6}),
        .HwReg_ClipMax_V_channel_full_n(HwReg_ClipMax_V_channel_full_n),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .S({HwReg_ColEnd_channel_U_n_19,HwReg_ColEnd_channel_U_n_20}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({HwReg_ColEnd_channel_U_n_25,HwReg_ColEnd_channel_U_n_26}),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_ColStart_channel_U_n_20),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ColEnd_channel(ap_sync_channel_write_HwReg_ColEnd_channel),
        .ap_sync_channel_write_HwReg_ColEnd_channel0(ap_sync_channel_write_HwReg_ColEnd_channel0),
        .ap_sync_reg_channel_write_HwReg_ClipMax_V_channel(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .in(Block_entry3_proc_U0_ap_return_3),
        .internal_full_n_reg_0(HwReg_ColEnd_channel_U_n_21),
        .out(HwReg_ColEnd_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_4 HwReg_ColStart_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .HwReg_GOffset_2_V_channel_full_n(HwReg_GOffset_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .S({HwReg_ColStart_channel_U_n_5,HwReg_ColStart_channel_U_n_6}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({HwReg_ColStart_channel_U_n_24,HwReg_ColStart_channel_U_n_25}),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ColStart_channel(ap_sync_channel_write_HwReg_ColStart_channel),
        .ap_sync_channel_write_HwReg_ColStart_channel0(ap_sync_channel_write_HwReg_ColStart_channel0),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel_reg(HwReg_ColStart_channel_U_n_20),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_2),
        .out({HwReg_ColStart_channel_dout[15],HwReg_ColStart_channel_dout[11:0]}),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w10_d4_S_5 HwReg_GOffset_2_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_GOffset_2_V_channel_empty_n(HwReg_GOffset_2_V_channel_empty_n),
        .HwReg_GOffset_2_V_channel_full_n(HwReg_GOffset_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_GOffset_2_V_channel(ap_sync_channel_write_HwReg_GOffset_2_V_channel),
        .ap_sync_channel_write_HwReg_GOffset_2_V_channel0(ap_sync_channel_write_HwReg_GOffset_2_V_channel0),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_30),
        .out(HwReg_GOffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w10_d4_S_6 HwReg_GOffset_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .C({HwReg_GOffset_V_channel_U_n_8,HwReg_GOffset_V_channel_U_n_9,HwReg_GOffset_V_channel_U_n_10,HwReg_GOffset_V_channel_U_n_11,HwReg_GOffset_V_channel_U_n_12,HwReg_GOffset_V_channel_U_n_13,HwReg_GOffset_V_channel_U_n_14,HwReg_GOffset_V_channel_U_n_15,HwReg_GOffset_V_channel_U_n_16,HwReg_GOffset_V_channel_U_n_17}),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_GOffset_V_channel_empty_n(HwReg_GOffset_V_channel_empty_n),
        .HwReg_GOffset_V_channel_full_n(HwReg_GOffset_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_GOffset_V_channel(ap_sync_channel_write_HwReg_GOffset_V_channel),
        .ap_sync_channel_write_HwReg_GOffset_V_channel0(ap_sync_channel_write_HwReg_GOffset_V_channel0),
        .ap_sync_reg_channel_write_HwReg_GOffset_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .in(Block_entry3_proc_U0_ap_return_16),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(HwReg_GOffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d2_S HwReg_InVideoFormat_channel_U
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c17_write(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln496_fu_269_p2),
        .D(Block_entry3_proc_U0_ap_return_0),
        .HwReg_GOffset_V_channel_full_n(HwReg_GOffset_V_channel_full_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c21_full_n(HwReg_height_c21_full_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c17_full_n(HwReg_width_c17_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_9}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (HwReg_InVideoFormat_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_K11_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel0(ap_sync_channel_write_HwReg_InVideoFormat_channel0),
        .ap_sync_reg_channel_write_HwReg_GOffset_V_channel(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_339_reg[0] (AXIvideo2MultiPixStream_U0_n_6),
        .internal_full_n_reg_0(HwReg_InVideoFormat_channel_U_n_9),
        .mOutPtr110_out(mOutPtr110_out_2));
  bd_3a92_csc_0_fifo_w16_d4_S_7 HwReg_K11_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K11_2_channel(ap_sync_channel_write_HwReg_K11_2_channel),
        .ap_sync_channel_write_HwReg_K11_2_channel0(ap_sync_channel_write_HwReg_K11_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel_reg(HwReg_K11_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .in(Block_entry3_proc_U0_ap_return_20),
        .out(HwReg_K11_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_8 HwReg_K11_channel_U
       (.B(coef11_fu_472_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K11_channel(ap_sync_channel_write_HwReg_K11_channel),
        .ap_sync_channel_write_HwReg_K11_channel0(ap_sync_channel_write_HwReg_K11_channel0),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .in(Block_entry3_proc_U0_ap_return_6),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K11_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_9 HwReg_K12_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K12_2_channel(ap_sync_channel_write_HwReg_K12_2_channel),
        .ap_sync_channel_write_HwReg_K12_2_channel0(ap_sync_channel_write_HwReg_K12_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .in(Block_entry3_proc_U0_ap_return_21),
        .out(HwReg_K12_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .\y_fu_124_reg[0] (HwReg_K23_2_channel_U_n_5),
        .\y_fu_124_reg[0]_0 (HwReg_BOffset_2_V_channel_U_n_5),
        .\y_fu_124_reg[0]_1 (HwReg_RowEnd_channel_U_n_6),
        .\y_fu_124_reg[0]_2 (HwReg_K23_channel_U_n_6),
        .\y_fu_124_reg[0]_3 (HwReg_BOffset_V_channel_U_n_6));
  bd_3a92_csc_0_fifo_w16_d4_S_10 HwReg_K12_channel_U
       (.A(A),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K12_channel(ap_sync_channel_write_HwReg_K12_channel),
        .ap_sync_channel_write_HwReg_K12_channel0(ap_sync_channel_write_HwReg_K12_channel0),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(Block_entry3_proc_U0_ap_return_7),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K12_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_11 HwReg_K13_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K13_2_channel(ap_sync_channel_write_HwReg_K13_2_channel),
        .ap_sync_channel_write_HwReg_K13_2_channel0(ap_sync_channel_write_HwReg_K13_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel_reg(HwReg_K13_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(Block_entry3_proc_U0_ap_return_22),
        .out(HwReg_K13_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_12 HwReg_K13_channel_U
       (.B(coef13_fu_535_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K13_channel(ap_sync_channel_write_HwReg_K13_channel),
        .ap_sync_channel_write_HwReg_K13_channel0(ap_sync_channel_write_HwReg_K13_channel0),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(Block_entry3_proc_U0_ap_return_8),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(HwReg_K13_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_13 HwReg_K21_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K21_2_channel(ap_sync_channel_write_HwReg_K21_2_channel),
        .ap_sync_channel_write_HwReg_K21_2_channel0(ap_sync_channel_write_HwReg_K21_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .in(Block_entry3_proc_U0_ap_return_23),
        .internal_empty_n_reg_0(HwReg_K21_2_channel_U_n_5),
        .out(HwReg_K21_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_14 HwReg_K21_channel_U
       (.B(coef21_fu_482_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_8(HwReg_K22_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K21_channel(ap_sync_channel_write_HwReg_K21_channel),
        .ap_sync_channel_write_HwReg_K21_channel0(ap_sync_channel_write_HwReg_K21_channel0),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .in(Block_entry3_proc_U0_ap_return_9),
        .internal_full_n_reg_0(HwReg_K21_channel_U_n_5),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K21_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_15 HwReg_K22_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K22_2_channel(ap_sync_channel_write_HwReg_K22_2_channel),
        .ap_sync_channel_write_HwReg_K22_2_channel0(ap_sync_channel_write_HwReg_K22_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel_reg(HwReg_K22_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .in(Block_entry3_proc_U0_ap_return_24),
        .out(HwReg_K22_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_16 HwReg_K22_channel_U
       (.A({HwReg_K22_channel_U_n_8,HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23}),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K22_channel(ap_sync_channel_write_HwReg_K22_channel),
        .ap_sync_channel_write_HwReg_K22_channel0(ap_sync_channel_write_HwReg_K22_channel0),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .in(Block_entry3_proc_U0_ap_return_10),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K22_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_17 HwReg_K23_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K23_2_channel(ap_sync_channel_write_HwReg_K23_2_channel),
        .ap_sync_channel_write_HwReg_K23_2_channel0(ap_sync_channel_write_HwReg_K23_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .in(Block_entry3_proc_U0_ap_return_25),
        .internal_empty_n_reg_0(HwReg_K23_2_channel_U_n_5),
        .out(HwReg_K23_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_18 HwReg_K23_channel_U
       (.B(coef23_fu_540_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K23_channel(ap_sync_channel_write_HwReg_K23_channel),
        .ap_sync_channel_write_HwReg_K23_channel0(ap_sync_channel_write_HwReg_K23_channel0),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .in(Block_entry3_proc_U0_ap_return_11),
        .internal_empty_n_reg_0(HwReg_K23_channel_U_n_5),
        .internal_empty_n_reg_1(HwReg_K23_channel_U_n_6),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(HwReg_K23_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_19 HwReg_K31_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K31_2_channel(ap_sync_channel_write_HwReg_K31_2_channel),
        .ap_sync_channel_write_HwReg_K31_2_channel0(ap_sync_channel_write_HwReg_K31_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel_reg(HwReg_K31_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(Block_entry3_proc_U0_ap_return_26),
        .out(HwReg_K31_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_20 HwReg_K31_channel_U
       (.B(coef31_fu_492_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K31_channel(ap_sync_channel_write_HwReg_K31_channel),
        .ap_sync_channel_write_HwReg_K31_channel0(ap_sync_channel_write_HwReg_K31_channel0),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(Block_entry3_proc_U0_ap_return_12),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K31_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_21 HwReg_K32_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K32_2_channel(ap_sync_channel_write_HwReg_K32_2_channel),
        .ap_sync_channel_write_HwReg_K32_2_channel0(ap_sync_channel_write_HwReg_K32_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .in(Block_entry3_proc_U0_ap_return_27),
        .out(HwReg_K32_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_22 HwReg_K32_channel_U
       (.A({HwReg_K32_channel_U_n_9,HwReg_K32_channel_U_n_10,HwReg_K32_channel_U_n_11,HwReg_K32_channel_U_n_12,HwReg_K32_channel_U_n_13,HwReg_K32_channel_U_n_14,HwReg_K32_channel_U_n_15,HwReg_K32_channel_U_n_16,HwReg_K32_channel_U_n_17,HwReg_K32_channel_U_n_18,HwReg_K32_channel_U_n_19,HwReg_K32_channel_U_n_20,HwReg_K32_channel_U_n_21,HwReg_K32_channel_U_n_22,HwReg_K32_channel_U_n_23,HwReg_K32_channel_U_n_24}),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_4(HwReg_K33_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K32_channel(ap_sync_channel_write_HwReg_K32_channel),
        .ap_sync_channel_write_HwReg_K32_channel0(ap_sync_channel_write_HwReg_K32_channel0),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .in(Block_entry3_proc_U0_ap_return_13),
        .internal_full_n_reg_0(HwReg_K32_channel_U_n_5),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .out(HwReg_K32_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_23 HwReg_K33_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K33_2_channel(ap_sync_channel_write_HwReg_K33_2_channel),
        .ap_sync_channel_write_HwReg_K33_2_channel0(ap_sync_channel_write_HwReg_K33_2_channel0),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel_reg(HwReg_K33_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .in(Block_entry3_proc_U0_ap_return_28),
        .out(HwReg_K33_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_24 HwReg_K33_channel_U
       (.B(coef33_fu_545_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_K33_channel(ap_sync_channel_write_HwReg_K33_channel),
        .ap_sync_channel_write_HwReg_K33_channel0(ap_sync_channel_write_HwReg_K33_channel0),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .in(Block_entry3_proc_U0_ap_return_14),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .out(HwReg_K33_2_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w8_d6_S HwReg_OutVideoFormat_channel_U
       (.Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_OutVideoFormat_channel_U_n_7),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_OutVideoFormat_channel(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(Block_entry3_proc_U0_ap_return_1),
        .mOutPtr110_out(mOutPtr110_out_11),
        .shiftReg_ce(shiftReg_ce_3));
  bd_3a92_csc_0_fifo_w10_d4_S_25 HwReg_ROffset_2_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_BOffset_2_V_channel_empty_n(HwReg_BOffset_2_V_channel_empty_n),
        .HwReg_ClampMin_2_V_channel_empty_n(HwReg_ClampMin_2_V_channel_empty_n),
        .HwReg_GOffset_2_V_channel_empty_n(HwReg_GOffset_2_V_channel_empty_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .HwReg_ROffset_2_V_channel_empty_n(HwReg_ROffset_2_V_channel_empty_n),
        .HwReg_ROffset_2_V_channel_full_n(HwReg_ROffset_2_V_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_5(HwReg_ROffset_V_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ROffset_2_V_channel(ap_sync_channel_write_HwReg_ROffset_2_V_channel),
        .ap_sync_channel_write_HwReg_ROffset_2_V_channel0(ap_sync_channel_write_HwReg_ROffset_2_V_channel0),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .in(Block_entry3_proc_U0_ap_return_29),
        .internal_empty_n_reg_0(HwReg_ROffset_2_V_channel_U_n_5),
        .internal_full_n_reg_0(HwReg_ROffset_2_V_channel_U_n_7),
        .out(HwReg_ROffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w10_d4_S_26 HwReg_ROffset_V_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .C(C),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_ROffset_V_channel_empty_n(HwReg_ROffset_V_channel_empty_n),
        .HwReg_ROffset_V_channel_full_n(HwReg_ROffset_V_channel_full_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_ROffset_V_channel(ap_sync_channel_write_HwReg_ROffset_V_channel),
        .ap_sync_channel_write_HwReg_ROffset_V_channel0(ap_sync_channel_write_HwReg_ROffset_V_channel0),
        .ap_sync_reg_channel_write_HwReg_ROffset_V_channel(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg(HwReg_ROffset_V_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .in(Block_entry3_proc_U0_ap_return_15),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .out(HwReg_ROffset_2_V_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w16_d4_S_27 HwReg_RowEnd_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln89_fu_421_p2),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .S({HwReg_RowEnd_channel_U_n_9,HwReg_RowEnd_channel_U_n_10}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_RowEnd_channel(ap_sync_channel_write_HwReg_RowEnd_channel),
        .ap_sync_channel_write_HwReg_RowEnd_channel0(ap_sync_channel_write_HwReg_RowEnd_channel0),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .in(Block_entry3_proc_U0_ap_return_5),
        .int_ap_idle_reg(HwReg_height_c22_channel_U_n_18),
        .int_ap_idle_reg_0(HwReg_ROffset_2_V_channel_U_n_5),
        .int_ap_idle_reg_1(HwReg_K21_2_channel_U_n_5),
        .internal_empty_n_reg_0(HwReg_RowEnd_channel_U_n_5),
        .internal_empty_n_reg_1(HwReg_RowEnd_channel_U_n_6),
        .out(HwReg_RowEnd_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_3a92_csc_0_fifo_w16_d4_S_28 HwReg_RowStart_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(cmp17_not_fu_426_p2),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_RowStart_channel(ap_sync_channel_write_HwReg_RowStart_channel),
        .ap_sync_channel_write_HwReg_RowStart_channel0(ap_sync_channel_write_HwReg_RowStart_channel0),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .in(Block_entry3_proc_U0_ap_return_4),
        .\mOutPtr_reg[1]_0 (icmp_ln89_fu_421_p2),
        .out(y_fu_124_reg),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_3a92_csc_0_fifo_w11_d2_S HwReg_height_c19_U
       (.D(HwReg_height_c19_dout),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c19_full_n(HwReg_height_c19_full_n),
        .\SRL_SIG_reg[0][10] (HwReg_height_c20_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_csc_core_U0_n_35),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write),
        .v_hcresampler_core_1_U0_HwReg_width_c_write(v_hcresampler_core_1_U0_HwReg_width_c_write));
  bd_3a92_csc_0_fifo_w11_d2_S_29 HwReg_height_c20_U
       (.D(HwReg_height_c21_dout),
        .HwReg_height_c20_empty_n(HwReg_height_c20_empty_n),
        .HwReg_height_c20_full_n(HwReg_height_c20_full_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_width_c16_full_n(HwReg_width_c16_full_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .Q(ap_CS_fsm_state1_21),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0]_4 ),
        .\SRL_SIG_reg[1][10] (HwReg_height_c20_dout),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1]_5 ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_width_c16_U_n_44),
        .mOutPtr(mOutPtr),
        .shiftReg_addr(shiftReg_addr),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write),
        .v_hcresampler_core_U0_HwReg_width_c16_write(v_hcresampler_core_U0_HwReg_width_c16_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_3a92_csc_0_fifo_w11_d2_S_30 HwReg_height_c21_U
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c17_write(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .D(HwReg_height_c21_dout),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_height_c21_full_n(HwReg_height_c21_full_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c17_full_n(HwReg_width_c17_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_9),
        .\SRL_SIG_reg[0][10] (HwReg_height_c22_channel_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_width_c17_U_n_19),
        .v_hcresampler_core_U0_HwReg_width_c16_write(v_hcresampler_core_U0_HwReg_width_c16_write));
  bd_3a92_csc_0_fifo_w11_d2_S_31 HwReg_height_c22_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln496_fu_269_p2),
        .D(Block_entry3_proc_U0_ap_return_37),
        .HwReg_ClipMax_2_V_channel_empty_n(HwReg_ClipMax_2_V_channel_empty_n),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_height_c22_channel_full_n(HwReg_height_c22_channel_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state5),
        .\SRL_SIG_reg[1][10] (HwReg_height_c22_channel_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_height_c22_channel(ap_sync_channel_write_HwReg_height_c22_channel),
        .ap_sync_channel_write_HwReg_height_c22_channel0(ap_sync_channel_write_HwReg_height_c22_channel0),
        .ap_sync_reg_channel_write_HwReg_height_c22_channel(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .internal_empty_n_reg_0(HwReg_height_c22_channel_U_n_18),
        .mOutPtr110_out(mOutPtr110_out_0));
  bd_3a92_csc_0_fifo_w11_d2_S_32 HwReg_height_c_U
       (.D(HwReg_height_c_dout),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_WidthOut_read(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_18),
        .\SRL_SIG_reg[0][10] (HwReg_height_c19_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_width_c_U_n_19),
        .internal_full_n_reg_0(MultiPixStream2AXIvideo_U0_n_7),
        .v_hcresampler_core_1_U0_HwReg_width_c_write(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  bd_3a92_csc_0_fifo_w11_d2_S_33 HwReg_width_c15_U
       (.D(HwReg_width_c15_dout),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c15_full_n(HwReg_width_c15_full_n),
        .\SRL_SIG_reg[0][10] (HwReg_width_c16_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_csc_core_U0_n_34),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write),
        .v_hcresampler_core_1_U0_HwReg_width_c_write(v_hcresampler_core_1_U0_HwReg_width_c_write));
  bd_3a92_csc_0_fifo_w11_d2_S_34 HwReg_width_c16_U
       (.D(HwReg_width_c17_dout),
        .HwReg_height_c20_full_n(HwReg_height_c20_full_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_width_c16_empty_n(HwReg_width_c16_empty_n),
        .HwReg_width_c16_full_n(HwReg_width_c16_full_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .Q(ap_CS_fsm_state1_21),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0]_7 ),
        .\SRL_SIG_reg[1][10] (HwReg_width_c16_dout),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1]_8 ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(bPassThru_422_or_420_In_loc_channel_U_n_9),
        .internal_full_n_reg_0(HwReg_width_c16_U_n_7),
        .internal_full_n_reg_1(HwReg_width_c16_U_n_44),
        .mOutPtr(mOutPtr_9),
        .shiftReg_addr(shiftReg_addr_6),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write),
        .v_hcresampler_core_U0_HwReg_width_c16_write(v_hcresampler_core_U0_HwReg_width_c16_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_3a92_csc_0_fifo_w11_d2_S_35 HwReg_width_c17_U
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c17_write(AXIvideo2MultiPixStream_U0_HwReg_width_c17_write),
        .D(ap_NS_fsm),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c21_full_n(HwReg_height_c21_full_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .HwReg_width_c17_full_n(HwReg_width_c17_full_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_9),
        .\SRL_SIG_reg[0][10] (HwReg_width_c18_channel_dout),
        .\SRL_SIG_reg[1][10] (HwReg_width_c17_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_42),
        .internal_full_n_reg_0(HwReg_width_c17_U_n_19),
        .v_hcresampler_core_U0_HwReg_width_c16_write(v_hcresampler_core_U0_HwReg_width_c16_write));
  bd_3a92_csc_0_fifo_w11_d2_S_36 HwReg_width_c18_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln496_fu_269_p2),
        .D(Block_entry3_proc_U0_ap_return_36),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .HwReg_width_c18_channel_full_n(HwReg_width_c18_channel_full_n),
        .Q(ap_CS_fsm_state5),
        .\SRL_SIG_reg[1][10] (HwReg_width_c18_channel_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_HwReg_width_c18_channel(ap_sync_channel_write_HwReg_width_c18_channel),
        .ap_sync_channel_write_HwReg_width_c18_channel0(ap_sync_channel_write_HwReg_width_c18_channel0),
        .ap_sync_reg_channel_write_HwReg_width_c18_channel(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .ap_sync_reg_channel_write_HwReg_width_c18_channel_reg(HwReg_width_c18_channel_U_n_18),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .mOutPtr110_out(mOutPtr110_out_1));
  bd_3a92_csc_0_fifo_w11_d2_S_37 HwReg_width_c_U
       (.D(HwReg_width_c_dout),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_WidthOut_read(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_18),
        .\SRL_SIG_reg[0][10] (HwReg_width_c15_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .internal_full_n_reg_0(HwReg_width_c_U_n_7),
        .internal_full_n_reg_1(HwReg_width_c_U_n_19),
        .internal_full_n_reg_2(MultiPixStream2AXIvideo_U0_n_7),
        .v_hcresampler_core_1_U0_HwReg_width_c_write(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  bd_3a92_csc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_A_reg[23] (HwReg_OutVideoFormat_channel_U_n_7),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .D(HwReg_width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .SR(MultiPixStream2AXIvideo_U0_WidthOut_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] ({stream_out_hresampled_U_n_7,stream_out_hresampled_U_n_8,stream_out_hresampled_U_n_9,stream_out_hresampled_U_n_10,stream_out_hresampled_U_n_11,stream_out_hresampled_U_n_12,stream_out_hresampled_U_n_13,stream_out_hresampled_U_n_14}),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[10] (HwReg_height_c_dout),
        .\icmp_ln619_reg_376_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .\icmp_ln619_reg_376_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_17),
        .internal_empty_n_reg(MultiPixStream2AXIvideo_U0_n_15),
        .internal_full_n(internal_full_n_12),
        .internal_full_n_reg(MultiPixStream2AXIvideo_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_11),
        .mOutPtr110_out_0(mOutPtr110_out_10),
        .\mOutPtr_reg[4] (v_hcresampler_core_1_U0_n_36),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .out(stream_out_hresampled_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_2_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_2_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_2_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_2_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_2_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_V_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_V_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_height_c22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_height_c22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_height_c22_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_width_c18_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_width_c18_channel),
        .Q(ap_sync_reg_channel_write_HwReg_width_c18_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .R(CTRL_s_axi_U_n_76));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .R(CTRL_s_axi_U_n_76));
  bd_3a92_csc_0_fifo_w1_d3_S bPassThru_422_or_420_In_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln722_fu_250_p2),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c20_full_n(HwReg_height_c20_full_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_height_c22_channel_empty_n(HwReg_height_c22_channel_empty_n),
        .HwReg_width_c16_full_n(HwReg_width_c16_full_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .HwReg_width_c18_channel_empty_n(HwReg_width_c18_channel_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3_22,ap_CS_fsm_state1_21}),
        .S({bPassThru_422_or_420_In_loc_channel_U_n_11,bPassThru_422_or_420_In_loc_channel_U_n_12}),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_110015(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .int_ap_idle_i_2_0(MultiPixStream2AXIvideo_U0_n_7),
        .int_ap_idle_i_6_0(AXIvideo2MultiPixStream_U0_n_9),
        .int_ap_idle_reg(HwReg_BOffset_V_channel_U_n_5),
        .int_ap_idle_reg_0(HwReg_K23_channel_U_n_5),
        .int_ap_idle_reg_1(HwReg_RowEnd_channel_U_n_5),
        .int_ap_idle_reg_2(ap_CS_fsm_state1_18),
        .int_ap_idle_reg_3(ap_CS_fsm_state1),
        .internal_empty_n_reg_0(bPassThru_422_or_420_In_loc_channel_U_n_9),
        .\loopWidth_reg_421_reg[3] ({HwReg_width_read_reg_410[2],HwReg_width_read_reg_410[0]}),
        .mOutPtr110_out(mOutPtr110_out_20),
        .\select_ln685_reg_416_reg[2] (Block_entry3_proc_U0_ap_return_34),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_3a92_csc_0_fifo_w1_d5_S bPassThru_422_or_420_Out_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .CO(icmp_ln722_fu_263_p2),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1_18}),
        .S(bPassThru_422_or_420_Out_loc_channel_U_n_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .if_din(Block_entry3_proc_U0_ap_return_35),
        .internal_empty_n_reg_0(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .\loopWidth_reg_440_reg[3] (HwReg_width_read_reg_429),
        .mOutPtr110_out(mOutPtr110_out_17),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .select_ln720_fu_233_p3(select_ln720_fu_233_p3),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  bd_3a92_csc_0_fifo_w24_d16_S stream_csc_U
       (.E(v_csc_core_U0_n_30),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_csc_core_U0_stream_csc_din),
        .internal_empty_n_reg_0(v_csc_core_U0_n_33),
        .mOutPtr110_out(mOutPtr110_out_13),
        .out(stream_csc_dout),
        .shiftReg_ce(shiftReg_ce_14),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .v_hcresampler_core_1_U0_stream_csc_read(v_hcresampler_core_1_U0_stream_csc_read));
  bd_3a92_csc_0_fifo_w24_d16_S_38 stream_in_U
       (.E(AXIvideo2MultiPixStream_U0_n_38),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_41),
        .mOutPtr110_out(mOutPtr110_out),
        .out(stream_in_dout),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  bd_3a92_csc_0_fifo_w24_d16_S_39 stream_in_hresampled_U
       (.E(v_csc_core_U0_n_29),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_hcresampler_core_U0_stream_in_hresampled_din),
        .internal_empty_n_reg_0(v_csc_core_U0_n_27),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg_0(v_csc_core_U0_n_26),
        .mOutPtr110_out(mOutPtr110_out_15),
        .out(stream_in_hresampled_dout),
        .shiftReg_ce(shiftReg_ce_19),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n));
  bd_3a92_csc_0_fifo_w24_d16_S_40 stream_out_hresampled_U
       (.E(MultiPixStream2AXIvideo_U0_n_17),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7] (HwReg_OutVideoFormat_channel_U_n_7),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0 (MultiPixStream2AXIvideo_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln619_reg_376_reg[0] ({stream_out_hresampled_U_n_7,stream_out_hresampled_U_n_8,stream_out_hresampled_U_n_9,stream_out_hresampled_U_n_10,stream_out_hresampled_U_n_11,stream_out_hresampled_U_n_12,stream_out_hresampled_U_n_13,stream_out_hresampled_U_n_14}),
        .in(v_hcresampler_core_1_U0_stream_out_hresampled_din),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_15),
        .internal_full_n(internal_full_n_12),
        .internal_full_n_reg_0(MultiPixStream2AXIvideo_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_10),
        .out(stream_out_hresampled_dout),
        .shiftReg_ce(shiftReg_ce_16),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n));
  bd_3a92_csc_0_v_csc_core v_csc_core_U0
       (.A(A),
        .B(coef11_fu_472_p3),
        .C(C),
        .CO(cmp17_not_fu_426_p2),
        .D(max_val_fu_682_p3),
        .DI({HwReg_ColEnd_channel_U_n_5,HwReg_ColEnd_channel_U_n_6}),
        .E(v_csc_core_U0_n_29),
        .HwReg_height_c19_full_n(HwReg_height_c19_full_n),
        .HwReg_height_c20_empty_n(HwReg_height_c20_empty_n),
        .HwReg_width_c15_full_n(HwReg_width_c15_full_n),
        .HwReg_width_c16_empty_n(HwReg_width_c16_empty_n),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .S({HwReg_ColEnd_channel_U_n_19,HwReg_ColEnd_channel_U_n_20}),
        .SS(ap_rst_n_inv),
        .\add_ln89_1_reg_619_reg[10]_0 ({HwReg_height_c20_dout[10:8],HwReg_height_c20_dout[0]}),
        .\add_ln89_1_reg_619_reg[11]_0 (\SRL_SIG_reg[0]_4 ),
        .\add_ln89_1_reg_619_reg[11]_1 (\SRL_SIG_reg[1]_5 ),
        .\add_ln89_reg_614_reg[10]_0 ({HwReg_width_c16_dout[10:8],HwReg_width_c16_dout[0]}),
        .\add_ln89_reg_614_reg[11]_0 (\SRL_SIG_reg[0]_7 ),
        .\add_ln89_reg_614_reg[11]_1 (\SRL_SIG_reg[1]_8 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(v_csc_core_U0_n_33),
        .ap_enable_reg_pp0_iter9_reg(v_csc_core_U0_n_30),
        .ap_rst_n(ap_rst_n),
        .\cmp20_not_reg_632_reg[0]_0 ({HwReg_RowEnd_channel_U_n_9,HwReg_RowEnd_channel_U_n_10}),
        .\cmp20_not_reg_632_reg[0]_i_2_0 (HwReg_RowEnd_channel_dout),
        .icmp_ln104_1_fu_397_p2_carry__0(HwReg_ColEnd_channel_dout),
        .in(v_csc_core_U0_stream_csc_din),
        .internal_empty_n_reg(v_csc_core_U0_n_27),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(v_csc_core_U0_n_26),
        .internal_full_n_reg_0(v_csc_core_U0_n_34),
        .internal_full_n_reg_1(v_csc_core_U0_n_35),
        .mOutPtr(mOutPtr_9),
        .mOutPtr110_out(mOutPtr110_out_15),
        .mOutPtr110_out_0(mOutPtr110_out_13),
        .mOutPtr_1(mOutPtr),
        .\mOutPtr_reg[4] (v_hcresampler_core_U0_n_38),
        .\min_val_reg_1334_reg[7] (min_val_fu_687_p3),
        .\or_ln105_1_reg_1111[0]_i_2 ({HwReg_ColStart_channel_dout[15],HwReg_ColStart_channel_dout[11:0]}),
        .\or_ln105_1_reg_1111[0]_i_2_0 ({HwReg_ColStart_channel_U_n_24,HwReg_ColStart_channel_U_n_25}),
        .\or_ln105_1_reg_1111[0]_i_2_1 ({HwReg_ColEnd_channel_U_n_25,HwReg_ColEnd_channel_U_n_26}),
        .\or_ln105_1_reg_1111[0]_i_2_2 ({HwReg_ColStart_channel_U_n_5,HwReg_ColStart_channel_U_n_6}),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(stream_in_hresampled_dout),
        .p_reg_reg(coef13_fu_535_p3),
        .p_reg_reg_0({HwReg_K22_channel_U_n_8,HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23}),
        .p_reg_reg_1(coef21_fu_482_p3),
        .p_reg_reg_2(coef23_fu_540_p3),
        .p_reg_reg_3({HwReg_GOffset_V_channel_U_n_8,HwReg_GOffset_V_channel_U_n_9,HwReg_GOffset_V_channel_U_n_10,HwReg_GOffset_V_channel_U_n_11,HwReg_GOffset_V_channel_U_n_12,HwReg_GOffset_V_channel_U_n_13,HwReg_GOffset_V_channel_U_n_14,HwReg_GOffset_V_channel_U_n_15,HwReg_GOffset_V_channel_U_n_16,HwReg_GOffset_V_channel_U_n_17}),
        .p_reg_reg_4({HwReg_K32_channel_U_n_9,HwReg_K32_channel_U_n_10,HwReg_K32_channel_U_n_11,HwReg_K32_channel_U_n_12,HwReg_K32_channel_U_n_13,HwReg_K32_channel_U_n_14,HwReg_K32_channel_U_n_15,HwReg_K32_channel_U_n_16,HwReg_K32_channel_U_n_17,HwReg_K32_channel_U_n_18,HwReg_K32_channel_U_n_19,HwReg_K32_channel_U_n_20,HwReg_K32_channel_U_n_21,HwReg_K32_channel_U_n_22,HwReg_K32_channel_U_n_23,HwReg_K32_channel_U_n_24}),
        .p_reg_reg_5(coef31_fu_492_p3),
        .p_reg_reg_6(coef33_fu_545_p3),
        .p_reg_reg_7({HwReg_BOffset_V_channel_U_n_9,HwReg_BOffset_V_channel_U_n_10,HwReg_BOffset_V_channel_U_n_11,HwReg_BOffset_V_channel_U_n_12,HwReg_BOffset_V_channel_U_n_13,HwReg_BOffset_V_channel_U_n_14,HwReg_BOffset_V_channel_U_n_15,HwReg_BOffset_V_channel_U_n_16,HwReg_BOffset_V_channel_U_n_17,HwReg_BOffset_V_channel_U_n_18}),
        .shiftReg_addr(shiftReg_addr_6),
        .shiftReg_addr_2(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_14),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .v_csc_core_U0_HwReg_width_c15_write(v_csc_core_U0_HwReg_width_c15_write),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_1_U0_stream_csc_read(v_hcresampler_core_1_U0_stream_csc_read),
        .\y_fu_124_reg[11]_0 (y_fu_124_reg),
        .\y_fu_124_reg[9]_0 (icmp_ln89_fu_421_p2));
  bd_3a92_csc_0_v_hcresampler_core_1 v_hcresampler_core_1_U0
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .CO(icmp_ln722_fu_263_p2),
        .D(HwReg_width_c15_dout),
        .E(v_hcresampler_core_1_U0_stream_csc_read),
        .HwReg_height_c19_empty_n(HwReg_height_c19_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c15_empty_n(HwReg_width_c15_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .\HwReg_width_read_reg_429_reg[1]_0 (HwReg_width_read_reg_429),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1_18}),
        .S(bPassThru_422_or_420_Out_loc_channel_U_n_10),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (HwReg_width_c_U_n_7),
        .\ap_CS_fsm_reg[4]_0 (v_hcresampler_core_1_U0_n_36),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .in(v_hcresampler_core_1_U0_stream_out_hresampled_din),
        .internal_full_n_reg(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .\loopHeight_reg_424_reg[10]_0 (HwReg_height_c19_dout),
        .mOutPtr110_out(mOutPtr110_out_17),
        .out(stream_csc_dout),
        .select_ln720_fu_233_p3(select_ln720_fu_233_p3),
        .shiftReg_ce(shiftReg_ce_16),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_hcresampler_core_1_U0_HwReg_width_c_write(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  bd_3a92_csc_0_v_hcresampler_core v_hcresampler_core_U0
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .CO(icmp_ln722_fu_250_p2),
        .D(HwReg_width_c17_dout),
        .E(v_hcresampler_core_U0_stream_in_read),
        .HwReg_height_c20_full_n(HwReg_height_c20_full_n),
        .HwReg_height_c21_empty_n(HwReg_height_c21_empty_n),
        .HwReg_width_c16_full_n(HwReg_width_c16_full_n),
        .HwReg_width_c17_empty_n(HwReg_width_c17_empty_n),
        .\HwReg_width_read_reg_410_reg[2]_0 ({HwReg_width_read_reg_410[2],HwReg_width_read_reg_410[0]}),
        .Q({ap_CS_fsm_state3_22,ap_CS_fsm_state1_21}),
        .S({bPassThru_422_or_420_In_loc_channel_U_n_11,bPassThru_422_or_420_In_loc_channel_U_n_12}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (HwReg_width_c16_U_n_7),
        .ap_block_pp0_stage0_110015(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .in(v_hcresampler_core_U0_stream_in_hresampled_din),
        .\loopHeight_reg_405_reg[10]_0 (HwReg_height_c21_dout),
        .mOutPtr110_out(mOutPtr110_out_20),
        .out(stream_in_dout),
        .shiftReg_ce(shiftReg_ce_19),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .\tmp_reg_792_pp0_iter1_reg_reg[0] (v_hcresampler_core_U0_n_38),
        .v_hcresampler_core_U0_HwReg_width_c16_write(v_hcresampler_core_U0_HwReg_width_c16_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
endmodule

module bd_3a92_csc_0_v_csc_core
   (or_ln105_2_reg_1131,
    or_ln105_2_reg_1131_pp0_iter2_reg,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    or_ln105_2_reg_1131_pp0_iter6_reg,
    v_csc_core_U0_HwReg_width_c15_write,
    Q,
    \y_fu_124_reg[9]_0 ,
    v_csc_core_U0_ap_ready,
    \y_fu_124_reg[11]_0 ,
    internal_full_n_reg,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter9_reg,
    shiftReg_ce,
    mOutPtr110_out_0,
    ap_enable_reg_pp0_iter1_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    in,
    SS,
    ap_clk,
    out,
    A,
    B,
    p_reg_reg,
    C,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    \or_ln105_1_reg_1111[0]_i_2 ,
    \or_ln105_1_reg_1111[0]_i_2_0 ,
    DI,
    \or_ln105_1_reg_1111[0]_i_2_1 ,
    S,
    \or_ln105_1_reg_1111[0]_i_2_2 ,
    ap_rst_n,
    icmp_ln104_1_fu_397_p2_carry__0,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    \cmp20_not_reg_632_reg[0]_i_2_0 ,
    v_csc_core_U0_ap_start,
    HwReg_height_c19_full_n,
    HwReg_width_c15_full_n,
    HwReg_width_c16_empty_n,
    HwReg_height_c20_empty_n,
    \cmp20_not_reg_632_reg[0]_0 ,
    CO,
    internal_full_n,
    stream_in_hresampled_full_n,
    \mOutPtr_reg[4] ,
    v_hcresampler_core_1_U0_stream_csc_read,
    stream_csc_empty_n,
    mOutPtr,
    \add_ln89_reg_614_reg[11]_0 ,
    \add_ln89_reg_614_reg[11]_1 ,
    shiftReg_addr,
    \add_ln89_reg_614_reg[10]_0 ,
    D,
    \min_val_reg_1334_reg[7] ,
    mOutPtr_1,
    \add_ln89_1_reg_619_reg[11]_0 ,
    \add_ln89_1_reg_619_reg[11]_1 ,
    shiftReg_addr_2,
    \add_ln89_1_reg_619_reg[10]_0 );
  output or_ln105_2_reg_1131;
  output or_ln105_2_reg_1131_pp0_iter2_reg;
  output or_ln105_2_reg_1131_pp0_iter4_reg;
  output or_ln105_2_reg_1131_pp0_iter6_reg;
  output v_csc_core_U0_HwReg_width_c15_write;
  output [1:0]Q;
  output [0:0]\y_fu_124_reg[9]_0 ;
  output v_csc_core_U0_ap_ready;
  output [11:0]\y_fu_124_reg[11]_0 ;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter9_reg;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output ap_enable_reg_pp0_iter1_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input [23:0]out;
  input [15:0]A;
  input [15:0]B;
  input [15:0]p_reg_reg;
  input [9:0]C;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [9:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;
  input [15:0]p_reg_reg_5;
  input [15:0]p_reg_reg_6;
  input [9:0]p_reg_reg_7;
  input [12:0]\or_ln105_1_reg_1111[0]_i_2 ;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_0 ;
  input [1:0]DI;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_1 ;
  input [1:0]S;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_2 ;
  input ap_rst_n;
  input [11:0]icmp_ln104_1_fu_397_p2_carry__0;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input [11:0]\cmp20_not_reg_632_reg[0]_i_2_0 ;
  input v_csc_core_U0_ap_start;
  input HwReg_height_c19_full_n;
  input HwReg_width_c15_full_n;
  input HwReg_width_c16_empty_n;
  input HwReg_height_c20_empty_n;
  input [1:0]\cmp20_not_reg_632_reg[0]_0 ;
  input [0:0]CO;
  input internal_full_n;
  input stream_in_hresampled_full_n;
  input \mOutPtr_reg[4] ;
  input v_hcresampler_core_1_U0_stream_csc_read;
  input stream_csc_empty_n;
  input [1:0]mOutPtr;
  input [10:0]\add_ln89_reg_614_reg[11]_0 ;
  input [10:0]\add_ln89_reg_614_reg[11]_1 ;
  input shiftReg_addr;
  input [3:0]\add_ln89_reg_614_reg[10]_0 ;
  input [7:0]D;
  input [7:0]\min_val_reg_1334_reg[7] ;
  input [1:0]mOutPtr_1;
  input [10:0]\add_ln89_1_reg_619_reg[11]_0 ;
  input [10:0]\add_ln89_1_reg_619_reg[11]_1 ;
  input shiftReg_addr_2;
  input [3:0]\add_ln89_1_reg_619_reg[10]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [9:0]C;
  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire HwReg_height_c19_full_n;
  wire HwReg_height_c20_empty_n;
  wire HwReg_width_c15_full_n;
  wire HwReg_width_c16_empty_n;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [11:0]add_ln89_1_fu_403_p2;
  wire [11:0]add_ln89_1_reg_619;
  wire \add_ln89_1_reg_619[11]_i_3_n_5 ;
  wire \add_ln89_1_reg_619[3]_i_2_n_5 ;
  wire \add_ln89_1_reg_619[4]_i_2_n_5 ;
  wire \add_ln89_1_reg_619[5]_i_2_n_5 ;
  wire \add_ln89_1_reg_619[6]_i_2_n_5 ;
  wire \add_ln89_1_reg_619[7]_i_2_n_5 ;
  wire [3:0]\add_ln89_1_reg_619_reg[10]_0 ;
  wire [10:0]\add_ln89_1_reg_619_reg[11]_0 ;
  wire [10:0]\add_ln89_1_reg_619_reg[11]_1 ;
  wire [11:0]add_ln89_fu_393_p2;
  wire [11:0]add_ln89_reg_614;
  wire \add_ln89_reg_614[11]_i_3_n_5 ;
  wire \add_ln89_reg_614[3]_i_2_n_5 ;
  wire \add_ln89_reg_614[4]_i_2_n_5 ;
  wire \add_ln89_reg_614[5]_i_2_n_5 ;
  wire \add_ln89_reg_614[6]_i_2_n_5 ;
  wire \add_ln89_reg_614[7]_i_2_n_5 ;
  wire [3:0]\add_ln89_reg_614_reg[10]_0 ;
  wire [10:0]\add_ln89_reg_614_reg[11]_0 ;
  wire [10:0]\add_ln89_reg_614_reg[11]_1 ;
  wire \ap_CS_fsm[2]_i_1__3_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_8 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter9_reg;
  wire ap_rst_n;
  wire cmp17_not_reg_627;
  wire \cmp17_not_reg_627[0]_i_1_n_5 ;
  wire cmp20_not_fu_431_p2;
  wire cmp20_not_reg_632;
  wire \cmp20_not_reg_632[0]_i_10_n_5 ;
  wire \cmp20_not_reg_632[0]_i_11_n_5 ;
  wire \cmp20_not_reg_632[0]_i_12_n_5 ;
  wire \cmp20_not_reg_632[0]_i_13_n_5 ;
  wire \cmp20_not_reg_632[0]_i_14_n_5 ;
  wire \cmp20_not_reg_632[0]_i_15_n_5 ;
  wire \cmp20_not_reg_632[0]_i_16_n_5 ;
  wire \cmp20_not_reg_632[0]_i_17_n_5 ;
  wire \cmp20_not_reg_632[0]_i_1_n_5 ;
  wire \cmp20_not_reg_632[0]_i_4_n_5 ;
  wire \cmp20_not_reg_632[0]_i_5_n_5 ;
  wire \cmp20_not_reg_632[0]_i_8_n_5 ;
  wire \cmp20_not_reg_632[0]_i_9_n_5 ;
  wire [1:0]\cmp20_not_reg_632_reg[0]_0 ;
  wire [11:0]\cmp20_not_reg_632_reg[0]_i_2_0 ;
  wire \cmp20_not_reg_632_reg[0]_i_2_n_6 ;
  wire \cmp20_not_reg_632_reg[0]_i_2_n_7 ;
  wire \cmp20_not_reg_632_reg[0]_i_2_n_8 ;
  wire \cmp20_not_reg_632_reg[0]_i_3_n_5 ;
  wire \cmp20_not_reg_632_reg[0]_i_3_n_6 ;
  wire \cmp20_not_reg_632_reg[0]_i_3_n_7 ;
  wire \cmp20_not_reg_632_reg[0]_i_3_n_8 ;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11;
  wire [11:0]icmp_ln104_1_fu_397_p2_carry__0;
  wire [23:0]in;
  wire internal_empty_n_reg;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire [1:0]mOutPtr_1;
  wire \mOutPtr_reg[4] ;
  wire [7:0]\min_val_reg_1334_reg[7] ;
  wire [12:0]\or_ln105_1_reg_1111[0]_i_2 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_0 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_1 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_2 ;
  wire or_ln105_2_reg_1131;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [23:0]out;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [9:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire [15:0]p_reg_reg_5;
  wire [15:0]p_reg_reg_6;
  wire [9:0]p_reg_reg_7;
  wire shiftReg_addr;
  wire shiftReg_addr_2;
  wire shiftReg_ce;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire v_csc_core_U0_HwReg_width_c15_write;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_1_U0_stream_csc_read;
  wire y_fu_1240;
  wire \y_fu_124[0]_i_5_n_5 ;
  wire \y_fu_124_reg[0]_i_3_n_10 ;
  wire \y_fu_124_reg[0]_i_3_n_11 ;
  wire \y_fu_124_reg[0]_i_3_n_12 ;
  wire \y_fu_124_reg[0]_i_3_n_5 ;
  wire \y_fu_124_reg[0]_i_3_n_6 ;
  wire \y_fu_124_reg[0]_i_3_n_7 ;
  wire \y_fu_124_reg[0]_i_3_n_8 ;
  wire \y_fu_124_reg[0]_i_3_n_9 ;
  wire [11:0]\y_fu_124_reg[11]_0 ;
  wire \y_fu_124_reg[4]_i_1_n_10 ;
  wire \y_fu_124_reg[4]_i_1_n_11 ;
  wire \y_fu_124_reg[4]_i_1_n_12 ;
  wire \y_fu_124_reg[4]_i_1_n_5 ;
  wire \y_fu_124_reg[4]_i_1_n_6 ;
  wire \y_fu_124_reg[4]_i_1_n_7 ;
  wire \y_fu_124_reg[4]_i_1_n_8 ;
  wire \y_fu_124_reg[4]_i_1_n_9 ;
  wire \y_fu_124_reg[8]_i_1_n_10 ;
  wire \y_fu_124_reg[8]_i_1_n_11 ;
  wire \y_fu_124_reg[8]_i_1_n_12 ;
  wire \y_fu_124_reg[8]_i_1_n_6 ;
  wire \y_fu_124_reg[8]_i_1_n_7 ;
  wire \y_fu_124_reg[8]_i_1_n_8 ;
  wire \y_fu_124_reg[8]_i_1_n_9 ;
  wire [0:0]\y_fu_124_reg[9]_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp20_not_reg_632_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp20_not_reg_632_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_124_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln89_1_reg_619[0]_i_1 
       (.I0(mOutPtr_1[1]),
        .I1(mOutPtr_1[0]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [0]),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [0]),
        .O(add_ln89_1_fu_403_p2[0]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \add_ln89_1_reg_619[10]_i_1 
       (.I0(\add_ln89_1_reg_619_reg[10]_0 [1]),
        .I1(\add_ln89_1_reg_619[11]_i_3_n_5 ),
        .I2(\add_ln89_1_reg_619_reg[11]_1 [9]),
        .I3(\add_ln89_1_reg_619_reg[11]_0 [9]),
        .I4(shiftReg_addr_2),
        .I5(\add_ln89_1_reg_619_reg[10]_0 [3]),
        .O(add_ln89_1_fu_403_p2[10]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \add_ln89_1_reg_619[11]_i_1 
       (.I0(shiftReg_addr_2),
        .I1(\add_ln89_1_reg_619_reg[11]_0 [10]),
        .I2(\add_ln89_1_reg_619_reg[11]_1 [10]),
        .I3(\add_ln89_1_reg_619_reg[10]_0 [1]),
        .I4(\add_ln89_1_reg_619[11]_i_3_n_5 ),
        .I5(\add_ln89_1_reg_619_reg[10]_0 [2]),
        .O(add_ln89_1_fu_403_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \add_ln89_1_reg_619[11]_i_3 
       (.I0(mOutPtr_1[1]),
        .I1(mOutPtr_1[0]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [7]),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [7]),
        .I4(\add_ln89_1_reg_619[7]_i_2_n_5 ),
        .O(\add_ln89_1_reg_619[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    \add_ln89_1_reg_619[1]_i_1 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [0]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [0]),
        .I2(mOutPtr_1[1]),
        .I3(mOutPtr_1[0]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [1]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [1]),
        .O(add_ln89_1_fu_403_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[2]_i_1 
       (.I0(\add_ln89_1_reg_619_reg[10]_0 [0]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [1]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [1]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [2]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [2]),
        .O(add_ln89_1_fu_403_p2[2]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[3]_i_1 
       (.I0(\add_ln89_1_reg_619[3]_i_2_n_5 ),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [2]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [2]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [3]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [3]),
        .O(add_ln89_1_fu_403_p2[3]));
  LUT6 #(
    .INIT(64'hACAA0C00A0AA0000)) 
    \add_ln89_1_reg_619[3]_i_2 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [1]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [1]),
        .I2(mOutPtr_1[1]),
        .I3(mOutPtr_1[0]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [0]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [0]),
        .O(\add_ln89_1_reg_619[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[4]_i_1 
       (.I0(\add_ln89_1_reg_619[4]_i_2_n_5 ),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [3]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [3]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [4]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [4]),
        .O(add_ln89_1_fu_403_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_1_reg_619[4]_i_2 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [2]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [2]),
        .I2(\add_ln89_1_reg_619_reg[10]_0 [0]),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [1]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [1]),
        .I5(shiftReg_addr_2),
        .O(\add_ln89_1_reg_619[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[5]_i_1 
       (.I0(\add_ln89_1_reg_619[5]_i_2_n_5 ),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [4]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [4]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [5]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [5]),
        .O(add_ln89_1_fu_403_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_1_reg_619[5]_i_2 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [3]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [3]),
        .I2(\add_ln89_1_reg_619[3]_i_2_n_5 ),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [2]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [2]),
        .I5(shiftReg_addr_2),
        .O(\add_ln89_1_reg_619[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[6]_i_1 
       (.I0(\add_ln89_1_reg_619[6]_i_2_n_5 ),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [5]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [5]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [6]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [6]),
        .O(add_ln89_1_fu_403_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_1_reg_619[6]_i_2 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [4]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [4]),
        .I2(\add_ln89_1_reg_619[4]_i_2_n_5 ),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [3]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [3]),
        .I5(shiftReg_addr_2),
        .O(\add_ln89_1_reg_619[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'h559A65AA)) 
    \add_ln89_1_reg_619[7]_i_1 
       (.I0(\add_ln89_1_reg_619[7]_i_2_n_5 ),
        .I1(mOutPtr_1[1]),
        .I2(mOutPtr_1[0]),
        .I3(\add_ln89_1_reg_619_reg[11]_0 [7]),
        .I4(\add_ln89_1_reg_619_reg[11]_1 [7]),
        .O(add_ln89_1_fu_403_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_1_reg_619[7]_i_2 
       (.I0(\add_ln89_1_reg_619_reg[11]_0 [6]),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [6]),
        .I2(\add_ln89_1_reg_619[6]_i_2_n_5 ),
        .I3(\add_ln89_1_reg_619_reg[11]_1 [5]),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [5]),
        .I5(shiftReg_addr_2),
        .O(\add_ln89_1_reg_619[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h559A65AA)) 
    \add_ln89_1_reg_619[8]_i_1 
       (.I0(\add_ln89_1_reg_619[11]_i_3_n_5 ),
        .I1(mOutPtr_1[1]),
        .I2(mOutPtr_1[0]),
        .I3(\add_ln89_1_reg_619_reg[11]_0 [8]),
        .I4(\add_ln89_1_reg_619_reg[11]_1 [8]),
        .O(add_ln89_1_fu_403_p2[8]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_1_reg_619[9]_i_1 
       (.I0(\add_ln89_1_reg_619[11]_i_3_n_5 ),
        .I1(\add_ln89_1_reg_619_reg[11]_1 [8]),
        .I2(\add_ln89_1_reg_619_reg[11]_0 [8]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln89_1_reg_619_reg[11]_0 [9]),
        .I5(\add_ln89_1_reg_619_reg[11]_1 [9]),
        .O(add_ln89_1_fu_403_p2[9]));
  FDRE \add_ln89_1_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[0]),
        .Q(add_ln89_1_reg_619[0]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[10]),
        .Q(add_ln89_1_reg_619[10]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[11]),
        .Q(add_ln89_1_reg_619[11]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[1]),
        .Q(add_ln89_1_reg_619[1]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[2]),
        .Q(add_ln89_1_reg_619[2]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[3]),
        .Q(add_ln89_1_reg_619[3]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[4]),
        .Q(add_ln89_1_reg_619[4]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[5]),
        .Q(add_ln89_1_reg_619[5]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[6]),
        .Q(add_ln89_1_reg_619[6]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[7]),
        .Q(add_ln89_1_reg_619[7]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[8]),
        .Q(add_ln89_1_reg_619[8]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_619_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_1_fu_403_p2[9]),
        .Q(add_ln89_1_reg_619[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln89_reg_614[0]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\add_ln89_reg_614_reg[11]_0 [0]),
        .I3(\add_ln89_reg_614_reg[11]_1 [0]),
        .O(add_ln89_fu_393_p2[0]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \add_ln89_reg_614[10]_i_1 
       (.I0(\add_ln89_reg_614_reg[10]_0 [1]),
        .I1(\add_ln89_reg_614[11]_i_3_n_5 ),
        .I2(\add_ln89_reg_614_reg[11]_1 [9]),
        .I3(\add_ln89_reg_614_reg[11]_0 [9]),
        .I4(shiftReg_addr),
        .I5(\add_ln89_reg_614_reg[10]_0 [3]),
        .O(add_ln89_fu_393_p2[10]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \add_ln89_reg_614[11]_i_1 
       (.I0(shiftReg_addr),
        .I1(\add_ln89_reg_614_reg[11]_0 [10]),
        .I2(\add_ln89_reg_614_reg[11]_1 [10]),
        .I3(\add_ln89_reg_614_reg[10]_0 [1]),
        .I4(\add_ln89_reg_614[11]_i_3_n_5 ),
        .I5(\add_ln89_reg_614_reg[10]_0 [2]),
        .O(add_ln89_fu_393_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \add_ln89_reg_614[11]_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\add_ln89_reg_614_reg[11]_0 [7]),
        .I3(\add_ln89_reg_614_reg[11]_1 [7]),
        .I4(\add_ln89_reg_614[7]_i_2_n_5 ),
        .O(\add_ln89_reg_614[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    \add_ln89_reg_614[1]_i_1 
       (.I0(\add_ln89_reg_614_reg[11]_0 [0]),
        .I1(\add_ln89_reg_614_reg[11]_1 [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\add_ln89_reg_614_reg[11]_0 [1]),
        .I5(\add_ln89_reg_614_reg[11]_1 [1]),
        .O(add_ln89_fu_393_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[2]_i_1 
       (.I0(\add_ln89_reg_614_reg[10]_0 [0]),
        .I1(\add_ln89_reg_614_reg[11]_1 [1]),
        .I2(\add_ln89_reg_614_reg[11]_0 [1]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [2]),
        .I5(\add_ln89_reg_614_reg[11]_1 [2]),
        .O(add_ln89_fu_393_p2[2]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[3]_i_1 
       (.I0(\add_ln89_reg_614[3]_i_2_n_5 ),
        .I1(\add_ln89_reg_614_reg[11]_1 [2]),
        .I2(\add_ln89_reg_614_reg[11]_0 [2]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [3]),
        .I5(\add_ln89_reg_614_reg[11]_1 [3]),
        .O(add_ln89_fu_393_p2[3]));
  LUT6 #(
    .INIT(64'hACAA0C00A0AA0000)) 
    \add_ln89_reg_614[3]_i_2 
       (.I0(\add_ln89_reg_614_reg[11]_0 [1]),
        .I1(\add_ln89_reg_614_reg[11]_1 [1]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\add_ln89_reg_614_reg[11]_0 [0]),
        .I5(\add_ln89_reg_614_reg[11]_1 [0]),
        .O(\add_ln89_reg_614[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[4]_i_1 
       (.I0(\add_ln89_reg_614[4]_i_2_n_5 ),
        .I1(\add_ln89_reg_614_reg[11]_1 [3]),
        .I2(\add_ln89_reg_614_reg[11]_0 [3]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [4]),
        .I5(\add_ln89_reg_614_reg[11]_1 [4]),
        .O(add_ln89_fu_393_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_reg_614[4]_i_2 
       (.I0(\add_ln89_reg_614_reg[11]_0 [2]),
        .I1(\add_ln89_reg_614_reg[11]_1 [2]),
        .I2(\add_ln89_reg_614_reg[10]_0 [0]),
        .I3(\add_ln89_reg_614_reg[11]_1 [1]),
        .I4(\add_ln89_reg_614_reg[11]_0 [1]),
        .I5(shiftReg_addr),
        .O(\add_ln89_reg_614[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[5]_i_1 
       (.I0(\add_ln89_reg_614[5]_i_2_n_5 ),
        .I1(\add_ln89_reg_614_reg[11]_1 [4]),
        .I2(\add_ln89_reg_614_reg[11]_0 [4]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [5]),
        .I5(\add_ln89_reg_614_reg[11]_1 [5]),
        .O(add_ln89_fu_393_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_reg_614[5]_i_2 
       (.I0(\add_ln89_reg_614_reg[11]_0 [3]),
        .I1(\add_ln89_reg_614_reg[11]_1 [3]),
        .I2(\add_ln89_reg_614[3]_i_2_n_5 ),
        .I3(\add_ln89_reg_614_reg[11]_1 [2]),
        .I4(\add_ln89_reg_614_reg[11]_0 [2]),
        .I5(shiftReg_addr),
        .O(\add_ln89_reg_614[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[6]_i_1 
       (.I0(\add_ln89_reg_614[6]_i_2_n_5 ),
        .I1(\add_ln89_reg_614_reg[11]_1 [5]),
        .I2(\add_ln89_reg_614_reg[11]_0 [5]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [6]),
        .I5(\add_ln89_reg_614_reg[11]_1 [6]),
        .O(add_ln89_fu_393_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_reg_614[6]_i_2 
       (.I0(\add_ln89_reg_614_reg[11]_0 [4]),
        .I1(\add_ln89_reg_614_reg[11]_1 [4]),
        .I2(\add_ln89_reg_614[4]_i_2_n_5 ),
        .I3(\add_ln89_reg_614_reg[11]_1 [3]),
        .I4(\add_ln89_reg_614_reg[11]_0 [3]),
        .I5(shiftReg_addr),
        .O(\add_ln89_reg_614[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h559A65AA)) 
    \add_ln89_reg_614[7]_i_1 
       (.I0(\add_ln89_reg_614[7]_i_2_n_5 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\add_ln89_reg_614_reg[11]_0 [7]),
        .I4(\add_ln89_reg_614_reg[11]_1 [7]),
        .O(add_ln89_fu_393_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln89_reg_614[7]_i_2 
       (.I0(\add_ln89_reg_614_reg[11]_0 [6]),
        .I1(\add_ln89_reg_614_reg[11]_1 [6]),
        .I2(\add_ln89_reg_614[6]_i_2_n_5 ),
        .I3(\add_ln89_reg_614_reg[11]_1 [5]),
        .I4(\add_ln89_reg_614_reg[11]_0 [5]),
        .I5(shiftReg_addr),
        .O(\add_ln89_reg_614[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h559A65AA)) 
    \add_ln89_reg_614[8]_i_1 
       (.I0(\add_ln89_reg_614[11]_i_3_n_5 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\add_ln89_reg_614_reg[11]_0 [8]),
        .I4(\add_ln89_reg_614_reg[11]_1 [8]),
        .O(add_ln89_fu_393_p2[8]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln89_reg_614[9]_i_1 
       (.I0(\add_ln89_reg_614[11]_i_3_n_5 ),
        .I1(\add_ln89_reg_614_reg[11]_1 [8]),
        .I2(\add_ln89_reg_614_reg[11]_0 [8]),
        .I3(shiftReg_addr),
        .I4(\add_ln89_reg_614_reg[11]_0 [9]),
        .I5(\add_ln89_reg_614_reg[11]_1 [9]),
        .O(add_ln89_fu_393_p2[9]));
  FDRE \add_ln89_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[0]),
        .Q(add_ln89_reg_614[0]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[10]),
        .Q(add_ln89_reg_614[10]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[11]),
        .Q(add_ln89_reg_614[11]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[1]),
        .Q(add_ln89_reg_614[1]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[2]),
        .Q(add_ln89_reg_614[2]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[3]),
        .Q(add_ln89_reg_614[3]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[4]),
        .Q(add_ln89_reg_614[4]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[5]),
        .Q(add_ln89_reg_614[5]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[6]),
        .Q(add_ln89_reg_614[6]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[7]),
        .Q(add_ln89_reg_614[7]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[8]),
        .Q(add_ln89_reg_614[8]),
        .R(1'b0));
  FDRE \add_ln89_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln89_fu_393_p2[9]),
        .Q(add_ln89_reg_614[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(v_csc_core_U0_HwReg_width_c15_write),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\y_fu_124_reg[9]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\y_fu_124_reg[9]_0 ),
        .I1(Q[1]),
        .O(\ap_CS_fsm[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\y_fu_124_reg[11]_0 [9]),
        .I1(add_ln89_1_reg_619[9]),
        .I2(add_ln89_1_reg_619[11]),
        .I3(\y_fu_124_reg[11]_0 [11]),
        .I4(add_ln89_1_reg_619[10]),
        .I5(\y_fu_124_reg[11]_0 [10]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\y_fu_124_reg[11]_0 [6]),
        .I1(add_ln89_1_reg_619[6]),
        .I2(add_ln89_1_reg_619[8]),
        .I3(\y_fu_124_reg[11]_0 [8]),
        .I4(add_ln89_1_reg_619[7]),
        .I5(\y_fu_124_reg[11]_0 [7]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\y_fu_124_reg[11]_0 [3]),
        .I1(add_ln89_1_reg_619[3]),
        .I2(add_ln89_1_reg_619[5]),
        .I3(\y_fu_124_reg[11]_0 [5]),
        .I4(add_ln89_1_reg_619[4]),
        .I5(\y_fu_124_reg[11]_0 [4]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\y_fu_124_reg[11]_0 [0]),
        .I1(add_ln89_1_reg_619[0]),
        .I2(add_ln89_1_reg_619[2]),
        .I3(\y_fu_124_reg[11]_0 [2]),
        .I4(add_ln89_1_reg_619[1]),
        .I5(\y_fu_124_reg[11]_0 [1]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_124_reg[9]_0 ,\ap_CS_fsm_reg[2]_i_2_n_6 ,\ap_CS_fsm_reg[2]_i_2_n_7 ,\ap_CS_fsm_reg[2]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3_n_5 ,\ap_CS_fsm[2]_i_4_n_5 ,\ap_CS_fsm[2]_i_5_n_5 ,\ap_CS_fsm[2]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \cmp17_not_reg_627[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\y_fu_124_reg[9]_0 ),
        .I3(cmp17_not_reg_627),
        .O(\cmp17_not_reg_627[0]_i_1_n_5 ));
  FDRE \cmp17_not_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp17_not_reg_627[0]_i_1_n_5 ),
        .Q(cmp17_not_reg_627),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \cmp20_not_reg_632[0]_i_1 
       (.I0(cmp20_not_fu_431_p2),
        .I1(Q[1]),
        .I2(\y_fu_124_reg[9]_0 ),
        .I3(cmp20_not_reg_632),
        .O(\cmp20_not_reg_632[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_10 
       (.I0(\y_fu_124_reg[11]_0 [6]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [6]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [7]),
        .I3(\y_fu_124_reg[11]_0 [7]),
        .O(\cmp20_not_reg_632[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_11 
       (.I0(\y_fu_124_reg[11]_0 [4]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [4]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [5]),
        .I3(\y_fu_124_reg[11]_0 [5]),
        .O(\cmp20_not_reg_632[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_12 
       (.I0(\y_fu_124_reg[11]_0 [2]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [2]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [3]),
        .I3(\y_fu_124_reg[11]_0 [3]),
        .O(\cmp20_not_reg_632[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_13 
       (.I0(\y_fu_124_reg[11]_0 [0]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [0]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [1]),
        .I3(\y_fu_124_reg[11]_0 [1]),
        .O(\cmp20_not_reg_632[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_14 
       (.I0(\y_fu_124_reg[11]_0 [6]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [6]),
        .I2(\y_fu_124_reg[11]_0 [7]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [7]),
        .O(\cmp20_not_reg_632[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_15 
       (.I0(\y_fu_124_reg[11]_0 [4]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [4]),
        .I2(\y_fu_124_reg[11]_0 [5]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [5]),
        .O(\cmp20_not_reg_632[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_16 
       (.I0(\y_fu_124_reg[11]_0 [2]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [2]),
        .I2(\y_fu_124_reg[11]_0 [3]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [3]),
        .O(\cmp20_not_reg_632[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_17 
       (.I0(\y_fu_124_reg[11]_0 [0]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [0]),
        .I2(\y_fu_124_reg[11]_0 [1]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [1]),
        .O(\cmp20_not_reg_632[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_4 
       (.I0(\y_fu_124_reg[11]_0 [10]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [10]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [11]),
        .I3(\y_fu_124_reg[11]_0 [11]),
        .O(\cmp20_not_reg_632[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_632[0]_i_5 
       (.I0(\y_fu_124_reg[11]_0 [8]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [8]),
        .I2(\cmp20_not_reg_632_reg[0]_i_2_0 [9]),
        .I3(\y_fu_124_reg[11]_0 [9]),
        .O(\cmp20_not_reg_632[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_8 
       (.I0(\y_fu_124_reg[11]_0 [10]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [10]),
        .I2(\y_fu_124_reg[11]_0 [11]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [11]),
        .O(\cmp20_not_reg_632[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_632[0]_i_9 
       (.I0(\y_fu_124_reg[11]_0 [8]),
        .I1(\cmp20_not_reg_632_reg[0]_i_2_0 [8]),
        .I2(\y_fu_124_reg[11]_0 [9]),
        .I3(\cmp20_not_reg_632_reg[0]_i_2_0 [9]),
        .O(\cmp20_not_reg_632[0]_i_9_n_5 ));
  FDRE \cmp20_not_reg_632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp20_not_reg_632[0]_i_1_n_5 ),
        .Q(cmp20_not_reg_632),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp20_not_reg_632_reg[0]_i_2 
       (.CI(\cmp20_not_reg_632_reg[0]_i_3_n_5 ),
        .CO({cmp20_not_fu_431_p2,\cmp20_not_reg_632_reg[0]_i_2_n_6 ,\cmp20_not_reg_632_reg[0]_i_2_n_7 ,\cmp20_not_reg_632_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cmp20_not_reg_632[0]_i_4_n_5 ,\cmp20_not_reg_632[0]_i_5_n_5 }),
        .O(\NLW_cmp20_not_reg_632_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp20_not_reg_632_reg[0]_0 ,\cmp20_not_reg_632[0]_i_8_n_5 ,\cmp20_not_reg_632[0]_i_9_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp20_not_reg_632_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp20_not_reg_632_reg[0]_i_3_n_5 ,\cmp20_not_reg_632_reg[0]_i_3_n_6 ,\cmp20_not_reg_632_reg[0]_i_3_n_7 ,\cmp20_not_reg_632_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp20_not_reg_632[0]_i_10_n_5 ,\cmp20_not_reg_632[0]_i_11_n_5 ,\cmp20_not_reg_632[0]_i_12_n_5 ,\cmp20_not_reg_632[0]_i_13_n_5 }),
        .O(\NLW_cmp20_not_reg_632_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp20_not_reg_632[0]_i_14_n_5 ,\cmp20_not_reg_632[0]_i_15_n_5 ,\cmp20_not_reg_632[0]_i_16_n_5 ,\cmp20_not_reg_632[0]_i_17_n_5 }));
  bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348
       (.A(A),
        .B(B),
        .C(C),
        .D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .DI(DI),
        .E(E),
        .Q(add_ln89_reg_614),
        .S(S),
        .SS(SS),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state4,ap_CS_fsm_state3,Q[0]}),
        .\ap_CS_fsm_reg[1]_0 (v_csc_core_U0_HwReg_width_c15_write),
        .\ap_CS_fsm_reg[2] (grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .cmp17_not_reg_627(cmp17_not_reg_627),
        .cmp20_not_reg_632(cmp20_not_reg_632),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .icmp_ln104_1_fu_397_p2_carry__0_0(icmp_ln104_1_fu_397_p2_carry__0),
        .in(in),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .\max_val_reg_1326_reg[7]_0 (D),
        .\min_val_reg_1334_reg[7]_0 (\min_val_reg_1334_reg[7] ),
        .\or_ln105_1_reg_1111[0]_i_2 (\or_ln105_1_reg_1111[0]_i_2 ),
        .\or_ln105_1_reg_1111[0]_i_2_0 (\or_ln105_1_reg_1111[0]_i_2_0 ),
        .\or_ln105_1_reg_1111[0]_i_2_1 (\or_ln105_1_reg_1111[0]_i_2_1 ),
        .\or_ln105_1_reg_1111[0]_i_2_2 (\or_ln105_1_reg_1111[0]_i_2_2 ),
        .or_ln105_2_reg_1131(or_ln105_2_reg_1131),
        .or_ln105_2_reg_1131_pp0_iter2_reg(or_ln105_2_reg_1131_pp0_iter2_reg),
        .or_ln105_2_reg_1131_pp0_iter4_reg(or_ln105_2_reg_1131_pp0_iter4_reg),
        .or_ln105_2_reg_1131_pp0_iter6_reg(or_ln105_2_reg_1131_pp0_iter6_reg),
        .out(out),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .p_reg_reg_2(p_reg_reg_2),
        .p_reg_reg_3(p_reg_reg_3),
        .p_reg_reg_4(p_reg_reg_4),
        .p_reg_reg_5(p_reg_reg_5),
        .p_reg_reg_6(p_reg_reg_6),
        .p_reg_reg_7(p_reg_reg_7),
        .shiftReg_ce(shiftReg_ce),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .v_hcresampler_core_1_U0_stream_csc_read(v_hcresampler_core_1_U0_stream_csc_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11),
        .Q(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__41
       (.I0(v_csc_core_U0_HwReg_width_c15_write),
        .I1(HwReg_width_c15_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__42
       (.I0(v_csc_core_U0_HwReg_width_c15_write),
        .I1(HwReg_height_c19_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[1]),
        .I1(\y_fu_124_reg[9]_0 ),
        .O(v_csc_core_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_124[0]_i_1 
       (.I0(Q[0]),
        .I1(v_csc_core_U0_ap_start),
        .I2(HwReg_height_c19_full_n),
        .I3(HwReg_width_c15_full_n),
        .I4(HwReg_width_c16_empty_n),
        .I5(HwReg_height_c20_empty_n),
        .O(v_csc_core_U0_HwReg_width_c15_write));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_124[0]_i_2 
       (.I0(Q[1]),
        .I1(\y_fu_124_reg[9]_0 ),
        .O(y_fu_1240));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_124[0]_i_5 
       (.I0(\y_fu_124_reg[11]_0 [0]),
        .O(\y_fu_124[0]_i_5_n_5 ));
  FDSE \y_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[0]_i_3_n_12 ),
        .Q(\y_fu_124_reg[11]_0 [0]),
        .S(v_csc_core_U0_HwReg_width_c15_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_fu_124_reg[0]_i_3_n_5 ,\y_fu_124_reg[0]_i_3_n_6 ,\y_fu_124_reg[0]_i_3_n_7 ,\y_fu_124_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_124_reg[0]_i_3_n_9 ,\y_fu_124_reg[0]_i_3_n_10 ,\y_fu_124_reg[0]_i_3_n_11 ,\y_fu_124_reg[0]_i_3_n_12 }),
        .S({\y_fu_124_reg[11]_0 [3:1],\y_fu_124[0]_i_5_n_5 }));
  FDRE \y_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[8]_i_1_n_10 ),
        .Q(\y_fu_124_reg[11]_0 [10]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[8]_i_1_n_9 ),
        .Q(\y_fu_124_reg[11]_0 [11]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[0]_i_3_n_11 ),
        .Q(\y_fu_124_reg[11]_0 [1]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[0]_i_3_n_10 ),
        .Q(\y_fu_124_reg[11]_0 [2]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[0]_i_3_n_9 ),
        .Q(\y_fu_124_reg[11]_0 [3]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[4]_i_1_n_12 ),
        .Q(\y_fu_124_reg[11]_0 [4]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[4]_i_1 
       (.CI(\y_fu_124_reg[0]_i_3_n_5 ),
        .CO({\y_fu_124_reg[4]_i_1_n_5 ,\y_fu_124_reg[4]_i_1_n_6 ,\y_fu_124_reg[4]_i_1_n_7 ,\y_fu_124_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_124_reg[4]_i_1_n_9 ,\y_fu_124_reg[4]_i_1_n_10 ,\y_fu_124_reg[4]_i_1_n_11 ,\y_fu_124_reg[4]_i_1_n_12 }),
        .S(\y_fu_124_reg[11]_0 [7:4]));
  FDRE \y_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[4]_i_1_n_11 ),
        .Q(\y_fu_124_reg[11]_0 [5]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[4]_i_1_n_10 ),
        .Q(\y_fu_124_reg[11]_0 [6]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[4]_i_1_n_9 ),
        .Q(\y_fu_124_reg[11]_0 [7]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  FDRE \y_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[8]_i_1_n_12 ),
        .Q(\y_fu_124_reg[11]_0 [8]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[8]_i_1 
       (.CI(\y_fu_124_reg[4]_i_1_n_5 ),
        .CO({\NLW_y_fu_124_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_124_reg[8]_i_1_n_6 ,\y_fu_124_reg[8]_i_1_n_7 ,\y_fu_124_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_124_reg[8]_i_1_n_9 ,\y_fu_124_reg[8]_i_1_n_10 ,\y_fu_124_reg[8]_i_1_n_11 ,\y_fu_124_reg[8]_i_1_n_12 }),
        .S(\y_fu_124_reg[11]_0 [11:8]));
  FDRE \y_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_1240),
        .D(\y_fu_124_reg[8]_i_1_n_11 ),
        .Q(\y_fu_124_reg[11]_0 [9]),
        .R(v_csc_core_U0_HwReg_width_c15_write));
endmodule

module bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2
   (or_ln105_2_reg_1131,
    or_ln105_2_reg_1131_pp0_iter2_reg,
    or_ln105_2_reg_1131_pp0_iter4_reg,
    or_ln105_2_reg_1131_pp0_iter6_reg,
    D,
    \ap_CS_fsm_reg[2] ,
    internal_full_n_reg,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter9_reg_0,
    shiftReg_ce,
    mOutPtr110_out_0,
    ap_enable_reg_pp0_iter1_reg_0,
    in,
    SS,
    ap_clk,
    out,
    A,
    B,
    p_reg_reg,
    C,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    \or_ln105_1_reg_1111[0]_i_2 ,
    \or_ln105_1_reg_1111[0]_i_2_0 ,
    DI,
    \or_ln105_1_reg_1111[0]_i_2_1 ,
    S,
    \or_ln105_1_reg_1111[0]_i_2_2 ,
    ap_rst_n,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
    icmp_ln104_1_fu_397_p2_carry__0_0,
    Q,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    cmp20_not_reg_632,
    cmp17_not_reg_627,
    internal_full_n,
    stream_in_hresampled_full_n,
    \mOutPtr_reg[4] ,
    v_hcresampler_core_1_U0_stream_csc_read,
    stream_csc_empty_n,
    \max_val_reg_1326_reg[7]_0 ,
    \min_val_reg_1334_reg[7]_0 );
  output or_ln105_2_reg_1131;
  output or_ln105_2_reg_1131_pp0_iter2_reg;
  output or_ln105_2_reg_1131_pp0_iter4_reg;
  output or_ln105_2_reg_1131_pp0_iter6_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter9_reg_0;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input [23:0]out;
  input [15:0]A;
  input [15:0]B;
  input [15:0]p_reg_reg;
  input [9:0]C;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [9:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;
  input [15:0]p_reg_reg_5;
  input [15:0]p_reg_reg_6;
  input [9:0]p_reg_reg_7;
  input [12:0]\or_ln105_1_reg_1111[0]_i_2 ;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_0 ;
  input [1:0]DI;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_1 ;
  input [1:0]S;
  input [1:0]\or_ln105_1_reg_1111[0]_i_2_2 ;
  input ap_rst_n;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  input [11:0]icmp_ln104_1_fu_397_p2_carry__0_0;
  input [11:0]Q;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input cmp20_not_reg_632;
  input cmp17_not_reg_627;
  input internal_full_n;
  input stream_in_hresampled_full_n;
  input \mOutPtr_reg[4] ;
  input v_hcresampler_core_1_U0_stream_csc_read;
  input stream_csc_empty_n;
  input [7:0]\max_val_reg_1326_reg[7]_0 ;
  input [7:0]\min_val_reg_1334_reg[7]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [7:0]Bpix_reg_1126;
  wire [13:0]Bres_reg_1354;
  wire \Bres_reg_1354[11]_i_2_n_5 ;
  wire \Bres_reg_1354[11]_i_3_n_5 ;
  wire \Bres_reg_1354[11]_i_4_n_5 ;
  wire \Bres_reg_1354[11]_i_5_n_5 ;
  wire \Bres_reg_1354[13]_i_2_n_5 ;
  wire \Bres_reg_1354[13]_i_3_n_5 ;
  wire \Bres_reg_1354[3]_i_10_n_5 ;
  wire \Bres_reg_1354[3]_i_11_n_5 ;
  wire \Bres_reg_1354[3]_i_13_n_5 ;
  wire \Bres_reg_1354[3]_i_14_n_5 ;
  wire \Bres_reg_1354[3]_i_15_n_5 ;
  wire \Bres_reg_1354[3]_i_16_n_5 ;
  wire \Bres_reg_1354[3]_i_17_n_5 ;
  wire \Bres_reg_1354[3]_i_18_n_5 ;
  wire \Bres_reg_1354[3]_i_19_n_5 ;
  wire \Bres_reg_1354[3]_i_20_n_5 ;
  wire \Bres_reg_1354[3]_i_3_n_5 ;
  wire \Bres_reg_1354[3]_i_4_n_5 ;
  wire \Bres_reg_1354[3]_i_5_n_5 ;
  wire \Bres_reg_1354[3]_i_6_n_5 ;
  wire \Bres_reg_1354[3]_i_8_n_5 ;
  wire \Bres_reg_1354[3]_i_9_n_5 ;
  wire \Bres_reg_1354[7]_i_2_n_5 ;
  wire \Bres_reg_1354[7]_i_3_n_5 ;
  wire \Bres_reg_1354[7]_i_4_n_5 ;
  wire \Bres_reg_1354[7]_i_5_n_5 ;
  wire \Bres_reg_1354_reg[11]_i_1_n_5 ;
  wire \Bres_reg_1354_reg[11]_i_1_n_6 ;
  wire \Bres_reg_1354_reg[11]_i_1_n_7 ;
  wire \Bres_reg_1354_reg[11]_i_1_n_8 ;
  wire \Bres_reg_1354_reg[13]_i_1_n_8 ;
  wire \Bres_reg_1354_reg[3]_i_12_n_5 ;
  wire \Bres_reg_1354_reg[3]_i_12_n_6 ;
  wire \Bres_reg_1354_reg[3]_i_12_n_7 ;
  wire \Bres_reg_1354_reg[3]_i_12_n_8 ;
  wire \Bres_reg_1354_reg[3]_i_1_n_5 ;
  wire \Bres_reg_1354_reg[3]_i_1_n_6 ;
  wire \Bres_reg_1354_reg[3]_i_1_n_7 ;
  wire \Bres_reg_1354_reg[3]_i_1_n_8 ;
  wire \Bres_reg_1354_reg[3]_i_2_n_5 ;
  wire \Bres_reg_1354_reg[3]_i_2_n_6 ;
  wire \Bres_reg_1354_reg[3]_i_2_n_7 ;
  wire \Bres_reg_1354_reg[3]_i_2_n_8 ;
  wire \Bres_reg_1354_reg[3]_i_7_n_5 ;
  wire \Bres_reg_1354_reg[3]_i_7_n_6 ;
  wire \Bres_reg_1354_reg[3]_i_7_n_7 ;
  wire \Bres_reg_1354_reg[3]_i_7_n_8 ;
  wire \Bres_reg_1354_reg[7]_i_1_n_5 ;
  wire \Bres_reg_1354_reg[7]_i_1_n_6 ;
  wire \Bres_reg_1354_reg[7]_i_1_n_7 ;
  wire \Bres_reg_1354_reg[7]_i_1_n_8 ;
  wire [9:0]C;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [13:0]Gres_reg_1348;
  wire \Gres_reg_1348[11]_i_2_n_5 ;
  wire \Gres_reg_1348[11]_i_3_n_5 ;
  wire \Gres_reg_1348[11]_i_4_n_5 ;
  wire \Gres_reg_1348[11]_i_5_n_5 ;
  wire \Gres_reg_1348[13]_i_2_n_5 ;
  wire \Gres_reg_1348[13]_i_3_n_5 ;
  wire \Gres_reg_1348[3]_i_10_n_5 ;
  wire \Gres_reg_1348[3]_i_11_n_5 ;
  wire \Gres_reg_1348[3]_i_13_n_5 ;
  wire \Gres_reg_1348[3]_i_14_n_5 ;
  wire \Gres_reg_1348[3]_i_15_n_5 ;
  wire \Gres_reg_1348[3]_i_16_n_5 ;
  wire \Gres_reg_1348[3]_i_17_n_5 ;
  wire \Gres_reg_1348[3]_i_18_n_5 ;
  wire \Gres_reg_1348[3]_i_19_n_5 ;
  wire \Gres_reg_1348[3]_i_20_n_5 ;
  wire \Gres_reg_1348[3]_i_3_n_5 ;
  wire \Gres_reg_1348[3]_i_4_n_5 ;
  wire \Gres_reg_1348[3]_i_5_n_5 ;
  wire \Gres_reg_1348[3]_i_6_n_5 ;
  wire \Gres_reg_1348[3]_i_8_n_5 ;
  wire \Gres_reg_1348[3]_i_9_n_5 ;
  wire \Gres_reg_1348[7]_i_2_n_5 ;
  wire \Gres_reg_1348[7]_i_3_n_5 ;
  wire \Gres_reg_1348[7]_i_4_n_5 ;
  wire \Gres_reg_1348[7]_i_5_n_5 ;
  wire \Gres_reg_1348_reg[11]_i_1_n_5 ;
  wire \Gres_reg_1348_reg[11]_i_1_n_6 ;
  wire \Gres_reg_1348_reg[11]_i_1_n_7 ;
  wire \Gres_reg_1348_reg[11]_i_1_n_8 ;
  wire \Gres_reg_1348_reg[13]_i_1_n_8 ;
  wire \Gres_reg_1348_reg[3]_i_12_n_5 ;
  wire \Gres_reg_1348_reg[3]_i_12_n_6 ;
  wire \Gres_reg_1348_reg[3]_i_12_n_7 ;
  wire \Gres_reg_1348_reg[3]_i_12_n_8 ;
  wire \Gres_reg_1348_reg[3]_i_1_n_5 ;
  wire \Gres_reg_1348_reg[3]_i_1_n_6 ;
  wire \Gres_reg_1348_reg[3]_i_1_n_7 ;
  wire \Gres_reg_1348_reg[3]_i_1_n_8 ;
  wire \Gres_reg_1348_reg[3]_i_2_n_5 ;
  wire \Gres_reg_1348_reg[3]_i_2_n_6 ;
  wire \Gres_reg_1348_reg[3]_i_2_n_7 ;
  wire \Gres_reg_1348_reg[3]_i_2_n_8 ;
  wire \Gres_reg_1348_reg[3]_i_7_n_5 ;
  wire \Gres_reg_1348_reg[3]_i_7_n_6 ;
  wire \Gres_reg_1348_reg[3]_i_7_n_7 ;
  wire \Gres_reg_1348_reg[3]_i_7_n_8 ;
  wire \Gres_reg_1348_reg[7]_i_1_n_5 ;
  wire \Gres_reg_1348_reg[7]_i_1_n_6 ;
  wire \Gres_reg_1348_reg[7]_i_1_n_7 ;
  wire \Gres_reg_1348_reg[7]_i_1_n_8 ;
  wire [11:0]Q;
  wire [13:0]Rres_reg_1342;
  wire \Rres_reg_1342[11]_i_2_n_5 ;
  wire \Rres_reg_1342[11]_i_3_n_5 ;
  wire \Rres_reg_1342[11]_i_4_n_5 ;
  wire \Rres_reg_1342[11]_i_5_n_5 ;
  wire \Rres_reg_1342[13]_i_2_n_5 ;
  wire \Rres_reg_1342[13]_i_3_n_5 ;
  wire \Rres_reg_1342[3]_i_10_n_5 ;
  wire \Rres_reg_1342[3]_i_11_n_5 ;
  wire \Rres_reg_1342[3]_i_13_n_5 ;
  wire \Rres_reg_1342[3]_i_14_n_5 ;
  wire \Rres_reg_1342[3]_i_15_n_5 ;
  wire \Rres_reg_1342[3]_i_16_n_5 ;
  wire \Rres_reg_1342[3]_i_17_n_5 ;
  wire \Rres_reg_1342[3]_i_18_n_5 ;
  wire \Rres_reg_1342[3]_i_19_n_5 ;
  wire \Rres_reg_1342[3]_i_20_n_5 ;
  wire \Rres_reg_1342[3]_i_3_n_5 ;
  wire \Rres_reg_1342[3]_i_4_n_5 ;
  wire \Rres_reg_1342[3]_i_5_n_5 ;
  wire \Rres_reg_1342[3]_i_6_n_5 ;
  wire \Rres_reg_1342[3]_i_8_n_5 ;
  wire \Rres_reg_1342[3]_i_9_n_5 ;
  wire \Rres_reg_1342[7]_i_2_n_5 ;
  wire \Rres_reg_1342[7]_i_3_n_5 ;
  wire \Rres_reg_1342[7]_i_4_n_5 ;
  wire \Rres_reg_1342[7]_i_5_n_5 ;
  wire \Rres_reg_1342_reg[11]_i_1_n_5 ;
  wire \Rres_reg_1342_reg[11]_i_1_n_6 ;
  wire \Rres_reg_1342_reg[11]_i_1_n_7 ;
  wire \Rres_reg_1342_reg[11]_i_1_n_8 ;
  wire \Rres_reg_1342_reg[13]_i_1_n_8 ;
  wire \Rres_reg_1342_reg[3]_i_12_n_5 ;
  wire \Rres_reg_1342_reg[3]_i_12_n_6 ;
  wire \Rres_reg_1342_reg[3]_i_12_n_7 ;
  wire \Rres_reg_1342_reg[3]_i_12_n_8 ;
  wire \Rres_reg_1342_reg[3]_i_1_n_5 ;
  wire \Rres_reg_1342_reg[3]_i_1_n_6 ;
  wire \Rres_reg_1342_reg[3]_i_1_n_7 ;
  wire \Rres_reg_1342_reg[3]_i_1_n_8 ;
  wire \Rres_reg_1342_reg[3]_i_2_n_5 ;
  wire \Rres_reg_1342_reg[3]_i_2_n_6 ;
  wire \Rres_reg_1342_reg[3]_i_2_n_7 ;
  wire \Rres_reg_1342_reg[3]_i_2_n_8 ;
  wire \Rres_reg_1342_reg[3]_i_7_n_5 ;
  wire \Rres_reg_1342_reg[3]_i_7_n_6 ;
  wire \Rres_reg_1342_reg[3]_i_7_n_7 ;
  wire \Rres_reg_1342_reg[3]_i_7_n_8 ;
  wire \Rres_reg_1342_reg[7]_i_1_n_5 ;
  wire \Rres_reg_1342_reg[7]_i_1_n_6 ;
  wire \Rres_reg_1342_reg[7]_i_1_n_7 ;
  wire \Rres_reg_1342_reg[7]_i_1_n_8 ;
  wire [1:0]S;
  wire [0:0]SS;
  wire [24:0]add_ln147_1_fu_623_p2;
  wire [24:0]add_ln147_1_reg_1266;
  wire \add_ln147_1_reg_1266[11]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[11]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[11]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[11]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266[15]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[15]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[15]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[15]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266[19]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[19]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[19]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[19]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266[23]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[23]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[23]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[23]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266[23]_i_6_n_5 ;
  wire \add_ln147_1_reg_1266[3]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[3]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[3]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[3]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266[7]_i_2_n_5 ;
  wire \add_ln147_1_reg_1266[7]_i_3_n_5 ;
  wire \add_ln147_1_reg_1266[7]_i_4_n_5 ;
  wire \add_ln147_1_reg_1266[7]_i_5_n_5 ;
  wire \add_ln147_1_reg_1266_reg[11]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[11]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[11]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[11]_i_1_n_8 ;
  wire \add_ln147_1_reg_1266_reg[15]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[15]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[15]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[15]_i_1_n_8 ;
  wire \add_ln147_1_reg_1266_reg[19]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[19]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[19]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[19]_i_1_n_8 ;
  wire \add_ln147_1_reg_1266_reg[23]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[23]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[23]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[23]_i_1_n_8 ;
  wire \add_ln147_1_reg_1266_reg[3]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[3]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[3]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[3]_i_1_n_8 ;
  wire \add_ln147_1_reg_1266_reg[7]_i_1_n_5 ;
  wire \add_ln147_1_reg_1266_reg[7]_i_1_n_6 ;
  wire \add_ln147_1_reg_1266_reg[7]_i_1_n_7 ;
  wire \add_ln147_1_reg_1266_reg[7]_i_1_n_8 ;
  wire [24:0]add_ln147_2_reg_1276;
  wire \add_ln147_2_reg_1276[24]_i_1_n_5 ;
  wire [19:12]add_ln147_4_fu_764_p2;
  wire add_ln147_4_fu_764_p2_carry__0_i_1_n_5;
  wire add_ln147_4_fu_764_p2_carry__0_i_2_n_5;
  wire add_ln147_4_fu_764_p2_carry__0_i_3_n_5;
  wire add_ln147_4_fu_764_p2_carry__0_i_4_n_5;
  wire add_ln147_4_fu_764_p2_carry__0_n_5;
  wire add_ln147_4_fu_764_p2_carry__0_n_6;
  wire add_ln147_4_fu_764_p2_carry__0_n_7;
  wire add_ln147_4_fu_764_p2_carry__0_n_8;
  wire add_ln147_4_fu_764_p2_carry__1_i_1_n_5;
  wire add_ln147_4_fu_764_p2_carry__1_i_2_n_5;
  wire add_ln147_4_fu_764_p2_carry__1_i_3_n_5;
  wire add_ln147_4_fu_764_p2_carry__1_i_4_n_5;
  wire add_ln147_4_fu_764_p2_carry__1_n_5;
  wire add_ln147_4_fu_764_p2_carry__1_n_6;
  wire add_ln147_4_fu_764_p2_carry__1_n_7;
  wire add_ln147_4_fu_764_p2_carry__1_n_8;
  wire add_ln147_4_fu_764_p2_carry__2_i_1_n_5;
  wire add_ln147_4_fu_764_p2_carry__2_i_2_n_5;
  wire add_ln147_4_fu_764_p2_carry__2_i_3_n_5;
  wire add_ln147_4_fu_764_p2_carry__2_i_4_n_5;
  wire add_ln147_4_fu_764_p2_carry__2_n_5;
  wire add_ln147_4_fu_764_p2_carry__2_n_6;
  wire add_ln147_4_fu_764_p2_carry__2_n_7;
  wire add_ln147_4_fu_764_p2_carry__2_n_8;
  wire add_ln147_4_fu_764_p2_carry__3_i_1_n_5;
  wire add_ln147_4_fu_764_p2_carry__3_i_2_n_5;
  wire add_ln147_4_fu_764_p2_carry__3_i_3_n_5;
  wire add_ln147_4_fu_764_p2_carry__3_i_4_n_5;
  wire add_ln147_4_fu_764_p2_carry__3_n_6;
  wire add_ln147_4_fu_764_p2_carry__3_n_7;
  wire add_ln147_4_fu_764_p2_carry__3_n_8;
  wire add_ln147_4_fu_764_p2_carry_i_1_n_5;
  wire add_ln147_4_fu_764_p2_carry_i_2_n_5;
  wire add_ln147_4_fu_764_p2_carry_i_3_n_5;
  wire add_ln147_4_fu_764_p2_carry_i_4_n_5;
  wire add_ln147_4_fu_764_p2_carry_n_5;
  wire add_ln147_4_fu_764_p2_carry_n_6;
  wire add_ln147_4_fu_764_p2_carry_n_7;
  wire add_ln147_4_fu_764_p2_carry_n_8;
  wire \add_ln147_reg_1236[23]_i_1_n_5 ;
  wire \add_ln147_reg_1236_reg_n_5_[0] ;
  wire \add_ln147_reg_1236_reg_n_5_[10] ;
  wire \add_ln147_reg_1236_reg_n_5_[11] ;
  wire \add_ln147_reg_1236_reg_n_5_[12] ;
  wire \add_ln147_reg_1236_reg_n_5_[13] ;
  wire \add_ln147_reg_1236_reg_n_5_[14] ;
  wire \add_ln147_reg_1236_reg_n_5_[15] ;
  wire \add_ln147_reg_1236_reg_n_5_[16] ;
  wire \add_ln147_reg_1236_reg_n_5_[17] ;
  wire \add_ln147_reg_1236_reg_n_5_[18] ;
  wire \add_ln147_reg_1236_reg_n_5_[19] ;
  wire \add_ln147_reg_1236_reg_n_5_[1] ;
  wire \add_ln147_reg_1236_reg_n_5_[20] ;
  wire \add_ln147_reg_1236_reg_n_5_[21] ;
  wire \add_ln147_reg_1236_reg_n_5_[22] ;
  wire \add_ln147_reg_1236_reg_n_5_[23] ;
  wire \add_ln147_reg_1236_reg_n_5_[2] ;
  wire \add_ln147_reg_1236_reg_n_5_[3] ;
  wire \add_ln147_reg_1236_reg_n_5_[4] ;
  wire \add_ln147_reg_1236_reg_n_5_[5] ;
  wire \add_ln147_reg_1236_reg_n_5_[6] ;
  wire \add_ln147_reg_1236_reg_n_5_[7] ;
  wire \add_ln147_reg_1236_reg_n_5_[8] ;
  wire \add_ln147_reg_1236_reg_n_5_[9] ;
  wire [24:0]add_ln149_1_fu_646_p2;
  wire [24:0]add_ln149_1_reg_1286;
  wire \add_ln149_1_reg_1286[11]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[11]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[11]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[11]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286[15]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[15]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[15]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[15]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286[19]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[19]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[19]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[19]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286[23]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[23]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[23]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[23]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286[23]_i_6_n_5 ;
  wire \add_ln149_1_reg_1286[3]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[3]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[3]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[3]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286[7]_i_2_n_5 ;
  wire \add_ln149_1_reg_1286[7]_i_3_n_5 ;
  wire \add_ln149_1_reg_1286[7]_i_4_n_5 ;
  wire \add_ln149_1_reg_1286[7]_i_5_n_5 ;
  wire \add_ln149_1_reg_1286_reg[11]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[11]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[11]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[11]_i_1_n_8 ;
  wire \add_ln149_1_reg_1286_reg[15]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[15]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[15]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[15]_i_1_n_8 ;
  wire \add_ln149_1_reg_1286_reg[19]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[19]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[19]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[19]_i_1_n_8 ;
  wire \add_ln149_1_reg_1286_reg[23]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[23]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[23]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[23]_i_1_n_8 ;
  wire \add_ln149_1_reg_1286_reg[3]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[3]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[3]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[3]_i_1_n_8 ;
  wire \add_ln149_1_reg_1286_reg[7]_i_1_n_5 ;
  wire \add_ln149_1_reg_1286_reg[7]_i_1_n_6 ;
  wire \add_ln149_1_reg_1286_reg[7]_i_1_n_7 ;
  wire \add_ln149_1_reg_1286_reg[7]_i_1_n_8 ;
  wire [24:0]add_ln149_2_reg_1296;
  wire [25:12]add_ln149_3_fu_720_p2;
  wire [19:12]add_ln149_4_fu_768_p2;
  wire add_ln149_4_fu_768_p2_carry__0_i_1_n_5;
  wire add_ln149_4_fu_768_p2_carry__0_i_2_n_5;
  wire add_ln149_4_fu_768_p2_carry__0_i_3_n_5;
  wire add_ln149_4_fu_768_p2_carry__0_i_4_n_5;
  wire add_ln149_4_fu_768_p2_carry__0_n_5;
  wire add_ln149_4_fu_768_p2_carry__0_n_6;
  wire add_ln149_4_fu_768_p2_carry__0_n_7;
  wire add_ln149_4_fu_768_p2_carry__0_n_8;
  wire add_ln149_4_fu_768_p2_carry__1_i_1_n_5;
  wire add_ln149_4_fu_768_p2_carry__1_i_2_n_5;
  wire add_ln149_4_fu_768_p2_carry__1_i_3_n_5;
  wire add_ln149_4_fu_768_p2_carry__1_i_4_n_5;
  wire add_ln149_4_fu_768_p2_carry__1_n_5;
  wire add_ln149_4_fu_768_p2_carry__1_n_6;
  wire add_ln149_4_fu_768_p2_carry__1_n_7;
  wire add_ln149_4_fu_768_p2_carry__1_n_8;
  wire add_ln149_4_fu_768_p2_carry__2_i_1_n_5;
  wire add_ln149_4_fu_768_p2_carry__2_i_2_n_5;
  wire add_ln149_4_fu_768_p2_carry__2_i_3_n_5;
  wire add_ln149_4_fu_768_p2_carry__2_i_4_n_5;
  wire add_ln149_4_fu_768_p2_carry__2_n_5;
  wire add_ln149_4_fu_768_p2_carry__2_n_6;
  wire add_ln149_4_fu_768_p2_carry__2_n_7;
  wire add_ln149_4_fu_768_p2_carry__2_n_8;
  wire add_ln149_4_fu_768_p2_carry__3_i_1_n_5;
  wire add_ln149_4_fu_768_p2_carry__3_i_2_n_5;
  wire add_ln149_4_fu_768_p2_carry__3_i_3_n_5;
  wire add_ln149_4_fu_768_p2_carry__3_i_4_n_5;
  wire add_ln149_4_fu_768_p2_carry__3_n_6;
  wire add_ln149_4_fu_768_p2_carry__3_n_7;
  wire add_ln149_4_fu_768_p2_carry__3_n_8;
  wire add_ln149_4_fu_768_p2_carry_i_1_n_5;
  wire add_ln149_4_fu_768_p2_carry_i_2_n_5;
  wire add_ln149_4_fu_768_p2_carry_i_3_n_5;
  wire add_ln149_4_fu_768_p2_carry_i_4_n_5;
  wire add_ln149_4_fu_768_p2_carry_n_5;
  wire add_ln149_4_fu_768_p2_carry_n_6;
  wire add_ln149_4_fu_768_p2_carry_n_7;
  wire add_ln149_4_fu_768_p2_carry_n_8;
  wire \add_ln149_reg_1248_reg_n_5_[0] ;
  wire \add_ln149_reg_1248_reg_n_5_[10] ;
  wire \add_ln149_reg_1248_reg_n_5_[11] ;
  wire \add_ln149_reg_1248_reg_n_5_[12] ;
  wire \add_ln149_reg_1248_reg_n_5_[13] ;
  wire \add_ln149_reg_1248_reg_n_5_[14] ;
  wire \add_ln149_reg_1248_reg_n_5_[15] ;
  wire \add_ln149_reg_1248_reg_n_5_[16] ;
  wire \add_ln149_reg_1248_reg_n_5_[17] ;
  wire \add_ln149_reg_1248_reg_n_5_[18] ;
  wire \add_ln149_reg_1248_reg_n_5_[19] ;
  wire \add_ln149_reg_1248_reg_n_5_[1] ;
  wire \add_ln149_reg_1248_reg_n_5_[20] ;
  wire \add_ln149_reg_1248_reg_n_5_[21] ;
  wire \add_ln149_reg_1248_reg_n_5_[22] ;
  wire \add_ln149_reg_1248_reg_n_5_[23] ;
  wire \add_ln149_reg_1248_reg_n_5_[2] ;
  wire \add_ln149_reg_1248_reg_n_5_[3] ;
  wire \add_ln149_reg_1248_reg_n_5_[4] ;
  wire \add_ln149_reg_1248_reg_n_5_[5] ;
  wire \add_ln149_reg_1248_reg_n_5_[6] ;
  wire \add_ln149_reg_1248_reg_n_5_[7] ;
  wire \add_ln149_reg_1248_reg_n_5_[8] ;
  wire \add_ln149_reg_1248_reg_n_5_[9] ;
  wire [24:0]add_ln151_1_fu_669_p2;
  wire [24:0]add_ln151_1_reg_1306;
  wire \add_ln151_1_reg_1306[11]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[11]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[11]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[11]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306[15]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[15]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[15]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[15]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306[19]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[19]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[19]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[19]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306[23]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[23]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[23]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[23]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306[23]_i_6_n_5 ;
  wire \add_ln151_1_reg_1306[3]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[3]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[3]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[3]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306[7]_i_2_n_5 ;
  wire \add_ln151_1_reg_1306[7]_i_3_n_5 ;
  wire \add_ln151_1_reg_1306[7]_i_4_n_5 ;
  wire \add_ln151_1_reg_1306[7]_i_5_n_5 ;
  wire \add_ln151_1_reg_1306_reg[11]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[11]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[11]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[11]_i_1_n_8 ;
  wire \add_ln151_1_reg_1306_reg[15]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[15]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[15]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[15]_i_1_n_8 ;
  wire \add_ln151_1_reg_1306_reg[19]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[19]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[19]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[19]_i_1_n_8 ;
  wire \add_ln151_1_reg_1306_reg[23]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[23]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[23]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[23]_i_1_n_8 ;
  wire \add_ln151_1_reg_1306_reg[3]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[3]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[3]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[3]_i_1_n_8 ;
  wire \add_ln151_1_reg_1306_reg[7]_i_1_n_5 ;
  wire \add_ln151_1_reg_1306_reg[7]_i_1_n_6 ;
  wire \add_ln151_1_reg_1306_reg[7]_i_1_n_7 ;
  wire \add_ln151_1_reg_1306_reg[7]_i_1_n_8 ;
  wire [24:0]add_ln151_2_reg_1316;
  wire [25:12]add_ln151_3_fu_742_p2;
  wire [19:12]add_ln151_4_fu_772_p2;
  wire add_ln151_4_fu_772_p2_carry__0_i_1_n_5;
  wire add_ln151_4_fu_772_p2_carry__0_i_2_n_5;
  wire add_ln151_4_fu_772_p2_carry__0_i_3_n_5;
  wire add_ln151_4_fu_772_p2_carry__0_i_4_n_5;
  wire add_ln151_4_fu_772_p2_carry__0_n_5;
  wire add_ln151_4_fu_772_p2_carry__0_n_6;
  wire add_ln151_4_fu_772_p2_carry__0_n_7;
  wire add_ln151_4_fu_772_p2_carry__0_n_8;
  wire add_ln151_4_fu_772_p2_carry__1_i_1_n_5;
  wire add_ln151_4_fu_772_p2_carry__1_i_2_n_5;
  wire add_ln151_4_fu_772_p2_carry__1_i_3_n_5;
  wire add_ln151_4_fu_772_p2_carry__1_i_4_n_5;
  wire add_ln151_4_fu_772_p2_carry__1_n_5;
  wire add_ln151_4_fu_772_p2_carry__1_n_6;
  wire add_ln151_4_fu_772_p2_carry__1_n_7;
  wire add_ln151_4_fu_772_p2_carry__1_n_8;
  wire add_ln151_4_fu_772_p2_carry__2_i_1_n_5;
  wire add_ln151_4_fu_772_p2_carry__2_i_2_n_5;
  wire add_ln151_4_fu_772_p2_carry__2_i_3_n_5;
  wire add_ln151_4_fu_772_p2_carry__2_i_4_n_5;
  wire add_ln151_4_fu_772_p2_carry__2_n_5;
  wire add_ln151_4_fu_772_p2_carry__2_n_6;
  wire add_ln151_4_fu_772_p2_carry__2_n_7;
  wire add_ln151_4_fu_772_p2_carry__2_n_8;
  wire add_ln151_4_fu_772_p2_carry__3_i_1_n_5;
  wire add_ln151_4_fu_772_p2_carry__3_i_2_n_5;
  wire add_ln151_4_fu_772_p2_carry__3_i_3_n_5;
  wire add_ln151_4_fu_772_p2_carry__3_i_4_n_5;
  wire add_ln151_4_fu_772_p2_carry__3_n_6;
  wire add_ln151_4_fu_772_p2_carry__3_n_7;
  wire add_ln151_4_fu_772_p2_carry__3_n_8;
  wire add_ln151_4_fu_772_p2_carry_i_1_n_5;
  wire add_ln151_4_fu_772_p2_carry_i_2_n_5;
  wire add_ln151_4_fu_772_p2_carry_i_3_n_5;
  wire add_ln151_4_fu_772_p2_carry_i_4_n_5;
  wire add_ln151_4_fu_772_p2_carry_n_5;
  wire add_ln151_4_fu_772_p2_carry_n_6;
  wire add_ln151_4_fu_772_p2_carry_n_7;
  wire add_ln151_4_fu_772_p2_carry_n_8;
  wire \add_ln151_reg_1260_reg_n_5_[0] ;
  wire \add_ln151_reg_1260_reg_n_5_[10] ;
  wire \add_ln151_reg_1260_reg_n_5_[11] ;
  wire \add_ln151_reg_1260_reg_n_5_[12] ;
  wire \add_ln151_reg_1260_reg_n_5_[13] ;
  wire \add_ln151_reg_1260_reg_n_5_[14] ;
  wire \add_ln151_reg_1260_reg_n_5_[15] ;
  wire \add_ln151_reg_1260_reg_n_5_[16] ;
  wire \add_ln151_reg_1260_reg_n_5_[17] ;
  wire \add_ln151_reg_1260_reg_n_5_[18] ;
  wire \add_ln151_reg_1260_reg_n_5_[19] ;
  wire \add_ln151_reg_1260_reg_n_5_[1] ;
  wire \add_ln151_reg_1260_reg_n_5_[20] ;
  wire \add_ln151_reg_1260_reg_n_5_[21] ;
  wire \add_ln151_reg_1260_reg_n_5_[22] ;
  wire \add_ln151_reg_1260_reg_n_5_[23] ;
  wire \add_ln151_reg_1260_reg_n_5_[2] ;
  wire \add_ln151_reg_1260_reg_n_5_[3] ;
  wire \add_ln151_reg_1260_reg_n_5_[4] ;
  wire \add_ln151_reg_1260_reg_n_5_[5] ;
  wire \add_ln151_reg_1260_reg_n_5_[6] ;
  wire \add_ln151_reg_1260_reg_n_5_[7] ;
  wire \add_ln151_reg_1260_reg_n_5_[8] ;
  wire \add_ln151_reg_1260_reg_n_5_[9] ;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [0:0]ap_enable_reg_pp0_iter9_reg_0;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_rst_n;
  wire cmp17_not_reg_627;
  wire cmp20_not_reg_632;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire icmp_ln103_1_fu_379_p2;
  wire icmp_ln103_1_fu_379_p2_carry__0_n_8;
  wire icmp_ln103_1_fu_379_p2_carry_n_5;
  wire icmp_ln103_1_fu_379_p2_carry_n_6;
  wire icmp_ln103_1_fu_379_p2_carry_n_7;
  wire icmp_ln103_1_fu_379_p2_carry_n_8;
  wire icmp_ln103_fu_373_p2;
  wire icmp_ln103_fu_373_p2_carry__0_n_8;
  wire icmp_ln103_fu_373_p2_carry_n_5;
  wire icmp_ln103_fu_373_p2_carry_n_6;
  wire icmp_ln103_fu_373_p2_carry_n_7;
  wire icmp_ln103_fu_373_p2_carry_n_8;
  wire icmp_ln104_1_fu_397_p2;
  wire [11:0]icmp_ln104_1_fu_397_p2_carry__0_0;
  wire icmp_ln104_1_fu_397_p2_carry__0_n_6;
  wire icmp_ln104_1_fu_397_p2_carry__0_n_7;
  wire icmp_ln104_1_fu_397_p2_carry__0_n_8;
  wire icmp_ln104_1_fu_397_p2_carry_n_5;
  wire icmp_ln104_1_fu_397_p2_carry_n_6;
  wire icmp_ln104_1_fu_397_p2_carry_n_7;
  wire icmp_ln104_1_fu_397_p2_carry_n_8;
  wire icmp_ln104_fu_391_p2;
  wire icmp_ln104_fu_391_p2_carry__0_n_6;
  wire icmp_ln104_fu_391_p2_carry__0_n_7;
  wire icmp_ln104_fu_391_p2_carry__0_n_8;
  wire icmp_ln104_fu_391_p2_carry_n_5;
  wire icmp_ln104_fu_391_p2_carry_n_6;
  wire icmp_ln104_fu_391_p2_carry_n_7;
  wire icmp_ln104_fu_391_p2_carry_n_8;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5;
  wire icmp_ln153_1_fu_781_p2_carry__0_n_6;
  wire icmp_ln153_1_fu_781_p2_carry__0_n_7;
  wire icmp_ln153_1_fu_781_p2_carry__0_n_8;
  wire icmp_ln153_1_fu_781_p2_carry_i_1_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_2_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_3_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_4_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_5_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_6_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_7_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_i_8_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_n_5;
  wire icmp_ln153_1_fu_781_p2_carry_n_6;
  wire icmp_ln153_1_fu_781_p2_carry_n_7;
  wire icmp_ln153_1_fu_781_p2_carry_n_8;
  wire icmp_ln153_fu_776_p2_carry__0_i_1_n_5;
  wire icmp_ln153_fu_776_p2_carry__0_i_2_n_5;
  wire icmp_ln153_fu_776_p2_carry__0_i_3_n_5;
  wire icmp_ln153_fu_776_p2_carry__0_n_6;
  wire icmp_ln153_fu_776_p2_carry__0_n_7;
  wire icmp_ln153_fu_776_p2_carry__0_n_8;
  wire icmp_ln153_fu_776_p2_carry_i_1_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_2_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_3_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_4_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_5_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_6_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_7_n_5;
  wire icmp_ln153_fu_776_p2_carry_i_8_n_5;
  wire icmp_ln153_fu_776_p2_carry_n_5;
  wire icmp_ln153_fu_776_p2_carry_n_6;
  wire icmp_ln153_fu_776_p2_carry_n_7;
  wire icmp_ln153_fu_776_p2_carry_n_8;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5;
  wire icmp_ln154_1_fu_815_p2_carry__0_n_6;
  wire icmp_ln154_1_fu_815_p2_carry__0_n_7;
  wire icmp_ln154_1_fu_815_p2_carry__0_n_8;
  wire icmp_ln154_1_fu_815_p2_carry_i_1_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_2_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_3_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_4_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_5_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_6_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_7_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_i_8_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_n_5;
  wire icmp_ln154_1_fu_815_p2_carry_n_6;
  wire icmp_ln154_1_fu_815_p2_carry_n_7;
  wire icmp_ln154_1_fu_815_p2_carry_n_8;
  wire icmp_ln154_fu_810_p2_carry__0_i_1_n_5;
  wire icmp_ln154_fu_810_p2_carry__0_i_2_n_5;
  wire icmp_ln154_fu_810_p2_carry__0_i_3_n_5;
  wire icmp_ln154_fu_810_p2_carry__0_n_6;
  wire icmp_ln154_fu_810_p2_carry__0_n_7;
  wire icmp_ln154_fu_810_p2_carry__0_n_8;
  wire icmp_ln154_fu_810_p2_carry_i_1_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_2_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_3_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_4_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_5_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_6_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_7_n_5;
  wire icmp_ln154_fu_810_p2_carry_i_8_n_5;
  wire icmp_ln154_fu_810_p2_carry_n_5;
  wire icmp_ln154_fu_810_p2_carry_n_6;
  wire icmp_ln154_fu_810_p2_carry_n_7;
  wire icmp_ln154_fu_810_p2_carry_n_8;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5;
  wire icmp_ln155_1_fu_835_p2_carry__0_n_6;
  wire icmp_ln155_1_fu_835_p2_carry__0_n_7;
  wire icmp_ln155_1_fu_835_p2_carry__0_n_8;
  wire icmp_ln155_1_fu_835_p2_carry_i_1_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_2_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_3_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_4_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_5_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_6_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_7_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_i_8_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_n_5;
  wire icmp_ln155_1_fu_835_p2_carry_n_6;
  wire icmp_ln155_1_fu_835_p2_carry_n_7;
  wire icmp_ln155_1_fu_835_p2_carry_n_8;
  wire icmp_ln155_fu_830_p2_carry__0_i_1_n_5;
  wire icmp_ln155_fu_830_p2_carry__0_i_2_n_5;
  wire icmp_ln155_fu_830_p2_carry__0_i_3_n_5;
  wire icmp_ln155_fu_830_p2_carry__0_n_6;
  wire icmp_ln155_fu_830_p2_carry__0_n_7;
  wire icmp_ln155_fu_830_p2_carry__0_n_8;
  wire icmp_ln155_fu_830_p2_carry_i_1_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_2_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_3_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_4_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_5_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_6_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_7_n_5;
  wire icmp_ln155_fu_830_p2_carry_i_8_n_5;
  wire icmp_ln155_fu_830_p2_carry_n_5;
  wire icmp_ln155_fu_830_p2_carry_n_6;
  wire icmp_ln155_fu_830_p2_carry_n_7;
  wire icmp_ln155_fu_830_p2_carry_n_8;
  wire icmp_ln91_fu_367_p2;
  wire icmp_ln91_fu_367_p2_carry_n_6;
  wire icmp_ln91_fu_367_p2_carry_n_7;
  wire icmp_ln91_fu_367_p2_carry_n_8;
  wire [23:0]in;
  wire internal_empty_n_reg;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[4] ;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U132_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U133_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U134_n_9;
  wire [7:0]max_val_reg_1326;
  wire [7:0]\max_val_reg_1326_reg[7]_0 ;
  wire [7:0]min_val_reg_1334;
  wire [7:0]\min_val_reg_1334_reg[7]_0 ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[0] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[10] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[11] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[12] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[13] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[14] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[15] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[16] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[17] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[18] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[19] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[1] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[20] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[21] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[22] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[23] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[2] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[3] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[4] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[5] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[6] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[7] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[8] ;
  wire \mul_ln147_1_reg_1230_reg_n_5_[9] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[0] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[10] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[11] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[12] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[13] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[14] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[15] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[16] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[17] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[18] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[19] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[1] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[20] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[21] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[22] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[23] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[2] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[3] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[4] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[5] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[6] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[7] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[8] ;
  wire \mul_ln149_1_reg_1242_reg_n_5_[9] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[0] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[10] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[11] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[12] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[13] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[14] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[15] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[16] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[17] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[18] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[19] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[1] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[20] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[21] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[22] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[23] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[2] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[3] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[4] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[5] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[6] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[7] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[8] ;
  wire \mul_ln151_1_reg_1254_reg_n_5_[9] ;
  wire mul_mul_16s_8ns_24_4_1_U127_n_10;
  wire mul_mul_16s_8ns_24_4_1_U127_n_11;
  wire mul_mul_16s_8ns_24_4_1_U127_n_12;
  wire mul_mul_16s_8ns_24_4_1_U127_n_13;
  wire mul_mul_16s_8ns_24_4_1_U127_n_14;
  wire mul_mul_16s_8ns_24_4_1_U127_n_15;
  wire mul_mul_16s_8ns_24_4_1_U127_n_16;
  wire mul_mul_16s_8ns_24_4_1_U127_n_17;
  wire mul_mul_16s_8ns_24_4_1_U127_n_18;
  wire mul_mul_16s_8ns_24_4_1_U127_n_19;
  wire mul_mul_16s_8ns_24_4_1_U127_n_20;
  wire mul_mul_16s_8ns_24_4_1_U127_n_21;
  wire mul_mul_16s_8ns_24_4_1_U127_n_22;
  wire mul_mul_16s_8ns_24_4_1_U127_n_23;
  wire mul_mul_16s_8ns_24_4_1_U127_n_24;
  wire mul_mul_16s_8ns_24_4_1_U127_n_25;
  wire mul_mul_16s_8ns_24_4_1_U127_n_26;
  wire mul_mul_16s_8ns_24_4_1_U127_n_27;
  wire mul_mul_16s_8ns_24_4_1_U127_n_28;
  wire mul_mul_16s_8ns_24_4_1_U127_n_5;
  wire mul_mul_16s_8ns_24_4_1_U127_n_6;
  wire mul_mul_16s_8ns_24_4_1_U127_n_7;
  wire mul_mul_16s_8ns_24_4_1_U127_n_8;
  wire mul_mul_16s_8ns_24_4_1_U127_n_9;
  wire mul_mul_16s_8ns_24_4_1_U129_n_10;
  wire mul_mul_16s_8ns_24_4_1_U129_n_11;
  wire mul_mul_16s_8ns_24_4_1_U129_n_12;
  wire mul_mul_16s_8ns_24_4_1_U129_n_13;
  wire mul_mul_16s_8ns_24_4_1_U129_n_14;
  wire mul_mul_16s_8ns_24_4_1_U129_n_15;
  wire mul_mul_16s_8ns_24_4_1_U129_n_16;
  wire mul_mul_16s_8ns_24_4_1_U129_n_17;
  wire mul_mul_16s_8ns_24_4_1_U129_n_18;
  wire mul_mul_16s_8ns_24_4_1_U129_n_19;
  wire mul_mul_16s_8ns_24_4_1_U129_n_20;
  wire mul_mul_16s_8ns_24_4_1_U129_n_21;
  wire mul_mul_16s_8ns_24_4_1_U129_n_22;
  wire mul_mul_16s_8ns_24_4_1_U129_n_23;
  wire mul_mul_16s_8ns_24_4_1_U129_n_24;
  wire mul_mul_16s_8ns_24_4_1_U129_n_25;
  wire mul_mul_16s_8ns_24_4_1_U129_n_26;
  wire mul_mul_16s_8ns_24_4_1_U129_n_27;
  wire mul_mul_16s_8ns_24_4_1_U129_n_28;
  wire mul_mul_16s_8ns_24_4_1_U129_n_5;
  wire mul_mul_16s_8ns_24_4_1_U129_n_6;
  wire mul_mul_16s_8ns_24_4_1_U129_n_7;
  wire mul_mul_16s_8ns_24_4_1_U129_n_8;
  wire mul_mul_16s_8ns_24_4_1_U129_n_9;
  wire mul_mul_16s_8ns_24_4_1_U131_n_10;
  wire mul_mul_16s_8ns_24_4_1_U131_n_11;
  wire mul_mul_16s_8ns_24_4_1_U131_n_12;
  wire mul_mul_16s_8ns_24_4_1_U131_n_13;
  wire mul_mul_16s_8ns_24_4_1_U131_n_14;
  wire mul_mul_16s_8ns_24_4_1_U131_n_15;
  wire mul_mul_16s_8ns_24_4_1_U131_n_16;
  wire mul_mul_16s_8ns_24_4_1_U131_n_17;
  wire mul_mul_16s_8ns_24_4_1_U131_n_18;
  wire mul_mul_16s_8ns_24_4_1_U131_n_19;
  wire mul_mul_16s_8ns_24_4_1_U131_n_20;
  wire mul_mul_16s_8ns_24_4_1_U131_n_21;
  wire mul_mul_16s_8ns_24_4_1_U131_n_22;
  wire mul_mul_16s_8ns_24_4_1_U131_n_23;
  wire mul_mul_16s_8ns_24_4_1_U131_n_24;
  wire mul_mul_16s_8ns_24_4_1_U131_n_25;
  wire mul_mul_16s_8ns_24_4_1_U131_n_26;
  wire mul_mul_16s_8ns_24_4_1_U131_n_27;
  wire mul_mul_16s_8ns_24_4_1_U131_n_28;
  wire mul_mul_16s_8ns_24_4_1_U131_n_5;
  wire mul_mul_16s_8ns_24_4_1_U131_n_6;
  wire mul_mul_16s_8ns_24_4_1_U131_n_7;
  wire mul_mul_16s_8ns_24_4_1_U131_n_8;
  wire mul_mul_16s_8ns_24_4_1_U131_n_9;
  wire or_ln105_1_reg_1111;
  wire [12:0]\or_ln105_1_reg_1111[0]_i_2 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_0 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_1 ;
  wire [1:0]\or_ln105_1_reg_1111[0]_i_2_2 ;
  wire or_ln105_2_fu_468_p2;
  wire or_ln105_2_reg_1131;
  wire or_ln105_2_reg_1131_pp0_iter2_reg;
  wire or_ln105_2_reg_1131_pp0_iter3_reg;
  wire or_ln105_2_reg_1131_pp0_iter4_reg;
  wire or_ln105_2_reg_1131_pp0_iter5_reg;
  wire or_ln105_2_reg_1131_pp0_iter6_reg;
  wire [23:0]out;
  wire [13:0]p_1_in;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [9:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire [15:0]p_reg_reg_5;
  wire [15:0]p_reg_reg_6;
  wire [9:0]p_reg_reg_7;
  wire [7:0]select_ln153_1_fu_803_p3;
  wire [7:0]select_ln154_1_fu_871_p3;
  wire [7:0]select_ln155_1_fu_857_p3;
  wire shiftReg_ce;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire [19:0]trunc_ln147_1_reg_1281;
  wire [19:0]trunc_ln147_1_reg_1281_pp0_iter7_reg;
  wire [19:0]trunc_ln147_fu_629_p1;
  wire [19:0]trunc_ln147_reg_1271;
  wire \trunc_ln147_reg_1271[11]_i_2_n_5 ;
  wire \trunc_ln147_reg_1271[11]_i_3_n_5 ;
  wire \trunc_ln147_reg_1271[11]_i_4_n_5 ;
  wire \trunc_ln147_reg_1271[11]_i_5_n_5 ;
  wire \trunc_ln147_reg_1271[15]_i_2_n_5 ;
  wire \trunc_ln147_reg_1271[15]_i_3_n_5 ;
  wire \trunc_ln147_reg_1271[15]_i_4_n_5 ;
  wire \trunc_ln147_reg_1271[15]_i_5_n_5 ;
  wire \trunc_ln147_reg_1271[19]_i_2_n_5 ;
  wire \trunc_ln147_reg_1271[19]_i_3_n_5 ;
  wire \trunc_ln147_reg_1271[19]_i_4_n_5 ;
  wire \trunc_ln147_reg_1271[19]_i_5_n_5 ;
  wire \trunc_ln147_reg_1271[3]_i_2_n_5 ;
  wire \trunc_ln147_reg_1271[3]_i_3_n_5 ;
  wire \trunc_ln147_reg_1271[3]_i_4_n_5 ;
  wire \trunc_ln147_reg_1271[3]_i_5_n_5 ;
  wire \trunc_ln147_reg_1271[7]_i_2_n_5 ;
  wire \trunc_ln147_reg_1271[7]_i_3_n_5 ;
  wire \trunc_ln147_reg_1271[7]_i_4_n_5 ;
  wire \trunc_ln147_reg_1271[7]_i_5_n_5 ;
  wire [19:0]trunc_ln147_reg_1271_pp0_iter7_reg;
  wire \trunc_ln147_reg_1271_reg[11]_i_1_n_5 ;
  wire \trunc_ln147_reg_1271_reg[11]_i_1_n_6 ;
  wire \trunc_ln147_reg_1271_reg[11]_i_1_n_7 ;
  wire \trunc_ln147_reg_1271_reg[11]_i_1_n_8 ;
  wire \trunc_ln147_reg_1271_reg[15]_i_1_n_5 ;
  wire \trunc_ln147_reg_1271_reg[15]_i_1_n_6 ;
  wire \trunc_ln147_reg_1271_reg[15]_i_1_n_7 ;
  wire \trunc_ln147_reg_1271_reg[15]_i_1_n_8 ;
  wire \trunc_ln147_reg_1271_reg[19]_i_1_n_6 ;
  wire \trunc_ln147_reg_1271_reg[19]_i_1_n_7 ;
  wire \trunc_ln147_reg_1271_reg[19]_i_1_n_8 ;
  wire \trunc_ln147_reg_1271_reg[3]_i_1_n_5 ;
  wire \trunc_ln147_reg_1271_reg[3]_i_1_n_6 ;
  wire \trunc_ln147_reg_1271_reg[3]_i_1_n_7 ;
  wire \trunc_ln147_reg_1271_reg[3]_i_1_n_8 ;
  wire \trunc_ln147_reg_1271_reg[7]_i_1_n_5 ;
  wire \trunc_ln147_reg_1271_reg[7]_i_1_n_6 ;
  wire \trunc_ln147_reg_1271_reg[7]_i_1_n_7 ;
  wire \trunc_ln147_reg_1271_reg[7]_i_1_n_8 ;
  wire [19:0]trunc_ln149_1_reg_1301;
  wire [19:0]trunc_ln149_1_reg_1301_pp0_iter7_reg;
  wire [19:0]trunc_ln149_fu_652_p1;
  wire [19:0]trunc_ln149_reg_1291;
  wire \trunc_ln149_reg_1291[11]_i_2_n_5 ;
  wire \trunc_ln149_reg_1291[11]_i_3_n_5 ;
  wire \trunc_ln149_reg_1291[11]_i_4_n_5 ;
  wire \trunc_ln149_reg_1291[11]_i_5_n_5 ;
  wire \trunc_ln149_reg_1291[15]_i_2_n_5 ;
  wire \trunc_ln149_reg_1291[15]_i_3_n_5 ;
  wire \trunc_ln149_reg_1291[15]_i_4_n_5 ;
  wire \trunc_ln149_reg_1291[15]_i_5_n_5 ;
  wire \trunc_ln149_reg_1291[19]_i_2_n_5 ;
  wire \trunc_ln149_reg_1291[19]_i_3_n_5 ;
  wire \trunc_ln149_reg_1291[19]_i_4_n_5 ;
  wire \trunc_ln149_reg_1291[19]_i_5_n_5 ;
  wire \trunc_ln149_reg_1291[3]_i_2_n_5 ;
  wire \trunc_ln149_reg_1291[3]_i_3_n_5 ;
  wire \trunc_ln149_reg_1291[3]_i_4_n_5 ;
  wire \trunc_ln149_reg_1291[3]_i_5_n_5 ;
  wire \trunc_ln149_reg_1291[7]_i_2_n_5 ;
  wire \trunc_ln149_reg_1291[7]_i_3_n_5 ;
  wire \trunc_ln149_reg_1291[7]_i_4_n_5 ;
  wire \trunc_ln149_reg_1291[7]_i_5_n_5 ;
  wire [19:0]trunc_ln149_reg_1291_pp0_iter7_reg;
  wire \trunc_ln149_reg_1291_reg[11]_i_1_n_5 ;
  wire \trunc_ln149_reg_1291_reg[11]_i_1_n_6 ;
  wire \trunc_ln149_reg_1291_reg[11]_i_1_n_7 ;
  wire \trunc_ln149_reg_1291_reg[11]_i_1_n_8 ;
  wire \trunc_ln149_reg_1291_reg[15]_i_1_n_5 ;
  wire \trunc_ln149_reg_1291_reg[15]_i_1_n_6 ;
  wire \trunc_ln149_reg_1291_reg[15]_i_1_n_7 ;
  wire \trunc_ln149_reg_1291_reg[15]_i_1_n_8 ;
  wire \trunc_ln149_reg_1291_reg[19]_i_1_n_6 ;
  wire \trunc_ln149_reg_1291_reg[19]_i_1_n_7 ;
  wire \trunc_ln149_reg_1291_reg[19]_i_1_n_8 ;
  wire \trunc_ln149_reg_1291_reg[3]_i_1_n_5 ;
  wire \trunc_ln149_reg_1291_reg[3]_i_1_n_6 ;
  wire \trunc_ln149_reg_1291_reg[3]_i_1_n_7 ;
  wire \trunc_ln149_reg_1291_reg[3]_i_1_n_8 ;
  wire \trunc_ln149_reg_1291_reg[7]_i_1_n_5 ;
  wire \trunc_ln149_reg_1291_reg[7]_i_1_n_6 ;
  wire \trunc_ln149_reg_1291_reg[7]_i_1_n_7 ;
  wire \trunc_ln149_reg_1291_reg[7]_i_1_n_8 ;
  wire [19:0]trunc_ln151_1_reg_1321;
  wire [19:0]trunc_ln151_1_reg_1321_pp0_iter7_reg;
  wire [19:0]trunc_ln151_fu_675_p1;
  wire [19:0]trunc_ln151_reg_1311;
  wire \trunc_ln151_reg_1311[11]_i_2_n_5 ;
  wire \trunc_ln151_reg_1311[11]_i_3_n_5 ;
  wire \trunc_ln151_reg_1311[11]_i_4_n_5 ;
  wire \trunc_ln151_reg_1311[11]_i_5_n_5 ;
  wire \trunc_ln151_reg_1311[15]_i_2_n_5 ;
  wire \trunc_ln151_reg_1311[15]_i_3_n_5 ;
  wire \trunc_ln151_reg_1311[15]_i_4_n_5 ;
  wire \trunc_ln151_reg_1311[15]_i_5_n_5 ;
  wire \trunc_ln151_reg_1311[19]_i_2_n_5 ;
  wire \trunc_ln151_reg_1311[19]_i_3_n_5 ;
  wire \trunc_ln151_reg_1311[19]_i_4_n_5 ;
  wire \trunc_ln151_reg_1311[19]_i_5_n_5 ;
  wire \trunc_ln151_reg_1311[3]_i_2_n_5 ;
  wire \trunc_ln151_reg_1311[3]_i_3_n_5 ;
  wire \trunc_ln151_reg_1311[3]_i_4_n_5 ;
  wire \trunc_ln151_reg_1311[3]_i_5_n_5 ;
  wire \trunc_ln151_reg_1311[7]_i_2_n_5 ;
  wire \trunc_ln151_reg_1311[7]_i_3_n_5 ;
  wire \trunc_ln151_reg_1311[7]_i_4_n_5 ;
  wire \trunc_ln151_reg_1311[7]_i_5_n_5 ;
  wire [19:0]trunc_ln151_reg_1311_pp0_iter7_reg;
  wire \trunc_ln151_reg_1311_reg[11]_i_1_n_5 ;
  wire \trunc_ln151_reg_1311_reg[11]_i_1_n_6 ;
  wire \trunc_ln151_reg_1311_reg[11]_i_1_n_7 ;
  wire \trunc_ln151_reg_1311_reg[11]_i_1_n_8 ;
  wire \trunc_ln151_reg_1311_reg[15]_i_1_n_5 ;
  wire \trunc_ln151_reg_1311_reg[15]_i_1_n_6 ;
  wire \trunc_ln151_reg_1311_reg[15]_i_1_n_7 ;
  wire \trunc_ln151_reg_1311_reg[15]_i_1_n_8 ;
  wire \trunc_ln151_reg_1311_reg[19]_i_1_n_6 ;
  wire \trunc_ln151_reg_1311_reg[19]_i_1_n_7 ;
  wire \trunc_ln151_reg_1311_reg[19]_i_1_n_8 ;
  wire \trunc_ln151_reg_1311_reg[3]_i_1_n_5 ;
  wire \trunc_ln151_reg_1311_reg[3]_i_1_n_6 ;
  wire \trunc_ln151_reg_1311_reg[3]_i_1_n_7 ;
  wire \trunc_ln151_reg_1311_reg[3]_i_1_n_8 ;
  wire \trunc_ln151_reg_1311_reg[7]_i_1_n_5 ;
  wire \trunc_ln151_reg_1311_reg[7]_i_1_n_6 ;
  wire \trunc_ln151_reg_1311_reg[7]_i_1_n_7 ;
  wire \trunc_ln151_reg_1311_reg[7]_i_1_n_8 ;
  wire v_hcresampler_core_1_U0_stream_csc_read;
  wire [11:0]x_fu_140_reg;
  wire [3:1]\NLW_Bres_reg_1354_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Bres_reg_1354_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Bres_reg_1354_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Bres_reg_1354_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Bres_reg_1354_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_Gres_reg_1348_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Gres_reg_1348_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Gres_reg_1348_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Gres_reg_1348_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Gres_reg_1348_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_Rres_reg_1342_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Rres_reg_1342_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Rres_reg_1342_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Rres_reg_1342_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Rres_reg_1342_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln147_1_reg_1266_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln147_1_reg_1266_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln147_1_reg_1266_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_add_ln147_4_fu_764_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln147_4_fu_764_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln147_4_fu_764_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln147_4_fu_764_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]\NLW_add_ln149_1_reg_1286_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln149_1_reg_1286_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln149_1_reg_1286_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_add_ln149_4_fu_768_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln149_4_fu_768_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln149_4_fu_768_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln149_4_fu_768_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]\NLW_add_ln151_1_reg_1306_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln151_1_reg_1306_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln151_1_reg_1306_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_add_ln151_4_fu_772_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln151_4_fu_772_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln151_4_fu_772_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln151_4_fu_772_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln103_1_fu_379_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln103_1_fu_379_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln103_1_fu_379_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln103_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln103_fu_373_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln103_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_1_fu_397_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_391_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln153_1_fu_781_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln153_1_fu_781_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln153_1_fu_781_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln153_fu_776_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln153_fu_776_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln153_fu_776_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln154_1_fu_815_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln154_1_fu_815_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln154_1_fu_815_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln154_fu_810_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln154_fu_810_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln154_fu_810_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_1_fu_835_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln155_1_fu_835_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_1_fu_835_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_fu_830_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln155_fu_830_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln155_fu_830_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln91_fu_367_p2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln147_reg_1271_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln149_reg_1291_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln151_reg_1311_reg[19]_i_1_CO_UNCONNECTED ;

  FDRE \Bpix_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[16]),
        .Q(Bpix_reg_1126[0]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[17]),
        .Q(Bpix_reg_1126[1]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[18]),
        .Q(Bpix_reg_1126[2]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[19]),
        .Q(Bpix_reg_1126[3]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[20]),
        .Q(Bpix_reg_1126[4]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[21]),
        .Q(Bpix_reg_1126[5]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[22]),
        .Q(Bpix_reg_1126[6]),
        .R(1'b0));
  FDRE \Bpix_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[23]),
        .Q(Bpix_reg_1126[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[11]_i_2 
       (.I0(add_ln151_2_reg_1316[23]),
        .I1(add_ln151_1_reg_1306[23]),
        .O(\Bres_reg_1354[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[11]_i_3 
       (.I0(add_ln151_2_reg_1316[22]),
        .I1(add_ln151_1_reg_1306[22]),
        .O(\Bres_reg_1354[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[11]_i_4 
       (.I0(add_ln151_2_reg_1316[21]),
        .I1(add_ln151_1_reg_1306[21]),
        .O(\Bres_reg_1354[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[11]_i_5 
       (.I0(add_ln151_2_reg_1316[20]),
        .I1(add_ln151_1_reg_1306[20]),
        .O(\Bres_reg_1354[11]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Bres_reg_1354[13]_i_2 
       (.I0(add_ln151_2_reg_1316[24]),
        .O(\Bres_reg_1354[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[13]_i_3 
       (.I0(add_ln151_2_reg_1316[24]),
        .I1(add_ln151_1_reg_1306[24]),
        .O(\Bres_reg_1354[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_10 
       (.I0(add_ln151_2_reg_1316[9]),
        .I1(add_ln151_1_reg_1306[9]),
        .O(\Bres_reg_1354[3]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_11 
       (.I0(add_ln151_2_reg_1316[8]),
        .I1(add_ln151_1_reg_1306[8]),
        .O(\Bres_reg_1354[3]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_13 
       (.I0(add_ln151_2_reg_1316[7]),
        .I1(add_ln151_1_reg_1306[7]),
        .O(\Bres_reg_1354[3]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_14 
       (.I0(add_ln151_2_reg_1316[6]),
        .I1(add_ln151_1_reg_1306[6]),
        .O(\Bres_reg_1354[3]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_15 
       (.I0(add_ln151_2_reg_1316[5]),
        .I1(add_ln151_1_reg_1306[5]),
        .O(\Bres_reg_1354[3]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_16 
       (.I0(add_ln151_2_reg_1316[4]),
        .I1(add_ln151_1_reg_1306[4]),
        .O(\Bres_reg_1354[3]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_17 
       (.I0(add_ln151_2_reg_1316[3]),
        .I1(add_ln151_1_reg_1306[3]),
        .O(\Bres_reg_1354[3]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_18 
       (.I0(add_ln151_2_reg_1316[2]),
        .I1(add_ln151_1_reg_1306[2]),
        .O(\Bres_reg_1354[3]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_19 
       (.I0(add_ln151_2_reg_1316[1]),
        .I1(add_ln151_1_reg_1306[1]),
        .O(\Bres_reg_1354[3]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_20 
       (.I0(add_ln151_2_reg_1316[0]),
        .I1(add_ln151_1_reg_1306[0]),
        .O(\Bres_reg_1354[3]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_3 
       (.I0(add_ln151_2_reg_1316[15]),
        .I1(add_ln151_1_reg_1306[15]),
        .O(\Bres_reg_1354[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_4 
       (.I0(add_ln151_2_reg_1316[14]),
        .I1(add_ln151_1_reg_1306[14]),
        .O(\Bres_reg_1354[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_5 
       (.I0(add_ln151_2_reg_1316[13]),
        .I1(add_ln151_1_reg_1306[13]),
        .O(\Bres_reg_1354[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_6 
       (.I0(add_ln151_2_reg_1316[12]),
        .I1(add_ln151_1_reg_1306[12]),
        .O(\Bres_reg_1354[3]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_8 
       (.I0(add_ln151_2_reg_1316[11]),
        .I1(add_ln151_1_reg_1306[11]),
        .O(\Bres_reg_1354[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[3]_i_9 
       (.I0(add_ln151_2_reg_1316[10]),
        .I1(add_ln151_1_reg_1306[10]),
        .O(\Bres_reg_1354[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[7]_i_2 
       (.I0(add_ln151_2_reg_1316[19]),
        .I1(add_ln151_1_reg_1306[19]),
        .O(\Bres_reg_1354[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[7]_i_3 
       (.I0(add_ln151_2_reg_1316[18]),
        .I1(add_ln151_1_reg_1306[18]),
        .O(\Bres_reg_1354[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[7]_i_4 
       (.I0(add_ln151_2_reg_1316[17]),
        .I1(add_ln151_1_reg_1306[17]),
        .O(\Bres_reg_1354[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Bres_reg_1354[7]_i_5 
       (.I0(add_ln151_2_reg_1316[16]),
        .I1(add_ln151_1_reg_1306[16]),
        .O(\Bres_reg_1354[7]_i_5_n_5 ));
  FDRE \Bres_reg_1354_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[12]),
        .Q(Bres_reg_1354[0]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[22]),
        .Q(Bres_reg_1354[10]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[23]),
        .Q(Bres_reg_1354[11]),
        .R(1'b0));
  CARRY4 \Bres_reg_1354_reg[11]_i_1 
       (.CI(\Bres_reg_1354_reg[7]_i_1_n_5 ),
        .CO({\Bres_reg_1354_reg[11]_i_1_n_5 ,\Bres_reg_1354_reg[11]_i_1_n_6 ,\Bres_reg_1354_reg[11]_i_1_n_7 ,\Bres_reg_1354_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[23:20]),
        .O(add_ln151_3_fu_742_p2[23:20]),
        .S({\Bres_reg_1354[11]_i_2_n_5 ,\Bres_reg_1354[11]_i_3_n_5 ,\Bres_reg_1354[11]_i_4_n_5 ,\Bres_reg_1354[11]_i_5_n_5 }));
  FDRE \Bres_reg_1354_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[24]),
        .Q(Bres_reg_1354[12]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[25]),
        .Q(Bres_reg_1354[13]),
        .R(1'b0));
  CARRY4 \Bres_reg_1354_reg[13]_i_1 
       (.CI(\Bres_reg_1354_reg[11]_i_1_n_5 ),
        .CO({\NLW_Bres_reg_1354_reg[13]_i_1_CO_UNCONNECTED [3:1],\Bres_reg_1354_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Bres_reg_1354[13]_i_2_n_5 }),
        .O({\NLW_Bres_reg_1354_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln151_3_fu_742_p2[25:24]}),
        .S({1'b0,1'b0,1'b1,\Bres_reg_1354[13]_i_3_n_5 }));
  FDRE \Bres_reg_1354_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[13]),
        .Q(Bres_reg_1354[1]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[14]),
        .Q(Bres_reg_1354[2]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[15]),
        .Q(Bres_reg_1354[3]),
        .R(1'b0));
  CARRY4 \Bres_reg_1354_reg[3]_i_1 
       (.CI(\Bres_reg_1354_reg[3]_i_2_n_5 ),
        .CO({\Bres_reg_1354_reg[3]_i_1_n_5 ,\Bres_reg_1354_reg[3]_i_1_n_6 ,\Bres_reg_1354_reg[3]_i_1_n_7 ,\Bres_reg_1354_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[15:12]),
        .O(add_ln151_3_fu_742_p2[15:12]),
        .S({\Bres_reg_1354[3]_i_3_n_5 ,\Bres_reg_1354[3]_i_4_n_5 ,\Bres_reg_1354[3]_i_5_n_5 ,\Bres_reg_1354[3]_i_6_n_5 }));
  CARRY4 \Bres_reg_1354_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\Bres_reg_1354_reg[3]_i_12_n_5 ,\Bres_reg_1354_reg[3]_i_12_n_6 ,\Bres_reg_1354_reg[3]_i_12_n_7 ,\Bres_reg_1354_reg[3]_i_12_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[3:0]),
        .O(\NLW_Bres_reg_1354_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\Bres_reg_1354[3]_i_17_n_5 ,\Bres_reg_1354[3]_i_18_n_5 ,\Bres_reg_1354[3]_i_19_n_5 ,\Bres_reg_1354[3]_i_20_n_5 }));
  CARRY4 \Bres_reg_1354_reg[3]_i_2 
       (.CI(\Bres_reg_1354_reg[3]_i_7_n_5 ),
        .CO({\Bres_reg_1354_reg[3]_i_2_n_5 ,\Bres_reg_1354_reg[3]_i_2_n_6 ,\Bres_reg_1354_reg[3]_i_2_n_7 ,\Bres_reg_1354_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[11:8]),
        .O(\NLW_Bres_reg_1354_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\Bres_reg_1354[3]_i_8_n_5 ,\Bres_reg_1354[3]_i_9_n_5 ,\Bres_reg_1354[3]_i_10_n_5 ,\Bres_reg_1354[3]_i_11_n_5 }));
  CARRY4 \Bres_reg_1354_reg[3]_i_7 
       (.CI(\Bres_reg_1354_reg[3]_i_12_n_5 ),
        .CO({\Bres_reg_1354_reg[3]_i_7_n_5 ,\Bres_reg_1354_reg[3]_i_7_n_6 ,\Bres_reg_1354_reg[3]_i_7_n_7 ,\Bres_reg_1354_reg[3]_i_7_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[7:4]),
        .O(\NLW_Bres_reg_1354_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\Bres_reg_1354[3]_i_13_n_5 ,\Bres_reg_1354[3]_i_14_n_5 ,\Bres_reg_1354[3]_i_15_n_5 ,\Bres_reg_1354[3]_i_16_n_5 }));
  FDRE \Bres_reg_1354_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[16]),
        .Q(Bres_reg_1354[4]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[17]),
        .Q(Bres_reg_1354[5]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[18]),
        .Q(Bres_reg_1354[6]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[19]),
        .Q(Bres_reg_1354[7]),
        .R(1'b0));
  CARRY4 \Bres_reg_1354_reg[7]_i_1 
       (.CI(\Bres_reg_1354_reg[3]_i_1_n_5 ),
        .CO({\Bres_reg_1354_reg[7]_i_1_n_5 ,\Bres_reg_1354_reg[7]_i_1_n_6 ,\Bres_reg_1354_reg[7]_i_1_n_7 ,\Bres_reg_1354_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln151_2_reg_1316[19:16]),
        .O(add_ln151_3_fu_742_p2[19:16]),
        .S({\Bres_reg_1354[7]_i_2_n_5 ,\Bres_reg_1354[7]_i_3_n_5 ,\Bres_reg_1354[7]_i_4_n_5 ,\Bres_reg_1354[7]_i_5_n_5 }));
  FDRE \Bres_reg_1354_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[20]),
        .Q(Bres_reg_1354[8]),
        .R(1'b0));
  FDRE \Bres_reg_1354_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_3_fu_742_p2[21]),
        .Q(Bres_reg_1354[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[11]_i_2 
       (.I0(add_ln149_2_reg_1296[23]),
        .I1(add_ln149_1_reg_1286[23]),
        .O(\Gres_reg_1348[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[11]_i_3 
       (.I0(add_ln149_2_reg_1296[22]),
        .I1(add_ln149_1_reg_1286[22]),
        .O(\Gres_reg_1348[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[11]_i_4 
       (.I0(add_ln149_2_reg_1296[21]),
        .I1(add_ln149_1_reg_1286[21]),
        .O(\Gres_reg_1348[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[11]_i_5 
       (.I0(add_ln149_2_reg_1296[20]),
        .I1(add_ln149_1_reg_1286[20]),
        .O(\Gres_reg_1348[11]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Gres_reg_1348[13]_i_2 
       (.I0(add_ln149_2_reg_1296[24]),
        .O(\Gres_reg_1348[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[13]_i_3 
       (.I0(add_ln149_2_reg_1296[24]),
        .I1(add_ln149_1_reg_1286[24]),
        .O(\Gres_reg_1348[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_10 
       (.I0(add_ln149_2_reg_1296[9]),
        .I1(add_ln149_1_reg_1286[9]),
        .O(\Gres_reg_1348[3]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_11 
       (.I0(add_ln149_2_reg_1296[8]),
        .I1(add_ln149_1_reg_1286[8]),
        .O(\Gres_reg_1348[3]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_13 
       (.I0(add_ln149_2_reg_1296[7]),
        .I1(add_ln149_1_reg_1286[7]),
        .O(\Gres_reg_1348[3]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_14 
       (.I0(add_ln149_2_reg_1296[6]),
        .I1(add_ln149_1_reg_1286[6]),
        .O(\Gres_reg_1348[3]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_15 
       (.I0(add_ln149_2_reg_1296[5]),
        .I1(add_ln149_1_reg_1286[5]),
        .O(\Gres_reg_1348[3]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_16 
       (.I0(add_ln149_2_reg_1296[4]),
        .I1(add_ln149_1_reg_1286[4]),
        .O(\Gres_reg_1348[3]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_17 
       (.I0(add_ln149_2_reg_1296[3]),
        .I1(add_ln149_1_reg_1286[3]),
        .O(\Gres_reg_1348[3]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_18 
       (.I0(add_ln149_2_reg_1296[2]),
        .I1(add_ln149_1_reg_1286[2]),
        .O(\Gres_reg_1348[3]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_19 
       (.I0(add_ln149_2_reg_1296[1]),
        .I1(add_ln149_1_reg_1286[1]),
        .O(\Gres_reg_1348[3]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_20 
       (.I0(add_ln149_2_reg_1296[0]),
        .I1(add_ln149_1_reg_1286[0]),
        .O(\Gres_reg_1348[3]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_3 
       (.I0(add_ln149_2_reg_1296[15]),
        .I1(add_ln149_1_reg_1286[15]),
        .O(\Gres_reg_1348[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_4 
       (.I0(add_ln149_2_reg_1296[14]),
        .I1(add_ln149_1_reg_1286[14]),
        .O(\Gres_reg_1348[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_5 
       (.I0(add_ln149_2_reg_1296[13]),
        .I1(add_ln149_1_reg_1286[13]),
        .O(\Gres_reg_1348[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_6 
       (.I0(add_ln149_2_reg_1296[12]),
        .I1(add_ln149_1_reg_1286[12]),
        .O(\Gres_reg_1348[3]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_8 
       (.I0(add_ln149_2_reg_1296[11]),
        .I1(add_ln149_1_reg_1286[11]),
        .O(\Gres_reg_1348[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[3]_i_9 
       (.I0(add_ln149_2_reg_1296[10]),
        .I1(add_ln149_1_reg_1286[10]),
        .O(\Gres_reg_1348[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[7]_i_2 
       (.I0(add_ln149_2_reg_1296[19]),
        .I1(add_ln149_1_reg_1286[19]),
        .O(\Gres_reg_1348[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[7]_i_3 
       (.I0(add_ln149_2_reg_1296[18]),
        .I1(add_ln149_1_reg_1286[18]),
        .O(\Gres_reg_1348[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[7]_i_4 
       (.I0(add_ln149_2_reg_1296[17]),
        .I1(add_ln149_1_reg_1286[17]),
        .O(\Gres_reg_1348[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gres_reg_1348[7]_i_5 
       (.I0(add_ln149_2_reg_1296[16]),
        .I1(add_ln149_1_reg_1286[16]),
        .O(\Gres_reg_1348[7]_i_5_n_5 ));
  FDRE \Gres_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[12]),
        .Q(Gres_reg_1348[0]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[22]),
        .Q(Gres_reg_1348[10]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[23]),
        .Q(Gres_reg_1348[11]),
        .R(1'b0));
  CARRY4 \Gres_reg_1348_reg[11]_i_1 
       (.CI(\Gres_reg_1348_reg[7]_i_1_n_5 ),
        .CO({\Gres_reg_1348_reg[11]_i_1_n_5 ,\Gres_reg_1348_reg[11]_i_1_n_6 ,\Gres_reg_1348_reg[11]_i_1_n_7 ,\Gres_reg_1348_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[23:20]),
        .O(add_ln149_3_fu_720_p2[23:20]),
        .S({\Gres_reg_1348[11]_i_2_n_5 ,\Gres_reg_1348[11]_i_3_n_5 ,\Gres_reg_1348[11]_i_4_n_5 ,\Gres_reg_1348[11]_i_5_n_5 }));
  FDRE \Gres_reg_1348_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[24]),
        .Q(Gres_reg_1348[12]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[25]),
        .Q(Gres_reg_1348[13]),
        .R(1'b0));
  CARRY4 \Gres_reg_1348_reg[13]_i_1 
       (.CI(\Gres_reg_1348_reg[11]_i_1_n_5 ),
        .CO({\NLW_Gres_reg_1348_reg[13]_i_1_CO_UNCONNECTED [3:1],\Gres_reg_1348_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Gres_reg_1348[13]_i_2_n_5 }),
        .O({\NLW_Gres_reg_1348_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln149_3_fu_720_p2[25:24]}),
        .S({1'b0,1'b0,1'b1,\Gres_reg_1348[13]_i_3_n_5 }));
  FDRE \Gres_reg_1348_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[13]),
        .Q(Gres_reg_1348[1]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[14]),
        .Q(Gres_reg_1348[2]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[15]),
        .Q(Gres_reg_1348[3]),
        .R(1'b0));
  CARRY4 \Gres_reg_1348_reg[3]_i_1 
       (.CI(\Gres_reg_1348_reg[3]_i_2_n_5 ),
        .CO({\Gres_reg_1348_reg[3]_i_1_n_5 ,\Gres_reg_1348_reg[3]_i_1_n_6 ,\Gres_reg_1348_reg[3]_i_1_n_7 ,\Gres_reg_1348_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[15:12]),
        .O(add_ln149_3_fu_720_p2[15:12]),
        .S({\Gres_reg_1348[3]_i_3_n_5 ,\Gres_reg_1348[3]_i_4_n_5 ,\Gres_reg_1348[3]_i_5_n_5 ,\Gres_reg_1348[3]_i_6_n_5 }));
  CARRY4 \Gres_reg_1348_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\Gres_reg_1348_reg[3]_i_12_n_5 ,\Gres_reg_1348_reg[3]_i_12_n_6 ,\Gres_reg_1348_reg[3]_i_12_n_7 ,\Gres_reg_1348_reg[3]_i_12_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[3:0]),
        .O(\NLW_Gres_reg_1348_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\Gres_reg_1348[3]_i_17_n_5 ,\Gres_reg_1348[3]_i_18_n_5 ,\Gres_reg_1348[3]_i_19_n_5 ,\Gres_reg_1348[3]_i_20_n_5 }));
  CARRY4 \Gres_reg_1348_reg[3]_i_2 
       (.CI(\Gres_reg_1348_reg[3]_i_7_n_5 ),
        .CO({\Gres_reg_1348_reg[3]_i_2_n_5 ,\Gres_reg_1348_reg[3]_i_2_n_6 ,\Gres_reg_1348_reg[3]_i_2_n_7 ,\Gres_reg_1348_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[11:8]),
        .O(\NLW_Gres_reg_1348_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\Gres_reg_1348[3]_i_8_n_5 ,\Gres_reg_1348[3]_i_9_n_5 ,\Gres_reg_1348[3]_i_10_n_5 ,\Gres_reg_1348[3]_i_11_n_5 }));
  CARRY4 \Gres_reg_1348_reg[3]_i_7 
       (.CI(\Gres_reg_1348_reg[3]_i_12_n_5 ),
        .CO({\Gres_reg_1348_reg[3]_i_7_n_5 ,\Gres_reg_1348_reg[3]_i_7_n_6 ,\Gres_reg_1348_reg[3]_i_7_n_7 ,\Gres_reg_1348_reg[3]_i_7_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[7:4]),
        .O(\NLW_Gres_reg_1348_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\Gres_reg_1348[3]_i_13_n_5 ,\Gres_reg_1348[3]_i_14_n_5 ,\Gres_reg_1348[3]_i_15_n_5 ,\Gres_reg_1348[3]_i_16_n_5 }));
  FDRE \Gres_reg_1348_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[16]),
        .Q(Gres_reg_1348[4]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[17]),
        .Q(Gres_reg_1348[5]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[18]),
        .Q(Gres_reg_1348[6]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[19]),
        .Q(Gres_reg_1348[7]),
        .R(1'b0));
  CARRY4 \Gres_reg_1348_reg[7]_i_1 
       (.CI(\Gres_reg_1348_reg[3]_i_1_n_5 ),
        .CO({\Gres_reg_1348_reg[7]_i_1_n_5 ,\Gres_reg_1348_reg[7]_i_1_n_6 ,\Gres_reg_1348_reg[7]_i_1_n_7 ,\Gres_reg_1348_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln149_2_reg_1296[19:16]),
        .O(add_ln149_3_fu_720_p2[19:16]),
        .S({\Gres_reg_1348[7]_i_2_n_5 ,\Gres_reg_1348[7]_i_3_n_5 ,\Gres_reg_1348[7]_i_4_n_5 ,\Gres_reg_1348[7]_i_5_n_5 }));
  FDRE \Gres_reg_1348_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[20]),
        .Q(Gres_reg_1348[8]),
        .R(1'b0));
  FDRE \Gres_reg_1348_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_3_fu_720_p2[21]),
        .Q(Gres_reg_1348[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[11]_i_2 
       (.I0(add_ln147_2_reg_1276[23]),
        .I1(add_ln147_1_reg_1266[23]),
        .O(\Rres_reg_1342[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[11]_i_3 
       (.I0(add_ln147_2_reg_1276[22]),
        .I1(add_ln147_1_reg_1266[22]),
        .O(\Rres_reg_1342[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[11]_i_4 
       (.I0(add_ln147_2_reg_1276[21]),
        .I1(add_ln147_1_reg_1266[21]),
        .O(\Rres_reg_1342[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[11]_i_5 
       (.I0(add_ln147_2_reg_1276[20]),
        .I1(add_ln147_1_reg_1266[20]),
        .O(\Rres_reg_1342[11]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Rres_reg_1342[13]_i_2 
       (.I0(add_ln147_2_reg_1276[24]),
        .O(\Rres_reg_1342[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[13]_i_3 
       (.I0(add_ln147_2_reg_1276[24]),
        .I1(add_ln147_1_reg_1266[24]),
        .O(\Rres_reg_1342[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_10 
       (.I0(add_ln147_2_reg_1276[9]),
        .I1(add_ln147_1_reg_1266[9]),
        .O(\Rres_reg_1342[3]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_11 
       (.I0(add_ln147_2_reg_1276[8]),
        .I1(add_ln147_1_reg_1266[8]),
        .O(\Rres_reg_1342[3]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_13 
       (.I0(add_ln147_2_reg_1276[7]),
        .I1(add_ln147_1_reg_1266[7]),
        .O(\Rres_reg_1342[3]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_14 
       (.I0(add_ln147_2_reg_1276[6]),
        .I1(add_ln147_1_reg_1266[6]),
        .O(\Rres_reg_1342[3]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_15 
       (.I0(add_ln147_2_reg_1276[5]),
        .I1(add_ln147_1_reg_1266[5]),
        .O(\Rres_reg_1342[3]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_16 
       (.I0(add_ln147_2_reg_1276[4]),
        .I1(add_ln147_1_reg_1266[4]),
        .O(\Rres_reg_1342[3]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_17 
       (.I0(add_ln147_2_reg_1276[3]),
        .I1(add_ln147_1_reg_1266[3]),
        .O(\Rres_reg_1342[3]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_18 
       (.I0(add_ln147_2_reg_1276[2]),
        .I1(add_ln147_1_reg_1266[2]),
        .O(\Rres_reg_1342[3]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_19 
       (.I0(add_ln147_2_reg_1276[1]),
        .I1(add_ln147_1_reg_1266[1]),
        .O(\Rres_reg_1342[3]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_20 
       (.I0(add_ln147_2_reg_1276[0]),
        .I1(add_ln147_1_reg_1266[0]),
        .O(\Rres_reg_1342[3]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_3 
       (.I0(add_ln147_2_reg_1276[15]),
        .I1(add_ln147_1_reg_1266[15]),
        .O(\Rres_reg_1342[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_4 
       (.I0(add_ln147_2_reg_1276[14]),
        .I1(add_ln147_1_reg_1266[14]),
        .O(\Rres_reg_1342[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_5 
       (.I0(add_ln147_2_reg_1276[13]),
        .I1(add_ln147_1_reg_1266[13]),
        .O(\Rres_reg_1342[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_6 
       (.I0(add_ln147_2_reg_1276[12]),
        .I1(add_ln147_1_reg_1266[12]),
        .O(\Rres_reg_1342[3]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_8 
       (.I0(add_ln147_2_reg_1276[11]),
        .I1(add_ln147_1_reg_1266[11]),
        .O(\Rres_reg_1342[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[3]_i_9 
       (.I0(add_ln147_2_reg_1276[10]),
        .I1(add_ln147_1_reg_1266[10]),
        .O(\Rres_reg_1342[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[7]_i_2 
       (.I0(add_ln147_2_reg_1276[19]),
        .I1(add_ln147_1_reg_1266[19]),
        .O(\Rres_reg_1342[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[7]_i_3 
       (.I0(add_ln147_2_reg_1276[18]),
        .I1(add_ln147_1_reg_1266[18]),
        .O(\Rres_reg_1342[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[7]_i_4 
       (.I0(add_ln147_2_reg_1276[17]),
        .I1(add_ln147_1_reg_1266[17]),
        .O(\Rres_reg_1342[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Rres_reg_1342[7]_i_5 
       (.I0(add_ln147_2_reg_1276[16]),
        .I1(add_ln147_1_reg_1266[16]),
        .O(\Rres_reg_1342[7]_i_5_n_5 ));
  FDRE \Rres_reg_1342_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(Rres_reg_1342[0]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[10]),
        .Q(Rres_reg_1342[10]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[11]),
        .Q(Rres_reg_1342[11]),
        .R(1'b0));
  CARRY4 \Rres_reg_1342_reg[11]_i_1 
       (.CI(\Rres_reg_1342_reg[7]_i_1_n_5 ),
        .CO({\Rres_reg_1342_reg[11]_i_1_n_5 ,\Rres_reg_1342_reg[11]_i_1_n_6 ,\Rres_reg_1342_reg[11]_i_1_n_7 ,\Rres_reg_1342_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[23:20]),
        .O(p_1_in[11:8]),
        .S({\Rres_reg_1342[11]_i_2_n_5 ,\Rres_reg_1342[11]_i_3_n_5 ,\Rres_reg_1342[11]_i_4_n_5 ,\Rres_reg_1342[11]_i_5_n_5 }));
  FDRE \Rres_reg_1342_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[12]),
        .Q(Rres_reg_1342[12]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[13]),
        .Q(Rres_reg_1342[13]),
        .R(1'b0));
  CARRY4 \Rres_reg_1342_reg[13]_i_1 
       (.CI(\Rres_reg_1342_reg[11]_i_1_n_5 ),
        .CO({\NLW_Rres_reg_1342_reg[13]_i_1_CO_UNCONNECTED [3:1],\Rres_reg_1342_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Rres_reg_1342[13]_i_2_n_5 }),
        .O({\NLW_Rres_reg_1342_reg[13]_i_1_O_UNCONNECTED [3:2],p_1_in[13:12]}),
        .S({1'b0,1'b0,1'b1,\Rres_reg_1342[13]_i_3_n_5 }));
  FDRE \Rres_reg_1342_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(Rres_reg_1342[1]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(Rres_reg_1342[2]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(Rres_reg_1342[3]),
        .R(1'b0));
  CARRY4 \Rres_reg_1342_reg[3]_i_1 
       (.CI(\Rres_reg_1342_reg[3]_i_2_n_5 ),
        .CO({\Rres_reg_1342_reg[3]_i_1_n_5 ,\Rres_reg_1342_reg[3]_i_1_n_6 ,\Rres_reg_1342_reg[3]_i_1_n_7 ,\Rres_reg_1342_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[15:12]),
        .O(p_1_in[3:0]),
        .S({\Rres_reg_1342[3]_i_3_n_5 ,\Rres_reg_1342[3]_i_4_n_5 ,\Rres_reg_1342[3]_i_5_n_5 ,\Rres_reg_1342[3]_i_6_n_5 }));
  CARRY4 \Rres_reg_1342_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\Rres_reg_1342_reg[3]_i_12_n_5 ,\Rres_reg_1342_reg[3]_i_12_n_6 ,\Rres_reg_1342_reg[3]_i_12_n_7 ,\Rres_reg_1342_reg[3]_i_12_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[3:0]),
        .O(\NLW_Rres_reg_1342_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\Rres_reg_1342[3]_i_17_n_5 ,\Rres_reg_1342[3]_i_18_n_5 ,\Rres_reg_1342[3]_i_19_n_5 ,\Rres_reg_1342[3]_i_20_n_5 }));
  CARRY4 \Rres_reg_1342_reg[3]_i_2 
       (.CI(\Rres_reg_1342_reg[3]_i_7_n_5 ),
        .CO({\Rres_reg_1342_reg[3]_i_2_n_5 ,\Rres_reg_1342_reg[3]_i_2_n_6 ,\Rres_reg_1342_reg[3]_i_2_n_7 ,\Rres_reg_1342_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[11:8]),
        .O(\NLW_Rres_reg_1342_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\Rres_reg_1342[3]_i_8_n_5 ,\Rres_reg_1342[3]_i_9_n_5 ,\Rres_reg_1342[3]_i_10_n_5 ,\Rres_reg_1342[3]_i_11_n_5 }));
  CARRY4 \Rres_reg_1342_reg[3]_i_7 
       (.CI(\Rres_reg_1342_reg[3]_i_12_n_5 ),
        .CO({\Rres_reg_1342_reg[3]_i_7_n_5 ,\Rres_reg_1342_reg[3]_i_7_n_6 ,\Rres_reg_1342_reg[3]_i_7_n_7 ,\Rres_reg_1342_reg[3]_i_7_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[7:4]),
        .O(\NLW_Rres_reg_1342_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\Rres_reg_1342[3]_i_13_n_5 ,\Rres_reg_1342[3]_i_14_n_5 ,\Rres_reg_1342[3]_i_15_n_5 ,\Rres_reg_1342[3]_i_16_n_5 }));
  FDRE \Rres_reg_1342_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(Rres_reg_1342[4]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(Rres_reg_1342[5]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(Rres_reg_1342[6]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(Rres_reg_1342[7]),
        .R(1'b0));
  CARRY4 \Rres_reg_1342_reg[7]_i_1 
       (.CI(\Rres_reg_1342_reg[3]_i_1_n_5 ),
        .CO({\Rres_reg_1342_reg[7]_i_1_n_5 ,\Rres_reg_1342_reg[7]_i_1_n_6 ,\Rres_reg_1342_reg[7]_i_1_n_7 ,\Rres_reg_1342_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln147_2_reg_1276[19:16]),
        .O(p_1_in[7:4]),
        .S({\Rres_reg_1342[7]_i_2_n_5 ,\Rres_reg_1342[7]_i_3_n_5 ,\Rres_reg_1342[7]_i_4_n_5 ,\Rres_reg_1342[7]_i_5_n_5 }));
  FDRE \Rres_reg_1342_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[8]),
        .Q(Rres_reg_1342[8]),
        .R(1'b0));
  FDRE \Rres_reg_1342_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[9]),
        .Q(Rres_reg_1342[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(stream_csc_full_n),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[11]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[11] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[11] ),
        .O(\add_ln147_1_reg_1266[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[11]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[10] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[10] ),
        .O(\add_ln147_1_reg_1266[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[11]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[9] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[9] ),
        .O(\add_ln147_1_reg_1266[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[11]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[8] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[8] ),
        .O(\add_ln147_1_reg_1266[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[15]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[15] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[15] ),
        .O(\add_ln147_1_reg_1266[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[15]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[14] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[14] ),
        .O(\add_ln147_1_reg_1266[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[15]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[13] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[13] ),
        .O(\add_ln147_1_reg_1266[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[15]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[12] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[12] ),
        .O(\add_ln147_1_reg_1266[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[19]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[19] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[19] ),
        .O(\add_ln147_1_reg_1266[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[19]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[18] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[18] ),
        .O(\add_ln147_1_reg_1266[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[19]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[17] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[17] ),
        .O(\add_ln147_1_reg_1266[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[19]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[16] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[16] ),
        .O(\add_ln147_1_reg_1266[19]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln147_1_reg_1266[23]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[23] ),
        .O(\add_ln147_1_reg_1266[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[23]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[23] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[23] ),
        .O(\add_ln147_1_reg_1266[23]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[23]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[22] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[22] ),
        .O(\add_ln147_1_reg_1266[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[23]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[21] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[21] ),
        .O(\add_ln147_1_reg_1266[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[23]_i_6 
       (.I0(\add_ln147_reg_1236_reg_n_5_[20] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[20] ),
        .O(\add_ln147_1_reg_1266[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[3]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[3] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[3] ),
        .O(\add_ln147_1_reg_1266[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[3]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[2] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[2] ),
        .O(\add_ln147_1_reg_1266[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[3]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[1] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[1] ),
        .O(\add_ln147_1_reg_1266[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[3]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[0] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[0] ),
        .O(\add_ln147_1_reg_1266[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[7]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[7] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[7] ),
        .O(\add_ln147_1_reg_1266[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[7]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[6] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[6] ),
        .O(\add_ln147_1_reg_1266[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[7]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[5] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[5] ),
        .O(\add_ln147_1_reg_1266[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_1_reg_1266[7]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[4] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[4] ),
        .O(\add_ln147_1_reg_1266[7]_i_5_n_5 ));
  FDRE \add_ln147_1_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[0]),
        .Q(add_ln147_1_reg_1266[0]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[10]),
        .Q(add_ln147_1_reg_1266[10]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[11]),
        .Q(add_ln147_1_reg_1266[11]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[11]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[7]_i_1_n_5 ),
        .CO({\add_ln147_1_reg_1266_reg[11]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[11]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[11]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[11] ,\add_ln147_reg_1236_reg_n_5_[10] ,\add_ln147_reg_1236_reg_n_5_[9] ,\add_ln147_reg_1236_reg_n_5_[8] }),
        .O(add_ln147_1_fu_623_p2[11:8]),
        .S({\add_ln147_1_reg_1266[11]_i_2_n_5 ,\add_ln147_1_reg_1266[11]_i_3_n_5 ,\add_ln147_1_reg_1266[11]_i_4_n_5 ,\add_ln147_1_reg_1266[11]_i_5_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[12]),
        .Q(add_ln147_1_reg_1266[12]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[13]),
        .Q(add_ln147_1_reg_1266[13]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[14]),
        .Q(add_ln147_1_reg_1266[14]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[15]),
        .Q(add_ln147_1_reg_1266[15]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[15]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[11]_i_1_n_5 ),
        .CO({\add_ln147_1_reg_1266_reg[15]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[15]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[15]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[15] ,\add_ln147_reg_1236_reg_n_5_[14] ,\add_ln147_reg_1236_reg_n_5_[13] ,\add_ln147_reg_1236_reg_n_5_[12] }),
        .O(add_ln147_1_fu_623_p2[15:12]),
        .S({\add_ln147_1_reg_1266[15]_i_2_n_5 ,\add_ln147_1_reg_1266[15]_i_3_n_5 ,\add_ln147_1_reg_1266[15]_i_4_n_5 ,\add_ln147_1_reg_1266[15]_i_5_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[16]),
        .Q(add_ln147_1_reg_1266[16]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[17]),
        .Q(add_ln147_1_reg_1266[17]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[18]),
        .Q(add_ln147_1_reg_1266[18]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[19]),
        .Q(add_ln147_1_reg_1266[19]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[19]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[15]_i_1_n_5 ),
        .CO({\add_ln147_1_reg_1266_reg[19]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[19]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[19]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[19] ,\add_ln147_reg_1236_reg_n_5_[18] ,\add_ln147_reg_1236_reg_n_5_[17] ,\add_ln147_reg_1236_reg_n_5_[16] }),
        .O(add_ln147_1_fu_623_p2[19:16]),
        .S({\add_ln147_1_reg_1266[19]_i_2_n_5 ,\add_ln147_1_reg_1266[19]_i_3_n_5 ,\add_ln147_1_reg_1266[19]_i_4_n_5 ,\add_ln147_1_reg_1266[19]_i_5_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[1]),
        .Q(add_ln147_1_reg_1266[1]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[20]),
        .Q(add_ln147_1_reg_1266[20]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[21]),
        .Q(add_ln147_1_reg_1266[21]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[22]),
        .Q(add_ln147_1_reg_1266[22]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[23]),
        .Q(add_ln147_1_reg_1266[23]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[23]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[19]_i_1_n_5 ),
        .CO({\add_ln147_1_reg_1266_reg[23]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[23]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[23]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[23]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_1_reg_1266[23]_i_2_n_5 ,\add_ln147_reg_1236_reg_n_5_[22] ,\add_ln147_reg_1236_reg_n_5_[21] ,\add_ln147_reg_1236_reg_n_5_[20] }),
        .O(add_ln147_1_fu_623_p2[23:20]),
        .S({\add_ln147_1_reg_1266[23]_i_3_n_5 ,\add_ln147_1_reg_1266[23]_i_4_n_5 ,\add_ln147_1_reg_1266[23]_i_5_n_5 ,\add_ln147_1_reg_1266[23]_i_6_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[24]),
        .Q(add_ln147_1_reg_1266[24]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[24]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[23]_i_1_n_5 ),
        .CO(\NLW_add_ln147_1_reg_1266_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln147_1_reg_1266_reg[24]_i_1_O_UNCONNECTED [3:1],add_ln147_1_fu_623_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln147_1_reg_1266_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[2]),
        .Q(add_ln147_1_reg_1266[2]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[3]),
        .Q(add_ln147_1_reg_1266[3]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln147_1_reg_1266_reg[3]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[3]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[3]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[3] ,\add_ln147_reg_1236_reg_n_5_[2] ,\add_ln147_reg_1236_reg_n_5_[1] ,\add_ln147_reg_1236_reg_n_5_[0] }),
        .O({add_ln147_1_fu_623_p2[3:1],\NLW_add_ln147_1_reg_1266_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln147_1_reg_1266[3]_i_2_n_5 ,\add_ln147_1_reg_1266[3]_i_3_n_5 ,\add_ln147_1_reg_1266[3]_i_4_n_5 ,\add_ln147_1_reg_1266[3]_i_5_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[4]),
        .Q(add_ln147_1_reg_1266[4]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[5]),
        .Q(add_ln147_1_reg_1266[5]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[6]),
        .Q(add_ln147_1_reg_1266[6]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[7]),
        .Q(add_ln147_1_reg_1266[7]),
        .R(1'b0));
  CARRY4 \add_ln147_1_reg_1266_reg[7]_i_1 
       (.CI(\add_ln147_1_reg_1266_reg[3]_i_1_n_5 ),
        .CO({\add_ln147_1_reg_1266_reg[7]_i_1_n_5 ,\add_ln147_1_reg_1266_reg[7]_i_1_n_6 ,\add_ln147_1_reg_1266_reg[7]_i_1_n_7 ,\add_ln147_1_reg_1266_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[7] ,\add_ln147_reg_1236_reg_n_5_[6] ,\add_ln147_reg_1236_reg_n_5_[5] ,\add_ln147_reg_1236_reg_n_5_[4] }),
        .O(add_ln147_1_fu_623_p2[7:4]),
        .S({\add_ln147_1_reg_1266[7]_i_2_n_5 ,\add_ln147_1_reg_1266[7]_i_3_n_5 ,\add_ln147_1_reg_1266[7]_i_4_n_5 ,\add_ln147_1_reg_1266[7]_i_5_n_5 }));
  FDRE \add_ln147_1_reg_1266_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[8]),
        .Q(add_ln147_1_reg_1266[8]),
        .R(1'b0));
  FDRE \add_ln147_1_reg_1266_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_1_fu_623_p2[9]),
        .Q(add_ln147_1_reg_1266[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \add_ln147_2_reg_1276[24]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(stream_csc_full_n),
        .O(\add_ln147_2_reg_1276[24]_i_1_n_5 ));
  FDRE \add_ln147_2_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_29),
        .Q(add_ln147_2_reg_1276[0]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_19),
        .Q(add_ln147_2_reg_1276[10]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_18),
        .Q(add_ln147_2_reg_1276[11]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_17),
        .Q(add_ln147_2_reg_1276[12]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_16),
        .Q(add_ln147_2_reg_1276[13]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_15),
        .Q(add_ln147_2_reg_1276[14]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_14),
        .Q(add_ln147_2_reg_1276[15]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_13),
        .Q(add_ln147_2_reg_1276[16]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_12),
        .Q(add_ln147_2_reg_1276[17]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_11),
        .Q(add_ln147_2_reg_1276[18]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_10),
        .Q(add_ln147_2_reg_1276[19]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_28),
        .Q(add_ln147_2_reg_1276[1]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_9),
        .Q(add_ln147_2_reg_1276[20]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_8),
        .Q(add_ln147_2_reg_1276[21]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_7),
        .Q(add_ln147_2_reg_1276[22]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_6),
        .Q(add_ln147_2_reg_1276[23]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[24] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_5),
        .Q(add_ln147_2_reg_1276[24]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_27),
        .Q(add_ln147_2_reg_1276[2]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_26),
        .Q(add_ln147_2_reg_1276[3]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_25),
        .Q(add_ln147_2_reg_1276[4]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_24),
        .Q(add_ln147_2_reg_1276[5]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_23),
        .Q(add_ln147_2_reg_1276[6]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_22),
        .Q(add_ln147_2_reg_1276[7]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_21),
        .Q(add_ln147_2_reg_1276[8]),
        .R(1'b0));
  FDRE \add_ln147_2_reg_1276_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_20),
        .Q(add_ln147_2_reg_1276[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln147_4_fu_764_p2_carry
       (.CI(1'b0),
        .CO({add_ln147_4_fu_764_p2_carry_n_5,add_ln147_4_fu_764_p2_carry_n_6,add_ln147_4_fu_764_p2_carry_n_7,add_ln147_4_fu_764_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln147_1_reg_1281_pp0_iter7_reg[3:0]),
        .O(NLW_add_ln147_4_fu_764_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln147_4_fu_764_p2_carry_i_1_n_5,add_ln147_4_fu_764_p2_carry_i_2_n_5,add_ln147_4_fu_764_p2_carry_i_3_n_5,add_ln147_4_fu_764_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln147_4_fu_764_p2_carry__0
       (.CI(add_ln147_4_fu_764_p2_carry_n_5),
        .CO({add_ln147_4_fu_764_p2_carry__0_n_5,add_ln147_4_fu_764_p2_carry__0_n_6,add_ln147_4_fu_764_p2_carry__0_n_7,add_ln147_4_fu_764_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln147_1_reg_1281_pp0_iter7_reg[7:4]),
        .O(NLW_add_ln147_4_fu_764_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln147_4_fu_764_p2_carry__0_i_1_n_5,add_ln147_4_fu_764_p2_carry__0_i_2_n_5,add_ln147_4_fu_764_p2_carry__0_i_3_n_5,add_ln147_4_fu_764_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__0_i_1
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[7]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[7]),
        .O(add_ln147_4_fu_764_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__0_i_2
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[6]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[6]),
        .O(add_ln147_4_fu_764_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__0_i_3
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[5]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[5]),
        .O(add_ln147_4_fu_764_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__0_i_4
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[4]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[4]),
        .O(add_ln147_4_fu_764_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln147_4_fu_764_p2_carry__1
       (.CI(add_ln147_4_fu_764_p2_carry__0_n_5),
        .CO({add_ln147_4_fu_764_p2_carry__1_n_5,add_ln147_4_fu_764_p2_carry__1_n_6,add_ln147_4_fu_764_p2_carry__1_n_7,add_ln147_4_fu_764_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln147_1_reg_1281_pp0_iter7_reg[11:8]),
        .O(NLW_add_ln147_4_fu_764_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln147_4_fu_764_p2_carry__1_i_1_n_5,add_ln147_4_fu_764_p2_carry__1_i_2_n_5,add_ln147_4_fu_764_p2_carry__1_i_3_n_5,add_ln147_4_fu_764_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__1_i_1
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[11]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[11]),
        .O(add_ln147_4_fu_764_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__1_i_2
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[10]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[10]),
        .O(add_ln147_4_fu_764_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__1_i_3
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[9]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[9]),
        .O(add_ln147_4_fu_764_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__1_i_4
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[8]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[8]),
        .O(add_ln147_4_fu_764_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln147_4_fu_764_p2_carry__2
       (.CI(add_ln147_4_fu_764_p2_carry__1_n_5),
        .CO({add_ln147_4_fu_764_p2_carry__2_n_5,add_ln147_4_fu_764_p2_carry__2_n_6,add_ln147_4_fu_764_p2_carry__2_n_7,add_ln147_4_fu_764_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln147_1_reg_1281_pp0_iter7_reg[15:12]),
        .O(add_ln147_4_fu_764_p2[15:12]),
        .S({add_ln147_4_fu_764_p2_carry__2_i_1_n_5,add_ln147_4_fu_764_p2_carry__2_i_2_n_5,add_ln147_4_fu_764_p2_carry__2_i_3_n_5,add_ln147_4_fu_764_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__2_i_1
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[15]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[15]),
        .O(add_ln147_4_fu_764_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__2_i_2
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[14]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[14]),
        .O(add_ln147_4_fu_764_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__2_i_3
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[13]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[13]),
        .O(add_ln147_4_fu_764_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__2_i_4
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[12]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[12]),
        .O(add_ln147_4_fu_764_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln147_4_fu_764_p2_carry__3
       (.CI(add_ln147_4_fu_764_p2_carry__2_n_5),
        .CO({NLW_add_ln147_4_fu_764_p2_carry__3_CO_UNCONNECTED[3],add_ln147_4_fu_764_p2_carry__3_n_6,add_ln147_4_fu_764_p2_carry__3_n_7,add_ln147_4_fu_764_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln147_1_reg_1281_pp0_iter7_reg[18:16]}),
        .O(add_ln147_4_fu_764_p2[19:16]),
        .S({add_ln147_4_fu_764_p2_carry__3_i_1_n_5,add_ln147_4_fu_764_p2_carry__3_i_2_n_5,add_ln147_4_fu_764_p2_carry__3_i_3_n_5,add_ln147_4_fu_764_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__3_i_1
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[19]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[19]),
        .O(add_ln147_4_fu_764_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__3_i_2
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[18]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[18]),
        .O(add_ln147_4_fu_764_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__3_i_3
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[17]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[17]),
        .O(add_ln147_4_fu_764_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry__3_i_4
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[16]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[16]),
        .O(add_ln147_4_fu_764_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry_i_1
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[3]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[3]),
        .O(add_ln147_4_fu_764_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry_i_2
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[2]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[2]),
        .O(add_ln147_4_fu_764_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry_i_3
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[1]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[1]),
        .O(add_ln147_4_fu_764_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_4_fu_764_p2_carry_i_4
       (.I0(trunc_ln147_1_reg_1281_pp0_iter7_reg[0]),
        .I1(trunc_ln147_reg_1271_pp0_iter7_reg[0]),
        .O(add_ln147_4_fu_764_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \add_ln147_reg_1236[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(stream_csc_full_n),
        .O(\add_ln147_reg_1236[23]_i_1_n_5 ));
  FDRE \add_ln147_reg_1236_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28),
        .Q(\add_ln147_reg_1236_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18),
        .Q(\add_ln147_reg_1236_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17),
        .Q(\add_ln147_reg_1236_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16),
        .Q(\add_ln147_reg_1236_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15),
        .Q(\add_ln147_reg_1236_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14),
        .Q(\add_ln147_reg_1236_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13),
        .Q(\add_ln147_reg_1236_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12),
        .Q(\add_ln147_reg_1236_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11),
        .Q(\add_ln147_reg_1236_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10),
        .Q(\add_ln147_reg_1236_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9),
        .Q(\add_ln147_reg_1236_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27),
        .Q(\add_ln147_reg_1236_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8),
        .Q(\add_ln147_reg_1236_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7),
        .Q(\add_ln147_reg_1236_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6),
        .Q(\add_ln147_reg_1236_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5),
        .Q(\add_ln147_reg_1236_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26),
        .Q(\add_ln147_reg_1236_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25),
        .Q(\add_ln147_reg_1236_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24),
        .Q(\add_ln147_reg_1236_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23),
        .Q(\add_ln147_reg_1236_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22),
        .Q(\add_ln147_reg_1236_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21),
        .Q(\add_ln147_reg_1236_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20),
        .Q(\add_ln147_reg_1236_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \add_ln147_reg_1236_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19),
        .Q(\add_ln147_reg_1236_reg_n_5_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[11]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[11] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[11] ),
        .O(\add_ln149_1_reg_1286[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[11]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[10] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[10] ),
        .O(\add_ln149_1_reg_1286[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[11]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[9] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[9] ),
        .O(\add_ln149_1_reg_1286[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[11]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[8] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[8] ),
        .O(\add_ln149_1_reg_1286[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[15]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[15] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[15] ),
        .O(\add_ln149_1_reg_1286[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[15]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[14] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[14] ),
        .O(\add_ln149_1_reg_1286[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[15]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[13] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[13] ),
        .O(\add_ln149_1_reg_1286[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[15]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[12] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[12] ),
        .O(\add_ln149_1_reg_1286[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[19]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[19] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[19] ),
        .O(\add_ln149_1_reg_1286[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[19]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[18] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[18] ),
        .O(\add_ln149_1_reg_1286[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[19]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[17] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[17] ),
        .O(\add_ln149_1_reg_1286[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[19]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[16] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[16] ),
        .O(\add_ln149_1_reg_1286[19]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln149_1_reg_1286[23]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[23] ),
        .O(\add_ln149_1_reg_1286[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[23]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[23] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[23] ),
        .O(\add_ln149_1_reg_1286[23]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[23]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[22] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[22] ),
        .O(\add_ln149_1_reg_1286[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[23]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[21] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[21] ),
        .O(\add_ln149_1_reg_1286[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[23]_i_6 
       (.I0(\add_ln149_reg_1248_reg_n_5_[20] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[20] ),
        .O(\add_ln149_1_reg_1286[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[3]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[3] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[3] ),
        .O(\add_ln149_1_reg_1286[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[3]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[2] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[2] ),
        .O(\add_ln149_1_reg_1286[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[3]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[1] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[1] ),
        .O(\add_ln149_1_reg_1286[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[3]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[0] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[0] ),
        .O(\add_ln149_1_reg_1286[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[7]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[7] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[7] ),
        .O(\add_ln149_1_reg_1286[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[7]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[6] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[6] ),
        .O(\add_ln149_1_reg_1286[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[7]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[5] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[5] ),
        .O(\add_ln149_1_reg_1286[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_1_reg_1286[7]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[4] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[4] ),
        .O(\add_ln149_1_reg_1286[7]_i_5_n_5 ));
  FDRE \add_ln149_1_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[0]),
        .Q(add_ln149_1_reg_1286[0]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[10]),
        .Q(add_ln149_1_reg_1286[10]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[11]),
        .Q(add_ln149_1_reg_1286[11]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[11]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[7]_i_1_n_5 ),
        .CO({\add_ln149_1_reg_1286_reg[11]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[11]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[11]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[11] ,\add_ln149_reg_1248_reg_n_5_[10] ,\add_ln149_reg_1248_reg_n_5_[9] ,\add_ln149_reg_1248_reg_n_5_[8] }),
        .O(add_ln149_1_fu_646_p2[11:8]),
        .S({\add_ln149_1_reg_1286[11]_i_2_n_5 ,\add_ln149_1_reg_1286[11]_i_3_n_5 ,\add_ln149_1_reg_1286[11]_i_4_n_5 ,\add_ln149_1_reg_1286[11]_i_5_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[12]),
        .Q(add_ln149_1_reg_1286[12]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[13]),
        .Q(add_ln149_1_reg_1286[13]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[14]),
        .Q(add_ln149_1_reg_1286[14]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[15]),
        .Q(add_ln149_1_reg_1286[15]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[15]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[11]_i_1_n_5 ),
        .CO({\add_ln149_1_reg_1286_reg[15]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[15]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[15]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[15] ,\add_ln149_reg_1248_reg_n_5_[14] ,\add_ln149_reg_1248_reg_n_5_[13] ,\add_ln149_reg_1248_reg_n_5_[12] }),
        .O(add_ln149_1_fu_646_p2[15:12]),
        .S({\add_ln149_1_reg_1286[15]_i_2_n_5 ,\add_ln149_1_reg_1286[15]_i_3_n_5 ,\add_ln149_1_reg_1286[15]_i_4_n_5 ,\add_ln149_1_reg_1286[15]_i_5_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[16]),
        .Q(add_ln149_1_reg_1286[16]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[17]),
        .Q(add_ln149_1_reg_1286[17]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[18]),
        .Q(add_ln149_1_reg_1286[18]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[19]),
        .Q(add_ln149_1_reg_1286[19]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[19]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[15]_i_1_n_5 ),
        .CO({\add_ln149_1_reg_1286_reg[19]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[19]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[19]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[19] ,\add_ln149_reg_1248_reg_n_5_[18] ,\add_ln149_reg_1248_reg_n_5_[17] ,\add_ln149_reg_1248_reg_n_5_[16] }),
        .O(add_ln149_1_fu_646_p2[19:16]),
        .S({\add_ln149_1_reg_1286[19]_i_2_n_5 ,\add_ln149_1_reg_1286[19]_i_3_n_5 ,\add_ln149_1_reg_1286[19]_i_4_n_5 ,\add_ln149_1_reg_1286[19]_i_5_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[1]),
        .Q(add_ln149_1_reg_1286[1]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[20]),
        .Q(add_ln149_1_reg_1286[20]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[21]),
        .Q(add_ln149_1_reg_1286[21]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[22]),
        .Q(add_ln149_1_reg_1286[22]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[23]),
        .Q(add_ln149_1_reg_1286[23]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[23]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[19]_i_1_n_5 ),
        .CO({\add_ln149_1_reg_1286_reg[23]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[23]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[23]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[23]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_1_reg_1286[23]_i_2_n_5 ,\add_ln149_reg_1248_reg_n_5_[22] ,\add_ln149_reg_1248_reg_n_5_[21] ,\add_ln149_reg_1248_reg_n_5_[20] }),
        .O(add_ln149_1_fu_646_p2[23:20]),
        .S({\add_ln149_1_reg_1286[23]_i_3_n_5 ,\add_ln149_1_reg_1286[23]_i_4_n_5 ,\add_ln149_1_reg_1286[23]_i_5_n_5 ,\add_ln149_1_reg_1286[23]_i_6_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[24]),
        .Q(add_ln149_1_reg_1286[24]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[24]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[23]_i_1_n_5 ),
        .CO(\NLW_add_ln149_1_reg_1286_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln149_1_reg_1286_reg[24]_i_1_O_UNCONNECTED [3:1],add_ln149_1_fu_646_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln149_1_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[2]),
        .Q(add_ln149_1_reg_1286[2]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[3]),
        .Q(add_ln149_1_reg_1286[3]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln149_1_reg_1286_reg[3]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[3]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[3]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[3] ,\add_ln149_reg_1248_reg_n_5_[2] ,\add_ln149_reg_1248_reg_n_5_[1] ,\add_ln149_reg_1248_reg_n_5_[0] }),
        .O({add_ln149_1_fu_646_p2[3:1],\NLW_add_ln149_1_reg_1286_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln149_1_reg_1286[3]_i_2_n_5 ,\add_ln149_1_reg_1286[3]_i_3_n_5 ,\add_ln149_1_reg_1286[3]_i_4_n_5 ,\add_ln149_1_reg_1286[3]_i_5_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[4]),
        .Q(add_ln149_1_reg_1286[4]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[5]),
        .Q(add_ln149_1_reg_1286[5]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[6]),
        .Q(add_ln149_1_reg_1286[6]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[7]),
        .Q(add_ln149_1_reg_1286[7]),
        .R(1'b0));
  CARRY4 \add_ln149_1_reg_1286_reg[7]_i_1 
       (.CI(\add_ln149_1_reg_1286_reg[3]_i_1_n_5 ),
        .CO({\add_ln149_1_reg_1286_reg[7]_i_1_n_5 ,\add_ln149_1_reg_1286_reg[7]_i_1_n_6 ,\add_ln149_1_reg_1286_reg[7]_i_1_n_7 ,\add_ln149_1_reg_1286_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[7] ,\add_ln149_reg_1248_reg_n_5_[6] ,\add_ln149_reg_1248_reg_n_5_[5] ,\add_ln149_reg_1248_reg_n_5_[4] }),
        .O(add_ln149_1_fu_646_p2[7:4]),
        .S({\add_ln149_1_reg_1286[7]_i_2_n_5 ,\add_ln149_1_reg_1286[7]_i_3_n_5 ,\add_ln149_1_reg_1286[7]_i_4_n_5 ,\add_ln149_1_reg_1286[7]_i_5_n_5 }));
  FDRE \add_ln149_1_reg_1286_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[8]),
        .Q(add_ln149_1_reg_1286[8]),
        .R(1'b0));
  FDRE \add_ln149_1_reg_1286_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_1_fu_646_p2[9]),
        .Q(add_ln149_1_reg_1286[9]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_29),
        .Q(add_ln149_2_reg_1296[0]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_19),
        .Q(add_ln149_2_reg_1296[10]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_18),
        .Q(add_ln149_2_reg_1296[11]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_17),
        .Q(add_ln149_2_reg_1296[12]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_16),
        .Q(add_ln149_2_reg_1296[13]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_15),
        .Q(add_ln149_2_reg_1296[14]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_14),
        .Q(add_ln149_2_reg_1296[15]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_13),
        .Q(add_ln149_2_reg_1296[16]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_12),
        .Q(add_ln149_2_reg_1296[17]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_11),
        .Q(add_ln149_2_reg_1296[18]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_10),
        .Q(add_ln149_2_reg_1296[19]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_28),
        .Q(add_ln149_2_reg_1296[1]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_9),
        .Q(add_ln149_2_reg_1296[20]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_8),
        .Q(add_ln149_2_reg_1296[21]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_7),
        .Q(add_ln149_2_reg_1296[22]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_6),
        .Q(add_ln149_2_reg_1296[23]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[24] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_5),
        .Q(add_ln149_2_reg_1296[24]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_27),
        .Q(add_ln149_2_reg_1296[2]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_26),
        .Q(add_ln149_2_reg_1296[3]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_25),
        .Q(add_ln149_2_reg_1296[4]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_24),
        .Q(add_ln149_2_reg_1296[5]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_23),
        .Q(add_ln149_2_reg_1296[6]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_22),
        .Q(add_ln149_2_reg_1296[7]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_21),
        .Q(add_ln149_2_reg_1296[8]),
        .R(1'b0));
  FDRE \add_ln149_2_reg_1296_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_20),
        .Q(add_ln149_2_reg_1296[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln149_4_fu_768_p2_carry
       (.CI(1'b0),
        .CO({add_ln149_4_fu_768_p2_carry_n_5,add_ln149_4_fu_768_p2_carry_n_6,add_ln149_4_fu_768_p2_carry_n_7,add_ln149_4_fu_768_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln149_1_reg_1301_pp0_iter7_reg[3:0]),
        .O(NLW_add_ln149_4_fu_768_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln149_4_fu_768_p2_carry_i_1_n_5,add_ln149_4_fu_768_p2_carry_i_2_n_5,add_ln149_4_fu_768_p2_carry_i_3_n_5,add_ln149_4_fu_768_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln149_4_fu_768_p2_carry__0
       (.CI(add_ln149_4_fu_768_p2_carry_n_5),
        .CO({add_ln149_4_fu_768_p2_carry__0_n_5,add_ln149_4_fu_768_p2_carry__0_n_6,add_ln149_4_fu_768_p2_carry__0_n_7,add_ln149_4_fu_768_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln149_1_reg_1301_pp0_iter7_reg[7:4]),
        .O(NLW_add_ln149_4_fu_768_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln149_4_fu_768_p2_carry__0_i_1_n_5,add_ln149_4_fu_768_p2_carry__0_i_2_n_5,add_ln149_4_fu_768_p2_carry__0_i_3_n_5,add_ln149_4_fu_768_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__0_i_1
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[7]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[7]),
        .O(add_ln149_4_fu_768_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__0_i_2
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[6]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[6]),
        .O(add_ln149_4_fu_768_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__0_i_3
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[5]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[5]),
        .O(add_ln149_4_fu_768_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__0_i_4
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[4]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[4]),
        .O(add_ln149_4_fu_768_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln149_4_fu_768_p2_carry__1
       (.CI(add_ln149_4_fu_768_p2_carry__0_n_5),
        .CO({add_ln149_4_fu_768_p2_carry__1_n_5,add_ln149_4_fu_768_p2_carry__1_n_6,add_ln149_4_fu_768_p2_carry__1_n_7,add_ln149_4_fu_768_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln149_1_reg_1301_pp0_iter7_reg[11:8]),
        .O(NLW_add_ln149_4_fu_768_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln149_4_fu_768_p2_carry__1_i_1_n_5,add_ln149_4_fu_768_p2_carry__1_i_2_n_5,add_ln149_4_fu_768_p2_carry__1_i_3_n_5,add_ln149_4_fu_768_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__1_i_1
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[11]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[11]),
        .O(add_ln149_4_fu_768_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__1_i_2
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[10]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[10]),
        .O(add_ln149_4_fu_768_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__1_i_3
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[9]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[9]),
        .O(add_ln149_4_fu_768_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__1_i_4
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[8]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[8]),
        .O(add_ln149_4_fu_768_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln149_4_fu_768_p2_carry__2
       (.CI(add_ln149_4_fu_768_p2_carry__1_n_5),
        .CO({add_ln149_4_fu_768_p2_carry__2_n_5,add_ln149_4_fu_768_p2_carry__2_n_6,add_ln149_4_fu_768_p2_carry__2_n_7,add_ln149_4_fu_768_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln149_1_reg_1301_pp0_iter7_reg[15:12]),
        .O(add_ln149_4_fu_768_p2[15:12]),
        .S({add_ln149_4_fu_768_p2_carry__2_i_1_n_5,add_ln149_4_fu_768_p2_carry__2_i_2_n_5,add_ln149_4_fu_768_p2_carry__2_i_3_n_5,add_ln149_4_fu_768_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__2_i_1
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[15]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[15]),
        .O(add_ln149_4_fu_768_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__2_i_2
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[14]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[14]),
        .O(add_ln149_4_fu_768_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__2_i_3
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[13]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[13]),
        .O(add_ln149_4_fu_768_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__2_i_4
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[12]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[12]),
        .O(add_ln149_4_fu_768_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln149_4_fu_768_p2_carry__3
       (.CI(add_ln149_4_fu_768_p2_carry__2_n_5),
        .CO({NLW_add_ln149_4_fu_768_p2_carry__3_CO_UNCONNECTED[3],add_ln149_4_fu_768_p2_carry__3_n_6,add_ln149_4_fu_768_p2_carry__3_n_7,add_ln149_4_fu_768_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln149_1_reg_1301_pp0_iter7_reg[18:16]}),
        .O(add_ln149_4_fu_768_p2[19:16]),
        .S({add_ln149_4_fu_768_p2_carry__3_i_1_n_5,add_ln149_4_fu_768_p2_carry__3_i_2_n_5,add_ln149_4_fu_768_p2_carry__3_i_3_n_5,add_ln149_4_fu_768_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__3_i_1
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[19]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[19]),
        .O(add_ln149_4_fu_768_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__3_i_2
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[18]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[18]),
        .O(add_ln149_4_fu_768_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__3_i_3
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[17]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[17]),
        .O(add_ln149_4_fu_768_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry__3_i_4
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[16]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[16]),
        .O(add_ln149_4_fu_768_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry_i_1
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[3]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[3]),
        .O(add_ln149_4_fu_768_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry_i_2
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[2]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[2]),
        .O(add_ln149_4_fu_768_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry_i_3
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[1]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[1]),
        .O(add_ln149_4_fu_768_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_4_fu_768_p2_carry_i_4
       (.I0(trunc_ln149_1_reg_1301_pp0_iter7_reg[0]),
        .I1(trunc_ln149_reg_1291_pp0_iter7_reg[0]),
        .O(add_ln149_4_fu_768_p2_carry_i_4_n_5));
  FDRE \add_ln149_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28),
        .Q(\add_ln149_reg_1248_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18),
        .Q(\add_ln149_reg_1248_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17),
        .Q(\add_ln149_reg_1248_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16),
        .Q(\add_ln149_reg_1248_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15),
        .Q(\add_ln149_reg_1248_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14),
        .Q(\add_ln149_reg_1248_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13),
        .Q(\add_ln149_reg_1248_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12),
        .Q(\add_ln149_reg_1248_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11),
        .Q(\add_ln149_reg_1248_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10),
        .Q(\add_ln149_reg_1248_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9),
        .Q(\add_ln149_reg_1248_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27),
        .Q(\add_ln149_reg_1248_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8),
        .Q(\add_ln149_reg_1248_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7),
        .Q(\add_ln149_reg_1248_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6),
        .Q(\add_ln149_reg_1248_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5),
        .Q(\add_ln149_reg_1248_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26),
        .Q(\add_ln149_reg_1248_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25),
        .Q(\add_ln149_reg_1248_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24),
        .Q(\add_ln149_reg_1248_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23),
        .Q(\add_ln149_reg_1248_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22),
        .Q(\add_ln149_reg_1248_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21),
        .Q(\add_ln149_reg_1248_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20),
        .Q(\add_ln149_reg_1248_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \add_ln149_reg_1248_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19),
        .Q(\add_ln149_reg_1248_reg_n_5_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[11]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[11] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[11] ),
        .O(\add_ln151_1_reg_1306[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[11]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[10] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[10] ),
        .O(\add_ln151_1_reg_1306[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[11]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[9] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[9] ),
        .O(\add_ln151_1_reg_1306[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[11]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[8] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[8] ),
        .O(\add_ln151_1_reg_1306[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[15]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[15] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[15] ),
        .O(\add_ln151_1_reg_1306[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[15]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[14] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[14] ),
        .O(\add_ln151_1_reg_1306[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[15]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[13] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[13] ),
        .O(\add_ln151_1_reg_1306[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[15]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[12] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[12] ),
        .O(\add_ln151_1_reg_1306[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[19]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[19] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[19] ),
        .O(\add_ln151_1_reg_1306[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[19]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[18] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[18] ),
        .O(\add_ln151_1_reg_1306[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[19]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[17] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[17] ),
        .O(\add_ln151_1_reg_1306[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[19]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[16] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[16] ),
        .O(\add_ln151_1_reg_1306[19]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln151_1_reg_1306[23]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[23] ),
        .O(\add_ln151_1_reg_1306[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[23]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[23] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[23] ),
        .O(\add_ln151_1_reg_1306[23]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[23]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[22] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[22] ),
        .O(\add_ln151_1_reg_1306[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[23]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[21] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[21] ),
        .O(\add_ln151_1_reg_1306[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[23]_i_6 
       (.I0(\add_ln151_reg_1260_reg_n_5_[20] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[20] ),
        .O(\add_ln151_1_reg_1306[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[3]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[3] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[3] ),
        .O(\add_ln151_1_reg_1306[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[3]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[2] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[2] ),
        .O(\add_ln151_1_reg_1306[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[3]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[1] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[1] ),
        .O(\add_ln151_1_reg_1306[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[3]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[0] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[0] ),
        .O(\add_ln151_1_reg_1306[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[7]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[7] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[7] ),
        .O(\add_ln151_1_reg_1306[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[7]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[6] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[6] ),
        .O(\add_ln151_1_reg_1306[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[7]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[5] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[5] ),
        .O(\add_ln151_1_reg_1306[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_1_reg_1306[7]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[4] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[4] ),
        .O(\add_ln151_1_reg_1306[7]_i_5_n_5 ));
  FDRE \add_ln151_1_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[0]),
        .Q(add_ln151_1_reg_1306[0]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[10]),
        .Q(add_ln151_1_reg_1306[10]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[11]),
        .Q(add_ln151_1_reg_1306[11]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[11]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[7]_i_1_n_5 ),
        .CO({\add_ln151_1_reg_1306_reg[11]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[11]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[11]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[11] ,\add_ln151_reg_1260_reg_n_5_[10] ,\add_ln151_reg_1260_reg_n_5_[9] ,\add_ln151_reg_1260_reg_n_5_[8] }),
        .O(add_ln151_1_fu_669_p2[11:8]),
        .S({\add_ln151_1_reg_1306[11]_i_2_n_5 ,\add_ln151_1_reg_1306[11]_i_3_n_5 ,\add_ln151_1_reg_1306[11]_i_4_n_5 ,\add_ln151_1_reg_1306[11]_i_5_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[12]),
        .Q(add_ln151_1_reg_1306[12]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[13]),
        .Q(add_ln151_1_reg_1306[13]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[14]),
        .Q(add_ln151_1_reg_1306[14]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[15]),
        .Q(add_ln151_1_reg_1306[15]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[15]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[11]_i_1_n_5 ),
        .CO({\add_ln151_1_reg_1306_reg[15]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[15]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[15]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[15] ,\add_ln151_reg_1260_reg_n_5_[14] ,\add_ln151_reg_1260_reg_n_5_[13] ,\add_ln151_reg_1260_reg_n_5_[12] }),
        .O(add_ln151_1_fu_669_p2[15:12]),
        .S({\add_ln151_1_reg_1306[15]_i_2_n_5 ,\add_ln151_1_reg_1306[15]_i_3_n_5 ,\add_ln151_1_reg_1306[15]_i_4_n_5 ,\add_ln151_1_reg_1306[15]_i_5_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[16]),
        .Q(add_ln151_1_reg_1306[16]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[17]),
        .Q(add_ln151_1_reg_1306[17]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[18]),
        .Q(add_ln151_1_reg_1306[18]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[19]),
        .Q(add_ln151_1_reg_1306[19]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[19]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[15]_i_1_n_5 ),
        .CO({\add_ln151_1_reg_1306_reg[19]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[19]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[19]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[19] ,\add_ln151_reg_1260_reg_n_5_[18] ,\add_ln151_reg_1260_reg_n_5_[17] ,\add_ln151_reg_1260_reg_n_5_[16] }),
        .O(add_ln151_1_fu_669_p2[19:16]),
        .S({\add_ln151_1_reg_1306[19]_i_2_n_5 ,\add_ln151_1_reg_1306[19]_i_3_n_5 ,\add_ln151_1_reg_1306[19]_i_4_n_5 ,\add_ln151_1_reg_1306[19]_i_5_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[1]),
        .Q(add_ln151_1_reg_1306[1]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[20]),
        .Q(add_ln151_1_reg_1306[20]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[21]),
        .Q(add_ln151_1_reg_1306[21]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[22]),
        .Q(add_ln151_1_reg_1306[22]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[23]),
        .Q(add_ln151_1_reg_1306[23]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[23]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[19]_i_1_n_5 ),
        .CO({\add_ln151_1_reg_1306_reg[23]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[23]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[23]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[23]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_1_reg_1306[23]_i_2_n_5 ,\add_ln151_reg_1260_reg_n_5_[22] ,\add_ln151_reg_1260_reg_n_5_[21] ,\add_ln151_reg_1260_reg_n_5_[20] }),
        .O(add_ln151_1_fu_669_p2[23:20]),
        .S({\add_ln151_1_reg_1306[23]_i_3_n_5 ,\add_ln151_1_reg_1306[23]_i_4_n_5 ,\add_ln151_1_reg_1306[23]_i_5_n_5 ,\add_ln151_1_reg_1306[23]_i_6_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[24]),
        .Q(add_ln151_1_reg_1306[24]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[24]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[23]_i_1_n_5 ),
        .CO(\NLW_add_ln151_1_reg_1306_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln151_1_reg_1306_reg[24]_i_1_O_UNCONNECTED [3:1],add_ln151_1_fu_669_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln151_1_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[2]),
        .Q(add_ln151_1_reg_1306[2]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[3]),
        .Q(add_ln151_1_reg_1306[3]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln151_1_reg_1306_reg[3]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[3]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[3]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[3] ,\add_ln151_reg_1260_reg_n_5_[2] ,\add_ln151_reg_1260_reg_n_5_[1] ,\add_ln151_reg_1260_reg_n_5_[0] }),
        .O({add_ln151_1_fu_669_p2[3:1],\NLW_add_ln151_1_reg_1306_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln151_1_reg_1306[3]_i_2_n_5 ,\add_ln151_1_reg_1306[3]_i_3_n_5 ,\add_ln151_1_reg_1306[3]_i_4_n_5 ,\add_ln151_1_reg_1306[3]_i_5_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[4]),
        .Q(add_ln151_1_reg_1306[4]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[5]),
        .Q(add_ln151_1_reg_1306[5]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[6]),
        .Q(add_ln151_1_reg_1306[6]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[7]),
        .Q(add_ln151_1_reg_1306[7]),
        .R(1'b0));
  CARRY4 \add_ln151_1_reg_1306_reg[7]_i_1 
       (.CI(\add_ln151_1_reg_1306_reg[3]_i_1_n_5 ),
        .CO({\add_ln151_1_reg_1306_reg[7]_i_1_n_5 ,\add_ln151_1_reg_1306_reg[7]_i_1_n_6 ,\add_ln151_1_reg_1306_reg[7]_i_1_n_7 ,\add_ln151_1_reg_1306_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[7] ,\add_ln151_reg_1260_reg_n_5_[6] ,\add_ln151_reg_1260_reg_n_5_[5] ,\add_ln151_reg_1260_reg_n_5_[4] }),
        .O(add_ln151_1_fu_669_p2[7:4]),
        .S({\add_ln151_1_reg_1306[7]_i_2_n_5 ,\add_ln151_1_reg_1306[7]_i_3_n_5 ,\add_ln151_1_reg_1306[7]_i_4_n_5 ,\add_ln151_1_reg_1306[7]_i_5_n_5 }));
  FDRE \add_ln151_1_reg_1306_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[8]),
        .Q(add_ln151_1_reg_1306[8]),
        .R(1'b0));
  FDRE \add_ln151_1_reg_1306_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_1_fu_669_p2[9]),
        .Q(add_ln151_1_reg_1306[9]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_29),
        .Q(add_ln151_2_reg_1316[0]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_19),
        .Q(add_ln151_2_reg_1316[10]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_18),
        .Q(add_ln151_2_reg_1316[11]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_17),
        .Q(add_ln151_2_reg_1316[12]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_16),
        .Q(add_ln151_2_reg_1316[13]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_15),
        .Q(add_ln151_2_reg_1316[14]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_14),
        .Q(add_ln151_2_reg_1316[15]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_13),
        .Q(add_ln151_2_reg_1316[16]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_12),
        .Q(add_ln151_2_reg_1316[17]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_11),
        .Q(add_ln151_2_reg_1316[18]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_10),
        .Q(add_ln151_2_reg_1316[19]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_28),
        .Q(add_ln151_2_reg_1316[1]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_9),
        .Q(add_ln151_2_reg_1316[20]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_8),
        .Q(add_ln151_2_reg_1316[21]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_7),
        .Q(add_ln151_2_reg_1316[22]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_6),
        .Q(add_ln151_2_reg_1316[23]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[24] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_5),
        .Q(add_ln151_2_reg_1316[24]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_27),
        .Q(add_ln151_2_reg_1316[2]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_26),
        .Q(add_ln151_2_reg_1316[3]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_25),
        .Q(add_ln151_2_reg_1316[4]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_24),
        .Q(add_ln151_2_reg_1316[5]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_23),
        .Q(add_ln151_2_reg_1316[6]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_22),
        .Q(add_ln151_2_reg_1316[7]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_21),
        .Q(add_ln151_2_reg_1316[8]),
        .R(1'b0));
  FDRE \add_ln151_2_reg_1316_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_2_reg_1276[24]_i_1_n_5 ),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_20),
        .Q(add_ln151_2_reg_1316[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln151_4_fu_772_p2_carry
       (.CI(1'b0),
        .CO({add_ln151_4_fu_772_p2_carry_n_5,add_ln151_4_fu_772_p2_carry_n_6,add_ln151_4_fu_772_p2_carry_n_7,add_ln151_4_fu_772_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln151_1_reg_1321_pp0_iter7_reg[3:0]),
        .O(NLW_add_ln151_4_fu_772_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln151_4_fu_772_p2_carry_i_1_n_5,add_ln151_4_fu_772_p2_carry_i_2_n_5,add_ln151_4_fu_772_p2_carry_i_3_n_5,add_ln151_4_fu_772_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln151_4_fu_772_p2_carry__0
       (.CI(add_ln151_4_fu_772_p2_carry_n_5),
        .CO({add_ln151_4_fu_772_p2_carry__0_n_5,add_ln151_4_fu_772_p2_carry__0_n_6,add_ln151_4_fu_772_p2_carry__0_n_7,add_ln151_4_fu_772_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln151_1_reg_1321_pp0_iter7_reg[7:4]),
        .O(NLW_add_ln151_4_fu_772_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln151_4_fu_772_p2_carry__0_i_1_n_5,add_ln151_4_fu_772_p2_carry__0_i_2_n_5,add_ln151_4_fu_772_p2_carry__0_i_3_n_5,add_ln151_4_fu_772_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__0_i_1
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[7]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[7]),
        .O(add_ln151_4_fu_772_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__0_i_2
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[6]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[6]),
        .O(add_ln151_4_fu_772_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__0_i_3
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[5]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[5]),
        .O(add_ln151_4_fu_772_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__0_i_4
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[4]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[4]),
        .O(add_ln151_4_fu_772_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln151_4_fu_772_p2_carry__1
       (.CI(add_ln151_4_fu_772_p2_carry__0_n_5),
        .CO({add_ln151_4_fu_772_p2_carry__1_n_5,add_ln151_4_fu_772_p2_carry__1_n_6,add_ln151_4_fu_772_p2_carry__1_n_7,add_ln151_4_fu_772_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln151_1_reg_1321_pp0_iter7_reg[11:8]),
        .O(NLW_add_ln151_4_fu_772_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln151_4_fu_772_p2_carry__1_i_1_n_5,add_ln151_4_fu_772_p2_carry__1_i_2_n_5,add_ln151_4_fu_772_p2_carry__1_i_3_n_5,add_ln151_4_fu_772_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__1_i_1
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[11]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[11]),
        .O(add_ln151_4_fu_772_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__1_i_2
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[10]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[10]),
        .O(add_ln151_4_fu_772_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__1_i_3
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[9]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[9]),
        .O(add_ln151_4_fu_772_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__1_i_4
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[8]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[8]),
        .O(add_ln151_4_fu_772_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln151_4_fu_772_p2_carry__2
       (.CI(add_ln151_4_fu_772_p2_carry__1_n_5),
        .CO({add_ln151_4_fu_772_p2_carry__2_n_5,add_ln151_4_fu_772_p2_carry__2_n_6,add_ln151_4_fu_772_p2_carry__2_n_7,add_ln151_4_fu_772_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln151_1_reg_1321_pp0_iter7_reg[15:12]),
        .O(add_ln151_4_fu_772_p2[15:12]),
        .S({add_ln151_4_fu_772_p2_carry__2_i_1_n_5,add_ln151_4_fu_772_p2_carry__2_i_2_n_5,add_ln151_4_fu_772_p2_carry__2_i_3_n_5,add_ln151_4_fu_772_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__2_i_1
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[15]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[15]),
        .O(add_ln151_4_fu_772_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__2_i_2
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[14]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[14]),
        .O(add_ln151_4_fu_772_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__2_i_3
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[13]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[13]),
        .O(add_ln151_4_fu_772_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__2_i_4
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[12]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[12]),
        .O(add_ln151_4_fu_772_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln151_4_fu_772_p2_carry__3
       (.CI(add_ln151_4_fu_772_p2_carry__2_n_5),
        .CO({NLW_add_ln151_4_fu_772_p2_carry__3_CO_UNCONNECTED[3],add_ln151_4_fu_772_p2_carry__3_n_6,add_ln151_4_fu_772_p2_carry__3_n_7,add_ln151_4_fu_772_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln151_1_reg_1321_pp0_iter7_reg[18:16]}),
        .O(add_ln151_4_fu_772_p2[19:16]),
        .S({add_ln151_4_fu_772_p2_carry__3_i_1_n_5,add_ln151_4_fu_772_p2_carry__3_i_2_n_5,add_ln151_4_fu_772_p2_carry__3_i_3_n_5,add_ln151_4_fu_772_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__3_i_1
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[19]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[19]),
        .O(add_ln151_4_fu_772_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__3_i_2
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[18]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[18]),
        .O(add_ln151_4_fu_772_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__3_i_3
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[17]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[17]),
        .O(add_ln151_4_fu_772_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry__3_i_4
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[16]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[16]),
        .O(add_ln151_4_fu_772_p2_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry_i_1
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[3]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[3]),
        .O(add_ln151_4_fu_772_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry_i_2
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[2]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[2]),
        .O(add_ln151_4_fu_772_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry_i_3
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[1]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[1]),
        .O(add_ln151_4_fu_772_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_4_fu_772_p2_carry_i_4
       (.I0(trunc_ln151_1_reg_1321_pp0_iter7_reg[0]),
        .I1(trunc_ln151_reg_1311_pp0_iter7_reg[0]),
        .O(add_ln151_4_fu_772_p2_carry_i_4_n_5));
  FDRE \add_ln151_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28),
        .Q(\add_ln151_reg_1260_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18),
        .Q(\add_ln151_reg_1260_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17),
        .Q(\add_ln151_reg_1260_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16),
        .Q(\add_ln151_reg_1260_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15),
        .Q(\add_ln151_reg_1260_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14),
        .Q(\add_ln151_reg_1260_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13),
        .Q(\add_ln151_reg_1260_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12),
        .Q(\add_ln151_reg_1260_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11),
        .Q(\add_ln151_reg_1260_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10),
        .Q(\add_ln151_reg_1260_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9),
        .Q(\add_ln151_reg_1260_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27),
        .Q(\add_ln151_reg_1260_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8),
        .Q(\add_ln151_reg_1260_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7),
        .Q(\add_ln151_reg_1260_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[22] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6),
        .Q(\add_ln151_reg_1260_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[23] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5),
        .Q(\add_ln151_reg_1260_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26),
        .Q(\add_ln151_reg_1260_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25),
        .Q(\add_ln151_reg_1260_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24),
        .Q(\add_ln151_reg_1260_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23),
        .Q(\add_ln151_reg_1260_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22),
        .Q(\add_ln151_reg_1260_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21),
        .Q(\add_ln151_reg_1260_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20),
        .Q(\add_ln151_reg_1260_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \add_ln151_reg_1260_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln147_reg_1236[23]_i_1_n_5 ),
        .D(mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19),
        .Q(\add_ln151_reg_1260_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(stream_csc_full_n),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter7_reg_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5));
  FDRE ap_loop_exit_ready_pp0_iter8_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5),
        .Q(ap_loop_exit_ready_pp0_iter8_reg),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln91_fu_367_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .O({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SS(SS),
        .\add_ln89_reg_614_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_2_n_5 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter8_reg(ap_loop_exit_ready_pp0_iter8_reg),
        .ap_rst_n(ap_rst_n),
        .cmp20_not_reg_632(cmp20_not_reg_632),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_60),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_61),
        .icmp_ln104_1_fu_397_p2_carry__0(icmp_ln104_1_fu_397_p2_carry__0_0),
        .icmp_ln104_fu_391_p2_carry__0(\or_ln105_1_reg_1111[0]_i_2 [11:0]),
        .or_ln105_1_reg_1111(or_ln105_1_reg_1111),
        .\or_ln105_1_reg_1111_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\or_ln105_1_reg_1111_reg[0]_0 (icmp_ln103_1_fu_379_p2),
        .\or_ln105_1_reg_1111_reg[0]_1 (icmp_ln104_fu_391_p2),
        .\or_ln105_1_reg_1111_reg[0]_2 (icmp_ln104_1_fu_397_p2),
        .\or_ln105_1_reg_1111_reg[0]_3 (icmp_ln103_fu_373_p2),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .x_fu_140_reg(x_fu_140_reg),
        .\x_fu_140_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .\x_fu_140_reg[10]_0 ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\x_fu_140_reg[10]_1 ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\x_fu_140_reg[10]_2 ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .\x_fu_140_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\x_fu_140_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}),
        .\x_fu_140_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\x_fu_140_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\x_fu_140_reg[6]_1 ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\x_fu_140_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}));
  CARRY4 icmp_ln103_1_fu_379_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln103_1_fu_379_p2_carry_n_5,icmp_ln103_1_fu_379_p2_carry_n_6,icmp_ln103_1_fu_379_p2_carry_n_7,icmp_ln103_1_fu_379_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln103_1_fu_379_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  CARRY4 icmp_ln103_1_fu_379_p2_carry__0
       (.CI(icmp_ln103_1_fu_379_p2_carry_n_5),
        .CO({NLW_icmp_ln103_1_fu_379_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln103_1_fu_379_p2,icmp_ln103_1_fu_379_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln103_1_fu_379_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S}));
  CARRY4 icmp_ln103_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln103_fu_373_p2_carry_n_5,icmp_ln103_fu_373_p2_carry_n_6,icmp_ln103_fu_373_p2_carry_n_7,icmp_ln103_fu_373_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_icmp_ln103_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  CARRY4 icmp_ln103_fu_373_p2_carry__0
       (.CI(icmp_ln103_fu_373_p2_carry_n_5),
        .CO({NLW_icmp_ln103_fu_373_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln103_fu_373_p2,icmp_ln103_fu_373_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_icmp_ln103_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\or_ln105_1_reg_1111[0]_i_2_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_1_fu_397_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln104_1_fu_397_p2_carry_n_5,icmp_ln104_1_fu_397_p2_carry_n_6,icmp_ln104_1_fu_397_p2_carry_n_7,icmp_ln104_1_fu_397_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_1_fu_397_p2_carry__0
       (.CI(icmp_ln104_1_fu_397_p2_carry_n_5),
        .CO({icmp_ln104_1_fu_397_p2,icmp_ln104_1_fu_397_p2_carry__0_n_6,icmp_ln104_1_fu_397_p2_carry__0_n_7,icmp_ln104_1_fu_397_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln104_1_fu_397_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\or_ln105_1_reg_1111[0]_i_2_1 ,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_391_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln104_fu_391_p2_carry_n_5,icmp_ln104_fu_391_p2_carry_n_6,icmp_ln104_fu_391_p2_carry_n_7,icmp_ln104_fu_391_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .O(NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_391_p2_carry__0
       (.CI(icmp_ln104_fu_391_p2_carry_n_5),
        .CO({icmp_ln104_fu_391_p2,icmp_ln104_fu_391_p2_carry__0_n_6,icmp_ln104_fu_391_p2_carry__0_n_7,icmp_ln104_fu_391_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({\or_ln105_1_reg_1111[0]_i_2 [12],1'b0,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .O(NLW_icmp_ln104_fu_391_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\or_ln105_1_reg_1111[0]_i_2_0 ,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln153_1_fu_781_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln153_1_fu_781_p2_carry_n_5,icmp_ln153_1_fu_781_p2_carry_n_6,icmp_ln153_1_fu_781_p2_carry_n_7,icmp_ln153_1_fu_781_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln153_1_fu_781_p2_carry_i_1_n_5,icmp_ln153_1_fu_781_p2_carry_i_2_n_5,icmp_ln153_1_fu_781_p2_carry_i_3_n_5,icmp_ln153_1_fu_781_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln153_1_fu_781_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln153_1_fu_781_p2_carry_i_5_n_5,icmp_ln153_1_fu_781_p2_carry_i_6_n_5,icmp_ln153_1_fu_781_p2_carry_i_7_n_5,icmp_ln153_1_fu_781_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln153_1_fu_781_p2_carry__0
       (.CI(icmp_ln153_1_fu_781_p2_carry_n_5),
        .CO({NLW_icmp_ln153_1_fu_781_p2_carry__0_CO_UNCONNECTED[3],icmp_ln153_1_fu_781_p2_carry__0_n_6,icmp_ln153_1_fu_781_p2_carry__0_n_7,icmp_ln153_1_fu_781_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5,icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5,icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln153_1_fu_781_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5,icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5,icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_1
       (.I0(Rres_reg_1342[12]),
        .I1(Rres_reg_1342[13]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_2
       (.I0(Rres_reg_1342[10]),
        .I1(Rres_reg_1342[11]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_3
       (.I0(Rres_reg_1342[8]),
        .I1(Rres_reg_1342[9]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_4
       (.I0(Rres_reg_1342[12]),
        .I1(Rres_reg_1342[13]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_5
       (.I0(Rres_reg_1342[10]),
        .I1(Rres_reg_1342[11]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_1_fu_781_p2_carry__0_i_6
       (.I0(Rres_reg_1342[8]),
        .I1(Rres_reg_1342[9]),
        .O(icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_1_fu_781_p2_carry_i_1
       (.I0(Rres_reg_1342[6]),
        .I1(max_val_reg_1326[6]),
        .I2(max_val_reg_1326[7]),
        .I3(Rres_reg_1342[7]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_1_fu_781_p2_carry_i_2
       (.I0(Rres_reg_1342[4]),
        .I1(max_val_reg_1326[4]),
        .I2(max_val_reg_1326[5]),
        .I3(Rres_reg_1342[5]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_1_fu_781_p2_carry_i_3
       (.I0(Rres_reg_1342[2]),
        .I1(max_val_reg_1326[2]),
        .I2(max_val_reg_1326[3]),
        .I3(Rres_reg_1342[3]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_1_fu_781_p2_carry_i_4
       (.I0(Rres_reg_1342[0]),
        .I1(max_val_reg_1326[0]),
        .I2(max_val_reg_1326[1]),
        .I3(Rres_reg_1342[1]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_1_fu_781_p2_carry_i_5
       (.I0(Rres_reg_1342[6]),
        .I1(max_val_reg_1326[6]),
        .I2(Rres_reg_1342[7]),
        .I3(max_val_reg_1326[7]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_1_fu_781_p2_carry_i_6
       (.I0(Rres_reg_1342[4]),
        .I1(max_val_reg_1326[4]),
        .I2(Rres_reg_1342[5]),
        .I3(max_val_reg_1326[5]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_1_fu_781_p2_carry_i_7
       (.I0(Rres_reg_1342[2]),
        .I1(max_val_reg_1326[2]),
        .I2(Rres_reg_1342[3]),
        .I3(max_val_reg_1326[3]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_1_fu_781_p2_carry_i_8
       (.I0(Rres_reg_1342[0]),
        .I1(max_val_reg_1326[0]),
        .I2(Rres_reg_1342[1]),
        .I3(max_val_reg_1326[1]),
        .O(icmp_ln153_1_fu_781_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln153_fu_776_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln153_fu_776_p2_carry_n_5,icmp_ln153_fu_776_p2_carry_n_6,icmp_ln153_fu_776_p2_carry_n_7,icmp_ln153_fu_776_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln153_fu_776_p2_carry_i_1_n_5,icmp_ln153_fu_776_p2_carry_i_2_n_5,icmp_ln153_fu_776_p2_carry_i_3_n_5,icmp_ln153_fu_776_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln153_fu_776_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln153_fu_776_p2_carry_i_5_n_5,icmp_ln153_fu_776_p2_carry_i_6_n_5,icmp_ln153_fu_776_p2_carry_i_7_n_5,icmp_ln153_fu_776_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln153_fu_776_p2_carry__0
       (.CI(icmp_ln153_fu_776_p2_carry_n_5),
        .CO({NLW_icmp_ln153_fu_776_p2_carry__0_CO_UNCONNECTED[3],icmp_ln153_fu_776_p2_carry__0_n_6,icmp_ln153_fu_776_p2_carry__0_n_7,icmp_ln153_fu_776_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Rres_reg_1342[13],1'b0,1'b0}),
        .O(NLW_icmp_ln153_fu_776_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln153_fu_776_p2_carry__0_i_1_n_5,icmp_ln153_fu_776_p2_carry__0_i_2_n_5,icmp_ln153_fu_776_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_fu_776_p2_carry__0_i_1
       (.I0(Rres_reg_1342[12]),
        .I1(Rres_reg_1342[13]),
        .O(icmp_ln153_fu_776_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_fu_776_p2_carry__0_i_2
       (.I0(Rres_reg_1342[10]),
        .I1(Rres_reg_1342[11]),
        .O(icmp_ln153_fu_776_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_fu_776_p2_carry__0_i_3
       (.I0(Rres_reg_1342[8]),
        .I1(Rres_reg_1342[9]),
        .O(icmp_ln153_fu_776_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_fu_776_p2_carry_i_1
       (.I0(min_val_reg_1334[6]),
        .I1(Rres_reg_1342[6]),
        .I2(Rres_reg_1342[7]),
        .I3(min_val_reg_1334[7]),
        .O(icmp_ln153_fu_776_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_fu_776_p2_carry_i_2
       (.I0(min_val_reg_1334[4]),
        .I1(Rres_reg_1342[4]),
        .I2(Rres_reg_1342[5]),
        .I3(min_val_reg_1334[5]),
        .O(icmp_ln153_fu_776_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_fu_776_p2_carry_i_3
       (.I0(min_val_reg_1334[2]),
        .I1(Rres_reg_1342[2]),
        .I2(Rres_reg_1342[3]),
        .I3(min_val_reg_1334[3]),
        .O(icmp_ln153_fu_776_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln153_fu_776_p2_carry_i_4
       (.I0(min_val_reg_1334[0]),
        .I1(Rres_reg_1342[0]),
        .I2(Rres_reg_1342[1]),
        .I3(min_val_reg_1334[1]),
        .O(icmp_ln153_fu_776_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_fu_776_p2_carry_i_5
       (.I0(min_val_reg_1334[6]),
        .I1(Rres_reg_1342[6]),
        .I2(min_val_reg_1334[7]),
        .I3(Rres_reg_1342[7]),
        .O(icmp_ln153_fu_776_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_fu_776_p2_carry_i_6
       (.I0(min_val_reg_1334[4]),
        .I1(Rres_reg_1342[4]),
        .I2(min_val_reg_1334[5]),
        .I3(Rres_reg_1342[5]),
        .O(icmp_ln153_fu_776_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_fu_776_p2_carry_i_7
       (.I0(min_val_reg_1334[2]),
        .I1(Rres_reg_1342[2]),
        .I2(min_val_reg_1334[3]),
        .I3(Rres_reg_1342[3]),
        .O(icmp_ln153_fu_776_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln153_fu_776_p2_carry_i_8
       (.I0(min_val_reg_1334[0]),
        .I1(Rres_reg_1342[0]),
        .I2(min_val_reg_1334[1]),
        .I3(Rres_reg_1342[1]),
        .O(icmp_ln153_fu_776_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln154_1_fu_815_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln154_1_fu_815_p2_carry_n_5,icmp_ln154_1_fu_815_p2_carry_n_6,icmp_ln154_1_fu_815_p2_carry_n_7,icmp_ln154_1_fu_815_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln154_1_fu_815_p2_carry_i_1_n_5,icmp_ln154_1_fu_815_p2_carry_i_2_n_5,icmp_ln154_1_fu_815_p2_carry_i_3_n_5,icmp_ln154_1_fu_815_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln154_1_fu_815_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln154_1_fu_815_p2_carry_i_5_n_5,icmp_ln154_1_fu_815_p2_carry_i_6_n_5,icmp_ln154_1_fu_815_p2_carry_i_7_n_5,icmp_ln154_1_fu_815_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln154_1_fu_815_p2_carry__0
       (.CI(icmp_ln154_1_fu_815_p2_carry_n_5),
        .CO({NLW_icmp_ln154_1_fu_815_p2_carry__0_CO_UNCONNECTED[3],icmp_ln154_1_fu_815_p2_carry__0_n_6,icmp_ln154_1_fu_815_p2_carry__0_n_7,icmp_ln154_1_fu_815_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5,icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5,icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln154_1_fu_815_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5,icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5,icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_1
       (.I0(Gres_reg_1348[12]),
        .I1(Gres_reg_1348[13]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_2
       (.I0(Gres_reg_1348[10]),
        .I1(Gres_reg_1348[11]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_3
       (.I0(Gres_reg_1348[8]),
        .I1(Gres_reg_1348[9]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_4
       (.I0(Gres_reg_1348[12]),
        .I1(Gres_reg_1348[13]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_5
       (.I0(Gres_reg_1348[10]),
        .I1(Gres_reg_1348[11]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_1_fu_815_p2_carry__0_i_6
       (.I0(Gres_reg_1348[8]),
        .I1(Gres_reg_1348[9]),
        .O(icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_1_fu_815_p2_carry_i_1
       (.I0(Gres_reg_1348[6]),
        .I1(max_val_reg_1326[6]),
        .I2(max_val_reg_1326[7]),
        .I3(Gres_reg_1348[7]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_1_fu_815_p2_carry_i_2
       (.I0(Gres_reg_1348[4]),
        .I1(max_val_reg_1326[4]),
        .I2(max_val_reg_1326[5]),
        .I3(Gres_reg_1348[5]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_1_fu_815_p2_carry_i_3
       (.I0(Gres_reg_1348[2]),
        .I1(max_val_reg_1326[2]),
        .I2(max_val_reg_1326[3]),
        .I3(Gres_reg_1348[3]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_1_fu_815_p2_carry_i_4
       (.I0(Gres_reg_1348[0]),
        .I1(max_val_reg_1326[0]),
        .I2(max_val_reg_1326[1]),
        .I3(Gres_reg_1348[1]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_1_fu_815_p2_carry_i_5
       (.I0(Gres_reg_1348[6]),
        .I1(max_val_reg_1326[6]),
        .I2(Gres_reg_1348[7]),
        .I3(max_val_reg_1326[7]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_1_fu_815_p2_carry_i_6
       (.I0(Gres_reg_1348[4]),
        .I1(max_val_reg_1326[4]),
        .I2(Gres_reg_1348[5]),
        .I3(max_val_reg_1326[5]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_1_fu_815_p2_carry_i_7
       (.I0(Gres_reg_1348[2]),
        .I1(max_val_reg_1326[2]),
        .I2(Gres_reg_1348[3]),
        .I3(max_val_reg_1326[3]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_1_fu_815_p2_carry_i_8
       (.I0(Gres_reg_1348[0]),
        .I1(max_val_reg_1326[0]),
        .I2(Gres_reg_1348[1]),
        .I3(max_val_reg_1326[1]),
        .O(icmp_ln154_1_fu_815_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln154_fu_810_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln154_fu_810_p2_carry_n_5,icmp_ln154_fu_810_p2_carry_n_6,icmp_ln154_fu_810_p2_carry_n_7,icmp_ln154_fu_810_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln154_fu_810_p2_carry_i_1_n_5,icmp_ln154_fu_810_p2_carry_i_2_n_5,icmp_ln154_fu_810_p2_carry_i_3_n_5,icmp_ln154_fu_810_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln154_fu_810_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln154_fu_810_p2_carry_i_5_n_5,icmp_ln154_fu_810_p2_carry_i_6_n_5,icmp_ln154_fu_810_p2_carry_i_7_n_5,icmp_ln154_fu_810_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln154_fu_810_p2_carry__0
       (.CI(icmp_ln154_fu_810_p2_carry_n_5),
        .CO({NLW_icmp_ln154_fu_810_p2_carry__0_CO_UNCONNECTED[3],icmp_ln154_fu_810_p2_carry__0_n_6,icmp_ln154_fu_810_p2_carry__0_n_7,icmp_ln154_fu_810_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Gres_reg_1348[13],1'b0,1'b0}),
        .O(NLW_icmp_ln154_fu_810_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln154_fu_810_p2_carry__0_i_1_n_5,icmp_ln154_fu_810_p2_carry__0_i_2_n_5,icmp_ln154_fu_810_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_fu_810_p2_carry__0_i_1
       (.I0(Gres_reg_1348[12]),
        .I1(Gres_reg_1348[13]),
        .O(icmp_ln154_fu_810_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_fu_810_p2_carry__0_i_2
       (.I0(Gres_reg_1348[10]),
        .I1(Gres_reg_1348[11]),
        .O(icmp_ln154_fu_810_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_fu_810_p2_carry__0_i_3
       (.I0(Gres_reg_1348[8]),
        .I1(Gres_reg_1348[9]),
        .O(icmp_ln154_fu_810_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_fu_810_p2_carry_i_1
       (.I0(min_val_reg_1334[6]),
        .I1(Gres_reg_1348[6]),
        .I2(Gres_reg_1348[7]),
        .I3(min_val_reg_1334[7]),
        .O(icmp_ln154_fu_810_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_fu_810_p2_carry_i_2
       (.I0(min_val_reg_1334[4]),
        .I1(Gres_reg_1348[4]),
        .I2(Gres_reg_1348[5]),
        .I3(min_val_reg_1334[5]),
        .O(icmp_ln154_fu_810_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_fu_810_p2_carry_i_3
       (.I0(min_val_reg_1334[2]),
        .I1(Gres_reg_1348[2]),
        .I2(Gres_reg_1348[3]),
        .I3(min_val_reg_1334[3]),
        .O(icmp_ln154_fu_810_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln154_fu_810_p2_carry_i_4
       (.I0(min_val_reg_1334[0]),
        .I1(Gres_reg_1348[0]),
        .I2(Gres_reg_1348[1]),
        .I3(min_val_reg_1334[1]),
        .O(icmp_ln154_fu_810_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_fu_810_p2_carry_i_5
       (.I0(min_val_reg_1334[6]),
        .I1(Gres_reg_1348[6]),
        .I2(min_val_reg_1334[7]),
        .I3(Gres_reg_1348[7]),
        .O(icmp_ln154_fu_810_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_fu_810_p2_carry_i_6
       (.I0(min_val_reg_1334[4]),
        .I1(Gres_reg_1348[4]),
        .I2(min_val_reg_1334[5]),
        .I3(Gres_reg_1348[5]),
        .O(icmp_ln154_fu_810_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_fu_810_p2_carry_i_7
       (.I0(min_val_reg_1334[2]),
        .I1(Gres_reg_1348[2]),
        .I2(min_val_reg_1334[3]),
        .I3(Gres_reg_1348[3]),
        .O(icmp_ln154_fu_810_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln154_fu_810_p2_carry_i_8
       (.I0(min_val_reg_1334[0]),
        .I1(Gres_reg_1348[0]),
        .I2(min_val_reg_1334[1]),
        .I3(Gres_reg_1348[1]),
        .O(icmp_ln154_fu_810_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_1_fu_835_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln155_1_fu_835_p2_carry_n_5,icmp_ln155_1_fu_835_p2_carry_n_6,icmp_ln155_1_fu_835_p2_carry_n_7,icmp_ln155_1_fu_835_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln155_1_fu_835_p2_carry_i_1_n_5,icmp_ln155_1_fu_835_p2_carry_i_2_n_5,icmp_ln155_1_fu_835_p2_carry_i_3_n_5,icmp_ln155_1_fu_835_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln155_1_fu_835_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln155_1_fu_835_p2_carry_i_5_n_5,icmp_ln155_1_fu_835_p2_carry_i_6_n_5,icmp_ln155_1_fu_835_p2_carry_i_7_n_5,icmp_ln155_1_fu_835_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_1_fu_835_p2_carry__0
       (.CI(icmp_ln155_1_fu_835_p2_carry_n_5),
        .CO({NLW_icmp_ln155_1_fu_835_p2_carry__0_CO_UNCONNECTED[3],icmp_ln155_1_fu_835_p2_carry__0_n_6,icmp_ln155_1_fu_835_p2_carry__0_n_7,icmp_ln155_1_fu_835_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5,icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5,icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5}),
        .O(NLW_icmp_ln155_1_fu_835_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5,icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5,icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_1
       (.I0(Bres_reg_1354[12]),
        .I1(Bres_reg_1354[13]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_2
       (.I0(Bres_reg_1354[10]),
        .I1(Bres_reg_1354[11]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_3
       (.I0(Bres_reg_1354[8]),
        .I1(Bres_reg_1354[9]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_4
       (.I0(Bres_reg_1354[12]),
        .I1(Bres_reg_1354[13]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_5
       (.I0(Bres_reg_1354[10]),
        .I1(Bres_reg_1354[11]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_1_fu_835_p2_carry__0_i_6
       (.I0(Bres_reg_1354[8]),
        .I1(Bres_reg_1354[9]),
        .O(icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_1_fu_835_p2_carry_i_1
       (.I0(Bres_reg_1354[6]),
        .I1(max_val_reg_1326[6]),
        .I2(max_val_reg_1326[7]),
        .I3(Bres_reg_1354[7]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_1_fu_835_p2_carry_i_2
       (.I0(Bres_reg_1354[4]),
        .I1(max_val_reg_1326[4]),
        .I2(max_val_reg_1326[5]),
        .I3(Bres_reg_1354[5]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_1_fu_835_p2_carry_i_3
       (.I0(Bres_reg_1354[2]),
        .I1(max_val_reg_1326[2]),
        .I2(max_val_reg_1326[3]),
        .I3(Bres_reg_1354[3]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_1_fu_835_p2_carry_i_4
       (.I0(Bres_reg_1354[0]),
        .I1(max_val_reg_1326[0]),
        .I2(max_val_reg_1326[1]),
        .I3(Bres_reg_1354[1]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_1_fu_835_p2_carry_i_5
       (.I0(Bres_reg_1354[6]),
        .I1(max_val_reg_1326[6]),
        .I2(Bres_reg_1354[7]),
        .I3(max_val_reg_1326[7]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_1_fu_835_p2_carry_i_6
       (.I0(Bres_reg_1354[4]),
        .I1(max_val_reg_1326[4]),
        .I2(Bres_reg_1354[5]),
        .I3(max_val_reg_1326[5]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_1_fu_835_p2_carry_i_7
       (.I0(Bres_reg_1354[2]),
        .I1(max_val_reg_1326[2]),
        .I2(Bres_reg_1354[3]),
        .I3(max_val_reg_1326[3]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_1_fu_835_p2_carry_i_8
       (.I0(Bres_reg_1354[0]),
        .I1(max_val_reg_1326[0]),
        .I2(Bres_reg_1354[1]),
        .I3(max_val_reg_1326[1]),
        .O(icmp_ln155_1_fu_835_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_830_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln155_fu_830_p2_carry_n_5,icmp_ln155_fu_830_p2_carry_n_6,icmp_ln155_fu_830_p2_carry_n_7,icmp_ln155_fu_830_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln155_fu_830_p2_carry_i_1_n_5,icmp_ln155_fu_830_p2_carry_i_2_n_5,icmp_ln155_fu_830_p2_carry_i_3_n_5,icmp_ln155_fu_830_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln155_fu_830_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln155_fu_830_p2_carry_i_5_n_5,icmp_ln155_fu_830_p2_carry_i_6_n_5,icmp_ln155_fu_830_p2_carry_i_7_n_5,icmp_ln155_fu_830_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln155_fu_830_p2_carry__0
       (.CI(icmp_ln155_fu_830_p2_carry_n_5),
        .CO({NLW_icmp_ln155_fu_830_p2_carry__0_CO_UNCONNECTED[3],icmp_ln155_fu_830_p2_carry__0_n_6,icmp_ln155_fu_830_p2_carry__0_n_7,icmp_ln155_fu_830_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,Bres_reg_1354[13],1'b0,1'b0}),
        .O(NLW_icmp_ln155_fu_830_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln155_fu_830_p2_carry__0_i_1_n_5,icmp_ln155_fu_830_p2_carry__0_i_2_n_5,icmp_ln155_fu_830_p2_carry__0_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_fu_830_p2_carry__0_i_1
       (.I0(Bres_reg_1354[12]),
        .I1(Bres_reg_1354[13]),
        .O(icmp_ln155_fu_830_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_fu_830_p2_carry__0_i_2
       (.I0(Bres_reg_1354[10]),
        .I1(Bres_reg_1354[11]),
        .O(icmp_ln155_fu_830_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_fu_830_p2_carry__0_i_3
       (.I0(Bres_reg_1354[8]),
        .I1(Bres_reg_1354[9]),
        .O(icmp_ln155_fu_830_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_830_p2_carry_i_1
       (.I0(min_val_reg_1334[6]),
        .I1(Bres_reg_1354[6]),
        .I2(Bres_reg_1354[7]),
        .I3(min_val_reg_1334[7]),
        .O(icmp_ln155_fu_830_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_830_p2_carry_i_2
       (.I0(min_val_reg_1334[4]),
        .I1(Bres_reg_1354[4]),
        .I2(Bres_reg_1354[5]),
        .I3(min_val_reg_1334[5]),
        .O(icmp_ln155_fu_830_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_830_p2_carry_i_3
       (.I0(min_val_reg_1334[2]),
        .I1(Bres_reg_1354[2]),
        .I2(Bres_reg_1354[3]),
        .I3(min_val_reg_1334[3]),
        .O(icmp_ln155_fu_830_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln155_fu_830_p2_carry_i_4
       (.I0(min_val_reg_1334[0]),
        .I1(Bres_reg_1354[0]),
        .I2(Bres_reg_1354[1]),
        .I3(min_val_reg_1334[1]),
        .O(icmp_ln155_fu_830_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_830_p2_carry_i_5
       (.I0(min_val_reg_1334[6]),
        .I1(Bres_reg_1354[6]),
        .I2(min_val_reg_1334[7]),
        .I3(Bres_reg_1354[7]),
        .O(icmp_ln155_fu_830_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_830_p2_carry_i_6
       (.I0(min_val_reg_1334[4]),
        .I1(Bres_reg_1354[4]),
        .I2(min_val_reg_1334[5]),
        .I3(Bres_reg_1354[5]),
        .O(icmp_ln155_fu_830_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_830_p2_carry_i_7
       (.I0(min_val_reg_1334[2]),
        .I1(Bres_reg_1354[2]),
        .I2(min_val_reg_1334[3]),
        .I3(Bres_reg_1354[3]),
        .O(icmp_ln155_fu_830_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln155_fu_830_p2_carry_i_8
       (.I0(min_val_reg_1334[0]),
        .I1(Bres_reg_1354[0]),
        .I2(min_val_reg_1334[1]),
        .I3(Bres_reg_1354[1]),
        .O(icmp_ln155_fu_830_p2_carry_i_8_n_5));
  CARRY4 icmp_ln91_fu_367_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln91_fu_367_p2,icmp_ln91_fu_367_p2_carry_n_6,icmp_ln91_fu_367_p2_carry_n_7,icmp_ln91_fu_367_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln91_fu_367_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h2FFFFFFF)) 
    internal_empty_n_i_2__40
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(stream_csc_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h000000007F77FFFF)) 
    internal_empty_n_i_2__46
       (.I0(stream_in_hresampled_empty_n),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\mOutPtr_reg[4] ),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__40
       (.I0(internal_empty_n_reg),
        .I1(internal_full_n),
        .I2(stream_in_hresampled_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h9959555555555555)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(stream_csc_full_n),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .I5(stream_in_hresampled_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF200020002000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(stream_csc_full_n),
        .I4(v_hcresampler_core_1_U0_stream_csc_read),
        .I5(stream_csc_empty_n),
        .O(ap_enable_reg_pp0_iter9_reg_0));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    \mOutPtr[4]_i_3__2 
       (.I0(v_hcresampler_core_1_U0_stream_csc_read),
        .I1(stream_csc_empty_n),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .I5(stream_csc_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hA200000000000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(stream_csc_full_n),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(stream_in_hresampled_empty_n),
        .I5(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1 mac_muladd_16s_8ns_12ns_24_4_1_U126
       (.B(B),
        .D({mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[7:0]));
  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43 mac_muladd_16s_8ns_12ns_24_4_1_U128
       (.D({mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[7:0]),
        .p_reg_reg(p_reg_reg_1));
  bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44 mac_muladd_16s_8ns_12ns_24_4_1_U130
       (.D({mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .out(out[7:0]),
        .p_reg_reg(p_reg_reg_5),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1 mac_muladd_8ns_16s_22s_25_4_1_U132
       (.C(C),
        .D({mac_muladd_8ns_16s_22s_25_4_1_U132_n_5,mac_muladd_8ns_16s_22s_25_4_1_U132_n_6,mac_muladd_8ns_16s_22s_25_4_1_U132_n_7,mac_muladd_8ns_16s_22s_25_4_1_U132_n_8,mac_muladd_8ns_16s_22s_25_4_1_U132_n_9,mac_muladd_8ns_16s_22s_25_4_1_U132_n_10,mac_muladd_8ns_16s_22s_25_4_1_U132_n_11,mac_muladd_8ns_16s_22s_25_4_1_U132_n_12,mac_muladd_8ns_16s_22s_25_4_1_U132_n_13,mac_muladd_8ns_16s_22s_25_4_1_U132_n_14,mac_muladd_8ns_16s_22s_25_4_1_U132_n_15,mac_muladd_8ns_16s_22s_25_4_1_U132_n_16,mac_muladd_8ns_16s_22s_25_4_1_U132_n_17,mac_muladd_8ns_16s_22s_25_4_1_U132_n_18,mac_muladd_8ns_16s_22s_25_4_1_U132_n_19,mac_muladd_8ns_16s_22s_25_4_1_U132_n_20,mac_muladd_8ns_16s_22s_25_4_1_U132_n_21,mac_muladd_8ns_16s_22s_25_4_1_U132_n_22,mac_muladd_8ns_16s_22s_25_4_1_U132_n_23,mac_muladd_8ns_16s_22s_25_4_1_U132_n_24,mac_muladd_8ns_16s_22s_25_4_1_U132_n_25,mac_muladd_8ns_16s_22s_25_4_1_U132_n_26,mac_muladd_8ns_16s_22s_25_4_1_U132_n_27,mac_muladd_8ns_16s_22s_25_4_1_U132_n_28,mac_muladd_8ns_16s_22s_25_4_1_U132_n_29}),
        .Q(Bpix_reg_1126),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg));
  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45 mac_muladd_8ns_16s_22s_25_4_1_U133
       (.D({mac_muladd_8ns_16s_22s_25_4_1_U133_n_5,mac_muladd_8ns_16s_22s_25_4_1_U133_n_6,mac_muladd_8ns_16s_22s_25_4_1_U133_n_7,mac_muladd_8ns_16s_22s_25_4_1_U133_n_8,mac_muladd_8ns_16s_22s_25_4_1_U133_n_9,mac_muladd_8ns_16s_22s_25_4_1_U133_n_10,mac_muladd_8ns_16s_22s_25_4_1_U133_n_11,mac_muladd_8ns_16s_22s_25_4_1_U133_n_12,mac_muladd_8ns_16s_22s_25_4_1_U133_n_13,mac_muladd_8ns_16s_22s_25_4_1_U133_n_14,mac_muladd_8ns_16s_22s_25_4_1_U133_n_15,mac_muladd_8ns_16s_22s_25_4_1_U133_n_16,mac_muladd_8ns_16s_22s_25_4_1_U133_n_17,mac_muladd_8ns_16s_22s_25_4_1_U133_n_18,mac_muladd_8ns_16s_22s_25_4_1_U133_n_19,mac_muladd_8ns_16s_22s_25_4_1_U133_n_20,mac_muladd_8ns_16s_22s_25_4_1_U133_n_21,mac_muladd_8ns_16s_22s_25_4_1_U133_n_22,mac_muladd_8ns_16s_22s_25_4_1_U133_n_23,mac_muladd_8ns_16s_22s_25_4_1_U133_n_24,mac_muladd_8ns_16s_22s_25_4_1_U133_n_25,mac_muladd_8ns_16s_22s_25_4_1_U133_n_26,mac_muladd_8ns_16s_22s_25_4_1_U133_n_27,mac_muladd_8ns_16s_22s_25_4_1_U133_n_28,mac_muladd_8ns_16s_22s_25_4_1_U133_n_29}),
        .Q(Bpix_reg_1126),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_2),
        .p_reg_reg_0(p_reg_reg_3));
  bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46 mac_muladd_8ns_16s_22s_25_4_1_U134
       (.D({mac_muladd_8ns_16s_22s_25_4_1_U134_n_5,mac_muladd_8ns_16s_22s_25_4_1_U134_n_6,mac_muladd_8ns_16s_22s_25_4_1_U134_n_7,mac_muladd_8ns_16s_22s_25_4_1_U134_n_8,mac_muladd_8ns_16s_22s_25_4_1_U134_n_9,mac_muladd_8ns_16s_22s_25_4_1_U134_n_10,mac_muladd_8ns_16s_22s_25_4_1_U134_n_11,mac_muladd_8ns_16s_22s_25_4_1_U134_n_12,mac_muladd_8ns_16s_22s_25_4_1_U134_n_13,mac_muladd_8ns_16s_22s_25_4_1_U134_n_14,mac_muladd_8ns_16s_22s_25_4_1_U134_n_15,mac_muladd_8ns_16s_22s_25_4_1_U134_n_16,mac_muladd_8ns_16s_22s_25_4_1_U134_n_17,mac_muladd_8ns_16s_22s_25_4_1_U134_n_18,mac_muladd_8ns_16s_22s_25_4_1_U134_n_19,mac_muladd_8ns_16s_22s_25_4_1_U134_n_20,mac_muladd_8ns_16s_22s_25_4_1_U134_n_21,mac_muladd_8ns_16s_22s_25_4_1_U134_n_22,mac_muladd_8ns_16s_22s_25_4_1_U134_n_23,mac_muladd_8ns_16s_22s_25_4_1_U134_n_24,mac_muladd_8ns_16s_22s_25_4_1_U134_n_25,mac_muladd_8ns_16s_22s_25_4_1_U134_n_26,mac_muladd_8ns_16s_22s_25_4_1_U134_n_27,mac_muladd_8ns_16s_22s_25_4_1_U134_n_28,mac_muladd_8ns_16s_22s_25_4_1_U134_n_29}),
        .Q(Bpix_reg_1126),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_6),
        .p_reg_reg_0(p_reg_reg_7));
  FDRE \max_val_reg_1326_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [0]),
        .Q(max_val_reg_1326[0]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [1]),
        .Q(max_val_reg_1326[1]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [2]),
        .Q(max_val_reg_1326[2]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [3]),
        .Q(max_val_reg_1326[3]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [4]),
        .Q(max_val_reg_1326[4]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [5]),
        .Q(max_val_reg_1326[5]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [6]),
        .Q(max_val_reg_1326[6]),
        .R(1'b0));
  FDRE \max_val_reg_1326_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1326_reg[7]_0 [7]),
        .Q(max_val_reg_1326[7]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [0]),
        .Q(min_val_reg_1334[0]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [1]),
        .Q(min_val_reg_1334[1]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [2]),
        .Q(min_val_reg_1334[2]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [3]),
        .Q(min_val_reg_1334[3]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [4]),
        .Q(min_val_reg_1334[4]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [5]),
        .Q(min_val_reg_1334[5]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [6]),
        .Q(min_val_reg_1334[6]),
        .R(1'b0));
  FDRE \min_val_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1334_reg[7]_0 [7]),
        .Q(min_val_reg_1334[7]),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_28),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_18),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_17),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_16),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_15),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_14),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_13),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_12),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_11),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_10),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_9),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_27),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_8),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_7),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_6),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_5),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_26),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_25),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_24),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_23),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_22),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_21),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_20),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \mul_ln147_1_reg_1230_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U127_n_19),
        .Q(\mul_ln147_1_reg_1230_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_28),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_18),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_17),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_16),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_15),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_14),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_13),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_12),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_11),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_10),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_9),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_27),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_8),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_7),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_6),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_5),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_26),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_25),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_24),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_23),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_22),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_21),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_20),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \mul_ln149_1_reg_1242_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U129_n_19),
        .Q(\mul_ln149_1_reg_1242_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_28),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_18),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_17),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_16),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_15),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_14),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_13),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_12),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_11),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_10),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_9),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_27),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_8),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_7),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_6),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_5),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_26),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_25),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_24),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_23),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_22),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_21),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_20),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \mul_ln151_1_reg_1254_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_16s_8ns_24_4_1_U131_n_19),
        .Q(\mul_ln151_1_reg_1254_reg_n_5_[9] ),
        .R(1'b0));
  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1 mul_mul_16s_8ns_24_4_1_U127
       (.A(A),
        .D({mul_mul_16s_8ns_24_4_1_U127_n_5,mul_mul_16s_8ns_24_4_1_U127_n_6,mul_mul_16s_8ns_24_4_1_U127_n_7,mul_mul_16s_8ns_24_4_1_U127_n_8,mul_mul_16s_8ns_24_4_1_U127_n_9,mul_mul_16s_8ns_24_4_1_U127_n_10,mul_mul_16s_8ns_24_4_1_U127_n_11,mul_mul_16s_8ns_24_4_1_U127_n_12,mul_mul_16s_8ns_24_4_1_U127_n_13,mul_mul_16s_8ns_24_4_1_U127_n_14,mul_mul_16s_8ns_24_4_1_U127_n_15,mul_mul_16s_8ns_24_4_1_U127_n_16,mul_mul_16s_8ns_24_4_1_U127_n_17,mul_mul_16s_8ns_24_4_1_U127_n_18,mul_mul_16s_8ns_24_4_1_U127_n_19,mul_mul_16s_8ns_24_4_1_U127_n_20,mul_mul_16s_8ns_24_4_1_U127_n_21,mul_mul_16s_8ns_24_4_1_U127_n_22,mul_mul_16s_8ns_24_4_1_U127_n_23,mul_mul_16s_8ns_24_4_1_U127_n_24,mul_mul_16s_8ns_24_4_1_U127_n_25,mul_mul_16s_8ns_24_4_1_U127_n_26,mul_mul_16s_8ns_24_4_1_U127_n_27,mul_mul_16s_8ns_24_4_1_U127_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[15:8]));
  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47 mul_mul_16s_8ns_24_4_1_U129
       (.D({mul_mul_16s_8ns_24_4_1_U129_n_5,mul_mul_16s_8ns_24_4_1_U129_n_6,mul_mul_16s_8ns_24_4_1_U129_n_7,mul_mul_16s_8ns_24_4_1_U129_n_8,mul_mul_16s_8ns_24_4_1_U129_n_9,mul_mul_16s_8ns_24_4_1_U129_n_10,mul_mul_16s_8ns_24_4_1_U129_n_11,mul_mul_16s_8ns_24_4_1_U129_n_12,mul_mul_16s_8ns_24_4_1_U129_n_13,mul_mul_16s_8ns_24_4_1_U129_n_14,mul_mul_16s_8ns_24_4_1_U129_n_15,mul_mul_16s_8ns_24_4_1_U129_n_16,mul_mul_16s_8ns_24_4_1_U129_n_17,mul_mul_16s_8ns_24_4_1_U129_n_18,mul_mul_16s_8ns_24_4_1_U129_n_19,mul_mul_16s_8ns_24_4_1_U129_n_20,mul_mul_16s_8ns_24_4_1_U129_n_21,mul_mul_16s_8ns_24_4_1_U129_n_22,mul_mul_16s_8ns_24_4_1_U129_n_23,mul_mul_16s_8ns_24_4_1_U129_n_24,mul_mul_16s_8ns_24_4_1_U129_n_25,mul_mul_16s_8ns_24_4_1_U129_n_26,mul_mul_16s_8ns_24_4_1_U129_n_27,mul_mul_16s_8ns_24_4_1_U129_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[15:8]),
        .p_reg_reg(p_reg_reg_0));
  bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48 mul_mul_16s_8ns_24_4_1_U131
       (.D({mul_mul_16s_8ns_24_4_1_U131_n_5,mul_mul_16s_8ns_24_4_1_U131_n_6,mul_mul_16s_8ns_24_4_1_U131_n_7,mul_mul_16s_8ns_24_4_1_U131_n_8,mul_mul_16s_8ns_24_4_1_U131_n_9,mul_mul_16s_8ns_24_4_1_U131_n_10,mul_mul_16s_8ns_24_4_1_U131_n_11,mul_mul_16s_8ns_24_4_1_U131_n_12,mul_mul_16s_8ns_24_4_1_U131_n_13,mul_mul_16s_8ns_24_4_1_U131_n_14,mul_mul_16s_8ns_24_4_1_U131_n_15,mul_mul_16s_8ns_24_4_1_U131_n_16,mul_mul_16s_8ns_24_4_1_U131_n_17,mul_mul_16s_8ns_24_4_1_U131_n_18,mul_mul_16s_8ns_24_4_1_U131_n_19,mul_mul_16s_8ns_24_4_1_U131_n_20,mul_mul_16s_8ns_24_4_1_U131_n_21,mul_mul_16s_8ns_24_4_1_U131_n_22,mul_mul_16s_8ns_24_4_1_U131_n_23,mul_mul_16s_8ns_24_4_1_U131_n_24,mul_mul_16s_8ns_24_4_1_U131_n_25,mul_mul_16s_8ns_24_4_1_U131_n_26,mul_mul_16s_8ns_24_4_1_U131_n_27,mul_mul_16s_8ns_24_4_1_U131_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[15:8]),
        .p_reg_reg(p_reg_reg_4));
  FDRE \or_ln105_1_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(or_ln105_1_reg_1111),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln105_2_reg_1131[0]_i_1 
       (.I0(or_ln105_1_reg_1111),
        .I1(cmp17_not_reg_627),
        .O(or_ln105_2_fu_468_p2));
  FDRE \or_ln105_2_reg_1131_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1131),
        .Q(or_ln105_2_reg_1131_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1131_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1131_pp0_iter2_reg),
        .Q(or_ln105_2_reg_1131_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1131_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1131_pp0_iter3_reg),
        .Q(or_ln105_2_reg_1131_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1131_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1131_pp0_iter4_reg),
        .Q(or_ln105_2_reg_1131_pp0_iter5_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1131_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1131_pp0_iter5_reg),
        .Q(or_ln105_2_reg_1131_pp0_iter6_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_fu_468_p2),
        .Q(or_ln105_2_reg_1131),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[0]_i_1 
       (.I0(min_val_reg_1334[0]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[0]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[12]),
        .O(select_ln153_1_fu_803_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[1]_i_1 
       (.I0(min_val_reg_1334[1]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[1]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[13]),
        .O(select_ln153_1_fu_803_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[2]_i_1 
       (.I0(min_val_reg_1334[2]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[2]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[14]),
        .O(select_ln153_1_fu_803_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[3]_i_1 
       (.I0(min_val_reg_1334[3]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[3]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[15]),
        .O(select_ln153_1_fu_803_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[4]_i_1 
       (.I0(min_val_reg_1334[4]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[4]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[16]),
        .O(select_ln153_1_fu_803_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[5]_i_1 
       (.I0(min_val_reg_1334[5]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[5]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[17]),
        .O(select_ln153_1_fu_803_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[6]_i_1 
       (.I0(min_val_reg_1334[6]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[6]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[18]),
        .O(select_ln153_1_fu_803_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1360[7]_i_1 
       (.I0(min_val_reg_1334[7]),
        .I1(icmp_ln153_fu_776_p2_carry__0_n_6),
        .I2(max_val_reg_1326[7]),
        .I3(icmp_ln153_1_fu_781_p2_carry__0_n_6),
        .I4(add_ln147_4_fu_764_p2[19]),
        .O(select_ln153_1_fu_803_p3[7]));
  FDRE \select_ln153_1_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1360_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_803_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[0]_i_1 
       (.I0(min_val_reg_1334[0]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[0]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[12]),
        .O(select_ln154_1_fu_871_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[1]_i_1 
       (.I0(min_val_reg_1334[1]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[1]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[13]),
        .O(select_ln154_1_fu_871_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[2]_i_1 
       (.I0(min_val_reg_1334[2]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[2]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[14]),
        .O(select_ln154_1_fu_871_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[3]_i_1 
       (.I0(min_val_reg_1334[3]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[3]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[15]),
        .O(select_ln154_1_fu_871_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[4]_i_1 
       (.I0(min_val_reg_1334[4]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[4]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[16]),
        .O(select_ln154_1_fu_871_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[5]_i_1 
       (.I0(min_val_reg_1334[5]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[5]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[17]),
        .O(select_ln154_1_fu_871_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[6]_i_1 
       (.I0(min_val_reg_1334[6]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[6]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[18]),
        .O(select_ln154_1_fu_871_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1370[7]_i_1 
       (.I0(min_val_reg_1334[7]),
        .I1(icmp_ln154_fu_810_p2_carry__0_n_6),
        .I2(max_val_reg_1326[7]),
        .I3(icmp_ln154_1_fu_815_p2_carry__0_n_6),
        .I4(add_ln149_4_fu_768_p2[19]),
        .O(select_ln154_1_fu_871_p3[7]));
  FDRE \select_ln154_1_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_871_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[0]_i_1 
       (.I0(min_val_reg_1334[0]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[0]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[12]),
        .O(select_ln155_1_fu_857_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[1]_i_1 
       (.I0(min_val_reg_1334[1]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[1]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[13]),
        .O(select_ln155_1_fu_857_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[2]_i_1 
       (.I0(min_val_reg_1334[2]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[2]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[14]),
        .O(select_ln155_1_fu_857_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[3]_i_1 
       (.I0(min_val_reg_1334[3]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[3]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[15]),
        .O(select_ln155_1_fu_857_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[4]_i_1 
       (.I0(min_val_reg_1334[4]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[4]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[16]),
        .O(select_ln155_1_fu_857_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[5]_i_1 
       (.I0(min_val_reg_1334[5]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[5]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[17]),
        .O(select_ln155_1_fu_857_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[6]_i_1 
       (.I0(min_val_reg_1334[6]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[6]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[18]),
        .O(select_ln155_1_fu_857_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1365[7]_i_1 
       (.I0(min_val_reg_1334[7]),
        .I1(icmp_ln155_fu_830_p2_carry__0_n_6),
        .I2(max_val_reg_1326[7]),
        .I3(icmp_ln155_1_fu_835_p2_carry__0_n_6),
        .I4(add_ln151_4_fu_772_p2[19]),
        .O(select_ln155_1_fu_857_p3[7]));
  FDRE \select_ln155_1_reg_1365_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1365_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_857_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[0]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[10]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[11]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[12]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[13]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[14]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[15]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[16]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[17]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[18]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[19]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[1]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[2]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[3]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[4]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[5]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[6]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[7]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[8]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_1_reg_1281[9]),
        .Q(trunc_ln147_1_reg_1281_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_29),
        .Q(trunc_ln147_1_reg_1281[0]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_19),
        .Q(trunc_ln147_1_reg_1281[10]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_18),
        .Q(trunc_ln147_1_reg_1281[11]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_17),
        .Q(trunc_ln147_1_reg_1281[12]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_16),
        .Q(trunc_ln147_1_reg_1281[13]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_15),
        .Q(trunc_ln147_1_reg_1281[14]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_14),
        .Q(trunc_ln147_1_reg_1281[15]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_13),
        .Q(trunc_ln147_1_reg_1281[16]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_12),
        .Q(trunc_ln147_1_reg_1281[17]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_11),
        .Q(trunc_ln147_1_reg_1281[18]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_10),
        .Q(trunc_ln147_1_reg_1281[19]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_28),
        .Q(trunc_ln147_1_reg_1281[1]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_27),
        .Q(trunc_ln147_1_reg_1281[2]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_26),
        .Q(trunc_ln147_1_reg_1281[3]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_25),
        .Q(trunc_ln147_1_reg_1281[4]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_24),
        .Q(trunc_ln147_1_reg_1281[5]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_23),
        .Q(trunc_ln147_1_reg_1281[6]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_22),
        .Q(trunc_ln147_1_reg_1281[7]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_21),
        .Q(trunc_ln147_1_reg_1281[8]),
        .R(1'b0));
  FDRE \trunc_ln147_1_reg_1281_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U132_n_20),
        .Q(trunc_ln147_1_reg_1281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[0]_i_1 
       (.I0(\add_ln147_reg_1236_reg_n_5_[0] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[0] ),
        .O(trunc_ln147_fu_629_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[11]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[11] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[11] ),
        .O(\trunc_ln147_reg_1271[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[11]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[10] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[10] ),
        .O(\trunc_ln147_reg_1271[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[11]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[9] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[9] ),
        .O(\trunc_ln147_reg_1271[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[11]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[8] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[8] ),
        .O(\trunc_ln147_reg_1271[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[15]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[15] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[15] ),
        .O(\trunc_ln147_reg_1271[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[15]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[14] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[14] ),
        .O(\trunc_ln147_reg_1271[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[15]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[13] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[13] ),
        .O(\trunc_ln147_reg_1271[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[15]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[12] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[12] ),
        .O(\trunc_ln147_reg_1271[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[19]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[19] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[19] ),
        .O(\trunc_ln147_reg_1271[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[19]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[18] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[18] ),
        .O(\trunc_ln147_reg_1271[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[19]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[17] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[17] ),
        .O(\trunc_ln147_reg_1271[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[19]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[16] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[16] ),
        .O(\trunc_ln147_reg_1271[19]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[3]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[3] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[3] ),
        .O(\trunc_ln147_reg_1271[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[3]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[2] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[2] ),
        .O(\trunc_ln147_reg_1271[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[3]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[1] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[1] ),
        .O(\trunc_ln147_reg_1271[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[3]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[0] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[0] ),
        .O(\trunc_ln147_reg_1271[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[7]_i_2 
       (.I0(\add_ln147_reg_1236_reg_n_5_[7] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[7] ),
        .O(\trunc_ln147_reg_1271[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[7]_i_3 
       (.I0(\add_ln147_reg_1236_reg_n_5_[6] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[6] ),
        .O(\trunc_ln147_reg_1271[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[7]_i_4 
       (.I0(\add_ln147_reg_1236_reg_n_5_[5] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[5] ),
        .O(\trunc_ln147_reg_1271[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln147_reg_1271[7]_i_5 
       (.I0(\add_ln147_reg_1236_reg_n_5_[4] ),
        .I1(\mul_ln147_1_reg_1230_reg_n_5_[4] ),
        .O(\trunc_ln147_reg_1271[7]_i_5_n_5 ));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[0]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[10]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[11]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[12]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[13]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[14]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[15]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[16]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[17]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[18]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[19]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[1]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[2]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[3]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[4]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[5]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[6]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[7]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[8]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_reg_1271[9]),
        .Q(trunc_ln147_reg_1271_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[0]),
        .Q(trunc_ln147_reg_1271[0]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[10]),
        .Q(trunc_ln147_reg_1271[10]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[11]),
        .Q(trunc_ln147_reg_1271[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln147_reg_1271_reg[11]_i_1 
       (.CI(\trunc_ln147_reg_1271_reg[7]_i_1_n_5 ),
        .CO({\trunc_ln147_reg_1271_reg[11]_i_1_n_5 ,\trunc_ln147_reg_1271_reg[11]_i_1_n_6 ,\trunc_ln147_reg_1271_reg[11]_i_1_n_7 ,\trunc_ln147_reg_1271_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[11] ,\add_ln147_reg_1236_reg_n_5_[10] ,\add_ln147_reg_1236_reg_n_5_[9] ,\add_ln147_reg_1236_reg_n_5_[8] }),
        .O(trunc_ln147_fu_629_p1[11:8]),
        .S({\trunc_ln147_reg_1271[11]_i_2_n_5 ,\trunc_ln147_reg_1271[11]_i_3_n_5 ,\trunc_ln147_reg_1271[11]_i_4_n_5 ,\trunc_ln147_reg_1271[11]_i_5_n_5 }));
  FDRE \trunc_ln147_reg_1271_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[12]),
        .Q(trunc_ln147_reg_1271[12]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[13]),
        .Q(trunc_ln147_reg_1271[13]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[14]),
        .Q(trunc_ln147_reg_1271[14]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[15]),
        .Q(trunc_ln147_reg_1271[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln147_reg_1271_reg[15]_i_1 
       (.CI(\trunc_ln147_reg_1271_reg[11]_i_1_n_5 ),
        .CO({\trunc_ln147_reg_1271_reg[15]_i_1_n_5 ,\trunc_ln147_reg_1271_reg[15]_i_1_n_6 ,\trunc_ln147_reg_1271_reg[15]_i_1_n_7 ,\trunc_ln147_reg_1271_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[15] ,\add_ln147_reg_1236_reg_n_5_[14] ,\add_ln147_reg_1236_reg_n_5_[13] ,\add_ln147_reg_1236_reg_n_5_[12] }),
        .O(trunc_ln147_fu_629_p1[15:12]),
        .S({\trunc_ln147_reg_1271[15]_i_2_n_5 ,\trunc_ln147_reg_1271[15]_i_3_n_5 ,\trunc_ln147_reg_1271[15]_i_4_n_5 ,\trunc_ln147_reg_1271[15]_i_5_n_5 }));
  FDRE \trunc_ln147_reg_1271_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[16]),
        .Q(trunc_ln147_reg_1271[16]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[17]),
        .Q(trunc_ln147_reg_1271[17]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[18]),
        .Q(trunc_ln147_reg_1271[18]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[19]),
        .Q(trunc_ln147_reg_1271[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln147_reg_1271_reg[19]_i_1 
       (.CI(\trunc_ln147_reg_1271_reg[15]_i_1_n_5 ),
        .CO({\NLW_trunc_ln147_reg_1271_reg[19]_i_1_CO_UNCONNECTED [3],\trunc_ln147_reg_1271_reg[19]_i_1_n_6 ,\trunc_ln147_reg_1271_reg[19]_i_1_n_7 ,\trunc_ln147_reg_1271_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln147_reg_1236_reg_n_5_[18] ,\add_ln147_reg_1236_reg_n_5_[17] ,\add_ln147_reg_1236_reg_n_5_[16] }),
        .O(trunc_ln147_fu_629_p1[19:16]),
        .S({\trunc_ln147_reg_1271[19]_i_2_n_5 ,\trunc_ln147_reg_1271[19]_i_3_n_5 ,\trunc_ln147_reg_1271[19]_i_4_n_5 ,\trunc_ln147_reg_1271[19]_i_5_n_5 }));
  FDRE \trunc_ln147_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[1]),
        .Q(trunc_ln147_reg_1271[1]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[2]),
        .Q(trunc_ln147_reg_1271[2]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[3]),
        .Q(trunc_ln147_reg_1271[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln147_reg_1271_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln147_reg_1271_reg[3]_i_1_n_5 ,\trunc_ln147_reg_1271_reg[3]_i_1_n_6 ,\trunc_ln147_reg_1271_reg[3]_i_1_n_7 ,\trunc_ln147_reg_1271_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[3] ,\add_ln147_reg_1236_reg_n_5_[2] ,\add_ln147_reg_1236_reg_n_5_[1] ,\add_ln147_reg_1236_reg_n_5_[0] }),
        .O({trunc_ln147_fu_629_p1[3:1],add_ln147_1_fu_623_p2[0]}),
        .S({\trunc_ln147_reg_1271[3]_i_2_n_5 ,\trunc_ln147_reg_1271[3]_i_3_n_5 ,\trunc_ln147_reg_1271[3]_i_4_n_5 ,\trunc_ln147_reg_1271[3]_i_5_n_5 }));
  FDRE \trunc_ln147_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[4]),
        .Q(trunc_ln147_reg_1271[4]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[5]),
        .Q(trunc_ln147_reg_1271[5]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[6]),
        .Q(trunc_ln147_reg_1271[6]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[7]),
        .Q(trunc_ln147_reg_1271[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln147_reg_1271_reg[7]_i_1 
       (.CI(\trunc_ln147_reg_1271_reg[3]_i_1_n_5 ),
        .CO({\trunc_ln147_reg_1271_reg[7]_i_1_n_5 ,\trunc_ln147_reg_1271_reg[7]_i_1_n_6 ,\trunc_ln147_reg_1271_reg[7]_i_1_n_7 ,\trunc_ln147_reg_1271_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln147_reg_1236_reg_n_5_[7] ,\add_ln147_reg_1236_reg_n_5_[6] ,\add_ln147_reg_1236_reg_n_5_[5] ,\add_ln147_reg_1236_reg_n_5_[4] }),
        .O(trunc_ln147_fu_629_p1[7:4]),
        .S({\trunc_ln147_reg_1271[7]_i_2_n_5 ,\trunc_ln147_reg_1271[7]_i_3_n_5 ,\trunc_ln147_reg_1271[7]_i_4_n_5 ,\trunc_ln147_reg_1271[7]_i_5_n_5 }));
  FDRE \trunc_ln147_reg_1271_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[8]),
        .Q(trunc_ln147_reg_1271[8]),
        .R(1'b0));
  FDRE \trunc_ln147_reg_1271_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln147_fu_629_p1[9]),
        .Q(trunc_ln147_reg_1271[9]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[0]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[10]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[11]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[12]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[13]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[14]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[15]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[16]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[17]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[18]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[19]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[1]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[2]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[3]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[4]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[5]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[6]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[7]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[8]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_1_reg_1301[9]),
        .Q(trunc_ln149_1_reg_1301_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_29),
        .Q(trunc_ln149_1_reg_1301[0]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_19),
        .Q(trunc_ln149_1_reg_1301[10]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_18),
        .Q(trunc_ln149_1_reg_1301[11]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_17),
        .Q(trunc_ln149_1_reg_1301[12]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_16),
        .Q(trunc_ln149_1_reg_1301[13]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_15),
        .Q(trunc_ln149_1_reg_1301[14]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_14),
        .Q(trunc_ln149_1_reg_1301[15]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_13),
        .Q(trunc_ln149_1_reg_1301[16]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_12),
        .Q(trunc_ln149_1_reg_1301[17]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_11),
        .Q(trunc_ln149_1_reg_1301[18]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_10),
        .Q(trunc_ln149_1_reg_1301[19]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_28),
        .Q(trunc_ln149_1_reg_1301[1]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_27),
        .Q(trunc_ln149_1_reg_1301[2]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_26),
        .Q(trunc_ln149_1_reg_1301[3]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_25),
        .Q(trunc_ln149_1_reg_1301[4]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_24),
        .Q(trunc_ln149_1_reg_1301[5]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_23),
        .Q(trunc_ln149_1_reg_1301[6]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_22),
        .Q(trunc_ln149_1_reg_1301[7]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_21),
        .Q(trunc_ln149_1_reg_1301[8]),
        .R(1'b0));
  FDRE \trunc_ln149_1_reg_1301_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U133_n_20),
        .Q(trunc_ln149_1_reg_1301[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[0]_i_1 
       (.I0(\add_ln149_reg_1248_reg_n_5_[0] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[0] ),
        .O(trunc_ln149_fu_652_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[11]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[11] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[11] ),
        .O(\trunc_ln149_reg_1291[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[11]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[10] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[10] ),
        .O(\trunc_ln149_reg_1291[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[11]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[9] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[9] ),
        .O(\trunc_ln149_reg_1291[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[11]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[8] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[8] ),
        .O(\trunc_ln149_reg_1291[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[15]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[15] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[15] ),
        .O(\trunc_ln149_reg_1291[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[15]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[14] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[14] ),
        .O(\trunc_ln149_reg_1291[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[15]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[13] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[13] ),
        .O(\trunc_ln149_reg_1291[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[15]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[12] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[12] ),
        .O(\trunc_ln149_reg_1291[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[19]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[19] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[19] ),
        .O(\trunc_ln149_reg_1291[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[19]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[18] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[18] ),
        .O(\trunc_ln149_reg_1291[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[19]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[17] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[17] ),
        .O(\trunc_ln149_reg_1291[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[19]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[16] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[16] ),
        .O(\trunc_ln149_reg_1291[19]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[3]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[3] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[3] ),
        .O(\trunc_ln149_reg_1291[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[3]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[2] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[2] ),
        .O(\trunc_ln149_reg_1291[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[3]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[1] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[1] ),
        .O(\trunc_ln149_reg_1291[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[3]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[0] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[0] ),
        .O(\trunc_ln149_reg_1291[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[7]_i_2 
       (.I0(\add_ln149_reg_1248_reg_n_5_[7] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[7] ),
        .O(\trunc_ln149_reg_1291[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[7]_i_3 
       (.I0(\add_ln149_reg_1248_reg_n_5_[6] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[6] ),
        .O(\trunc_ln149_reg_1291[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[7]_i_4 
       (.I0(\add_ln149_reg_1248_reg_n_5_[5] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[5] ),
        .O(\trunc_ln149_reg_1291[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln149_reg_1291[7]_i_5 
       (.I0(\add_ln149_reg_1248_reg_n_5_[4] ),
        .I1(\mul_ln149_1_reg_1242_reg_n_5_[4] ),
        .O(\trunc_ln149_reg_1291[7]_i_5_n_5 ));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[0]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[10]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[11]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[12]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[13]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[14]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[15]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[16]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[17]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[18]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[19]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[1]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[2]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[3]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[4]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[5]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[6]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[7]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[8]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_reg_1291[9]),
        .Q(trunc_ln149_reg_1291_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[0]),
        .Q(trunc_ln149_reg_1291[0]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[10]),
        .Q(trunc_ln149_reg_1291[10]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[11]),
        .Q(trunc_ln149_reg_1291[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln149_reg_1291_reg[11]_i_1 
       (.CI(\trunc_ln149_reg_1291_reg[7]_i_1_n_5 ),
        .CO({\trunc_ln149_reg_1291_reg[11]_i_1_n_5 ,\trunc_ln149_reg_1291_reg[11]_i_1_n_6 ,\trunc_ln149_reg_1291_reg[11]_i_1_n_7 ,\trunc_ln149_reg_1291_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[11] ,\add_ln149_reg_1248_reg_n_5_[10] ,\add_ln149_reg_1248_reg_n_5_[9] ,\add_ln149_reg_1248_reg_n_5_[8] }),
        .O(trunc_ln149_fu_652_p1[11:8]),
        .S({\trunc_ln149_reg_1291[11]_i_2_n_5 ,\trunc_ln149_reg_1291[11]_i_3_n_5 ,\trunc_ln149_reg_1291[11]_i_4_n_5 ,\trunc_ln149_reg_1291[11]_i_5_n_5 }));
  FDRE \trunc_ln149_reg_1291_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[12]),
        .Q(trunc_ln149_reg_1291[12]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[13]),
        .Q(trunc_ln149_reg_1291[13]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[14]),
        .Q(trunc_ln149_reg_1291[14]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[15]),
        .Q(trunc_ln149_reg_1291[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln149_reg_1291_reg[15]_i_1 
       (.CI(\trunc_ln149_reg_1291_reg[11]_i_1_n_5 ),
        .CO({\trunc_ln149_reg_1291_reg[15]_i_1_n_5 ,\trunc_ln149_reg_1291_reg[15]_i_1_n_6 ,\trunc_ln149_reg_1291_reg[15]_i_1_n_7 ,\trunc_ln149_reg_1291_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[15] ,\add_ln149_reg_1248_reg_n_5_[14] ,\add_ln149_reg_1248_reg_n_5_[13] ,\add_ln149_reg_1248_reg_n_5_[12] }),
        .O(trunc_ln149_fu_652_p1[15:12]),
        .S({\trunc_ln149_reg_1291[15]_i_2_n_5 ,\trunc_ln149_reg_1291[15]_i_3_n_5 ,\trunc_ln149_reg_1291[15]_i_4_n_5 ,\trunc_ln149_reg_1291[15]_i_5_n_5 }));
  FDRE \trunc_ln149_reg_1291_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[16]),
        .Q(trunc_ln149_reg_1291[16]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[17]),
        .Q(trunc_ln149_reg_1291[17]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[18]),
        .Q(trunc_ln149_reg_1291[18]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[19]),
        .Q(trunc_ln149_reg_1291[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln149_reg_1291_reg[19]_i_1 
       (.CI(\trunc_ln149_reg_1291_reg[15]_i_1_n_5 ),
        .CO({\NLW_trunc_ln149_reg_1291_reg[19]_i_1_CO_UNCONNECTED [3],\trunc_ln149_reg_1291_reg[19]_i_1_n_6 ,\trunc_ln149_reg_1291_reg[19]_i_1_n_7 ,\trunc_ln149_reg_1291_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln149_reg_1248_reg_n_5_[18] ,\add_ln149_reg_1248_reg_n_5_[17] ,\add_ln149_reg_1248_reg_n_5_[16] }),
        .O(trunc_ln149_fu_652_p1[19:16]),
        .S({\trunc_ln149_reg_1291[19]_i_2_n_5 ,\trunc_ln149_reg_1291[19]_i_3_n_5 ,\trunc_ln149_reg_1291[19]_i_4_n_5 ,\trunc_ln149_reg_1291[19]_i_5_n_5 }));
  FDRE \trunc_ln149_reg_1291_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[1]),
        .Q(trunc_ln149_reg_1291[1]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[2]),
        .Q(trunc_ln149_reg_1291[2]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[3]),
        .Q(trunc_ln149_reg_1291[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln149_reg_1291_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln149_reg_1291_reg[3]_i_1_n_5 ,\trunc_ln149_reg_1291_reg[3]_i_1_n_6 ,\trunc_ln149_reg_1291_reg[3]_i_1_n_7 ,\trunc_ln149_reg_1291_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[3] ,\add_ln149_reg_1248_reg_n_5_[2] ,\add_ln149_reg_1248_reg_n_5_[1] ,\add_ln149_reg_1248_reg_n_5_[0] }),
        .O({trunc_ln149_fu_652_p1[3:1],add_ln149_1_fu_646_p2[0]}),
        .S({\trunc_ln149_reg_1291[3]_i_2_n_5 ,\trunc_ln149_reg_1291[3]_i_3_n_5 ,\trunc_ln149_reg_1291[3]_i_4_n_5 ,\trunc_ln149_reg_1291[3]_i_5_n_5 }));
  FDRE \trunc_ln149_reg_1291_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[4]),
        .Q(trunc_ln149_reg_1291[4]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[5]),
        .Q(trunc_ln149_reg_1291[5]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[6]),
        .Q(trunc_ln149_reg_1291[6]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[7]),
        .Q(trunc_ln149_reg_1291[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln149_reg_1291_reg[7]_i_1 
       (.CI(\trunc_ln149_reg_1291_reg[3]_i_1_n_5 ),
        .CO({\trunc_ln149_reg_1291_reg[7]_i_1_n_5 ,\trunc_ln149_reg_1291_reg[7]_i_1_n_6 ,\trunc_ln149_reg_1291_reg[7]_i_1_n_7 ,\trunc_ln149_reg_1291_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln149_reg_1248_reg_n_5_[7] ,\add_ln149_reg_1248_reg_n_5_[6] ,\add_ln149_reg_1248_reg_n_5_[5] ,\add_ln149_reg_1248_reg_n_5_[4] }),
        .O(trunc_ln149_fu_652_p1[7:4]),
        .S({\trunc_ln149_reg_1291[7]_i_2_n_5 ,\trunc_ln149_reg_1291[7]_i_3_n_5 ,\trunc_ln149_reg_1291[7]_i_4_n_5 ,\trunc_ln149_reg_1291[7]_i_5_n_5 }));
  FDRE \trunc_ln149_reg_1291_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[8]),
        .Q(trunc_ln149_reg_1291[8]),
        .R(1'b0));
  FDRE \trunc_ln149_reg_1291_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln149_fu_652_p1[9]),
        .Q(trunc_ln149_reg_1291[9]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[0]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[10]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[11]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[12]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[13]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[14]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[15]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[16]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[17]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[18]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[19]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[1]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[2]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[3]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[4]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[5]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[6]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[7]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[8]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_1_reg_1321[9]),
        .Q(trunc_ln151_1_reg_1321_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_29),
        .Q(trunc_ln151_1_reg_1321[0]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_19),
        .Q(trunc_ln151_1_reg_1321[10]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_18),
        .Q(trunc_ln151_1_reg_1321[11]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_17),
        .Q(trunc_ln151_1_reg_1321[12]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_16),
        .Q(trunc_ln151_1_reg_1321[13]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_15),
        .Q(trunc_ln151_1_reg_1321[14]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_14),
        .Q(trunc_ln151_1_reg_1321[15]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_13),
        .Q(trunc_ln151_1_reg_1321[16]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_12),
        .Q(trunc_ln151_1_reg_1321[17]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_11),
        .Q(trunc_ln151_1_reg_1321[18]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_10),
        .Q(trunc_ln151_1_reg_1321[19]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_28),
        .Q(trunc_ln151_1_reg_1321[1]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_27),
        .Q(trunc_ln151_1_reg_1321[2]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_26),
        .Q(trunc_ln151_1_reg_1321[3]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_25),
        .Q(trunc_ln151_1_reg_1321[4]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_24),
        .Q(trunc_ln151_1_reg_1321[5]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_23),
        .Q(trunc_ln151_1_reg_1321[6]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_22),
        .Q(trunc_ln151_1_reg_1321[7]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_21),
        .Q(trunc_ln151_1_reg_1321[8]),
        .R(1'b0));
  FDRE \trunc_ln151_1_reg_1321_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_22s_25_4_1_U134_n_20),
        .Q(trunc_ln151_1_reg_1321[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[0]_i_1 
       (.I0(\add_ln151_reg_1260_reg_n_5_[0] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[0] ),
        .O(trunc_ln151_fu_675_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[11]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[11] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[11] ),
        .O(\trunc_ln151_reg_1311[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[11]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[10] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[10] ),
        .O(\trunc_ln151_reg_1311[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[11]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[9] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[9] ),
        .O(\trunc_ln151_reg_1311[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[11]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[8] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[8] ),
        .O(\trunc_ln151_reg_1311[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[15]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[15] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[15] ),
        .O(\trunc_ln151_reg_1311[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[15]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[14] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[14] ),
        .O(\trunc_ln151_reg_1311[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[15]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[13] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[13] ),
        .O(\trunc_ln151_reg_1311[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[15]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[12] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[12] ),
        .O(\trunc_ln151_reg_1311[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[19]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[19] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[19] ),
        .O(\trunc_ln151_reg_1311[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[19]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[18] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[18] ),
        .O(\trunc_ln151_reg_1311[19]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[19]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[17] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[17] ),
        .O(\trunc_ln151_reg_1311[19]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[19]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[16] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[16] ),
        .O(\trunc_ln151_reg_1311[19]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[3]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[3] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[3] ),
        .O(\trunc_ln151_reg_1311[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[3]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[2] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[2] ),
        .O(\trunc_ln151_reg_1311[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[3]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[1] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[1] ),
        .O(\trunc_ln151_reg_1311[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[3]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[0] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[0] ),
        .O(\trunc_ln151_reg_1311[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[7]_i_2 
       (.I0(\add_ln151_reg_1260_reg_n_5_[7] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[7] ),
        .O(\trunc_ln151_reg_1311[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[7]_i_3 
       (.I0(\add_ln151_reg_1260_reg_n_5_[6] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[6] ),
        .O(\trunc_ln151_reg_1311[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[7]_i_4 
       (.I0(\add_ln151_reg_1260_reg_n_5_[5] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[5] ),
        .O(\trunc_ln151_reg_1311[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln151_reg_1311[7]_i_5 
       (.I0(\add_ln151_reg_1260_reg_n_5_[4] ),
        .I1(\mul_ln151_1_reg_1254_reg_n_5_[4] ),
        .O(\trunc_ln151_reg_1311[7]_i_5_n_5 ));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[0]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[10]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[11]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[12]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[13]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[14]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[15]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[16]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[17]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[18]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[19]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[1]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[2]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[3]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[4]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[5]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[6]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[7]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[8]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_reg_1311[9]),
        .Q(trunc_ln151_reg_1311_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[0]),
        .Q(trunc_ln151_reg_1311[0]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[10]),
        .Q(trunc_ln151_reg_1311[10]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[11]),
        .Q(trunc_ln151_reg_1311[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln151_reg_1311_reg[11]_i_1 
       (.CI(\trunc_ln151_reg_1311_reg[7]_i_1_n_5 ),
        .CO({\trunc_ln151_reg_1311_reg[11]_i_1_n_5 ,\trunc_ln151_reg_1311_reg[11]_i_1_n_6 ,\trunc_ln151_reg_1311_reg[11]_i_1_n_7 ,\trunc_ln151_reg_1311_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[11] ,\add_ln151_reg_1260_reg_n_5_[10] ,\add_ln151_reg_1260_reg_n_5_[9] ,\add_ln151_reg_1260_reg_n_5_[8] }),
        .O(trunc_ln151_fu_675_p1[11:8]),
        .S({\trunc_ln151_reg_1311[11]_i_2_n_5 ,\trunc_ln151_reg_1311[11]_i_3_n_5 ,\trunc_ln151_reg_1311[11]_i_4_n_5 ,\trunc_ln151_reg_1311[11]_i_5_n_5 }));
  FDRE \trunc_ln151_reg_1311_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[12]),
        .Q(trunc_ln151_reg_1311[12]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[13]),
        .Q(trunc_ln151_reg_1311[13]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[14]),
        .Q(trunc_ln151_reg_1311[14]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[15]),
        .Q(trunc_ln151_reg_1311[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln151_reg_1311_reg[15]_i_1 
       (.CI(\trunc_ln151_reg_1311_reg[11]_i_1_n_5 ),
        .CO({\trunc_ln151_reg_1311_reg[15]_i_1_n_5 ,\trunc_ln151_reg_1311_reg[15]_i_1_n_6 ,\trunc_ln151_reg_1311_reg[15]_i_1_n_7 ,\trunc_ln151_reg_1311_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[15] ,\add_ln151_reg_1260_reg_n_5_[14] ,\add_ln151_reg_1260_reg_n_5_[13] ,\add_ln151_reg_1260_reg_n_5_[12] }),
        .O(trunc_ln151_fu_675_p1[15:12]),
        .S({\trunc_ln151_reg_1311[15]_i_2_n_5 ,\trunc_ln151_reg_1311[15]_i_3_n_5 ,\trunc_ln151_reg_1311[15]_i_4_n_5 ,\trunc_ln151_reg_1311[15]_i_5_n_5 }));
  FDRE \trunc_ln151_reg_1311_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[16]),
        .Q(trunc_ln151_reg_1311[16]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[17]),
        .Q(trunc_ln151_reg_1311[17]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[18]),
        .Q(trunc_ln151_reg_1311[18]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[19]),
        .Q(trunc_ln151_reg_1311[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln151_reg_1311_reg[19]_i_1 
       (.CI(\trunc_ln151_reg_1311_reg[15]_i_1_n_5 ),
        .CO({\NLW_trunc_ln151_reg_1311_reg[19]_i_1_CO_UNCONNECTED [3],\trunc_ln151_reg_1311_reg[19]_i_1_n_6 ,\trunc_ln151_reg_1311_reg[19]_i_1_n_7 ,\trunc_ln151_reg_1311_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln151_reg_1260_reg_n_5_[18] ,\add_ln151_reg_1260_reg_n_5_[17] ,\add_ln151_reg_1260_reg_n_5_[16] }),
        .O(trunc_ln151_fu_675_p1[19:16]),
        .S({\trunc_ln151_reg_1311[19]_i_2_n_5 ,\trunc_ln151_reg_1311[19]_i_3_n_5 ,\trunc_ln151_reg_1311[19]_i_4_n_5 ,\trunc_ln151_reg_1311[19]_i_5_n_5 }));
  FDRE \trunc_ln151_reg_1311_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[1]),
        .Q(trunc_ln151_reg_1311[1]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[2]),
        .Q(trunc_ln151_reg_1311[2]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[3]),
        .Q(trunc_ln151_reg_1311[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln151_reg_1311_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln151_reg_1311_reg[3]_i_1_n_5 ,\trunc_ln151_reg_1311_reg[3]_i_1_n_6 ,\trunc_ln151_reg_1311_reg[3]_i_1_n_7 ,\trunc_ln151_reg_1311_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[3] ,\add_ln151_reg_1260_reg_n_5_[2] ,\add_ln151_reg_1260_reg_n_5_[1] ,\add_ln151_reg_1260_reg_n_5_[0] }),
        .O({trunc_ln151_fu_675_p1[3:1],add_ln151_1_fu_669_p2[0]}),
        .S({\trunc_ln151_reg_1311[3]_i_2_n_5 ,\trunc_ln151_reg_1311[3]_i_3_n_5 ,\trunc_ln151_reg_1311[3]_i_4_n_5 ,\trunc_ln151_reg_1311[3]_i_5_n_5 }));
  FDRE \trunc_ln151_reg_1311_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[4]),
        .Q(trunc_ln151_reg_1311[4]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[5]),
        .Q(trunc_ln151_reg_1311[5]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[6]),
        .Q(trunc_ln151_reg_1311[6]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[7]),
        .Q(trunc_ln151_reg_1311[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln151_reg_1311_reg[7]_i_1 
       (.CI(\trunc_ln151_reg_1311_reg[3]_i_1_n_5 ),
        .CO({\trunc_ln151_reg_1311_reg[7]_i_1_n_5 ,\trunc_ln151_reg_1311_reg[7]_i_1_n_6 ,\trunc_ln151_reg_1311_reg[7]_i_1_n_7 ,\trunc_ln151_reg_1311_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln151_reg_1260_reg_n_5_[7] ,\add_ln151_reg_1260_reg_n_5_[6] ,\add_ln151_reg_1260_reg_n_5_[5] ,\add_ln151_reg_1260_reg_n_5_[4] }),
        .O(trunc_ln151_fu_675_p1[7:4]),
        .S({\trunc_ln151_reg_1311[7]_i_2_n_5 ,\trunc_ln151_reg_1311[7]_i_3_n_5 ,\trunc_ln151_reg_1311[7]_i_4_n_5 ,\trunc_ln151_reg_1311[7]_i_5_n_5 }));
  FDRE \trunc_ln151_reg_1311_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[8]),
        .Q(trunc_ln151_reg_1311[8]),
        .R(1'b0));
  FDRE \trunc_ln151_reg_1311_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln151_fu_675_p1[9]),
        .Q(trunc_ln151_reg_1311[9]),
        .R(1'b0));
  FDSE \x_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(x_fu_140_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(x_fu_140_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(x_fu_140_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(x_fu_140_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(x_fu_140_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(x_fu_140_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(x_fu_140_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(x_fu_140_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(x_fu_140_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(x_fu_140_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(x_fu_140_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
  FDRE \x_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(x_fu_140_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_60));
endmodule

module bd_3a92_csc_0_v_hcresampler_core
   (in,
    E,
    Q,
    CO,
    \HwReg_width_read_reg_410_reg[2]_0 ,
    v_hcresampler_core_U0_HwReg_width_c16_write,
    mOutPtr110_out,
    shiftReg_ce,
    \tmp_reg_792_pp0_iter1_reg_reg[0] ,
    ap_block_pp0_stage0_110015,
    ap_clk,
    SS,
    ap_rst_n,
    bPassThru_422_or_420_In_loc_channel_dout,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    out,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_width_c17_empty_n,
    HwReg_height_c21_empty_n,
    HwReg_height_c20_full_n,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c16_full_n,
    S,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    D,
    \loopHeight_reg_405_reg[10]_0 );
  output [23:0]in;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]CO;
  output [1:0]\HwReg_width_read_reg_410_reg[2]_0 ;
  output v_hcresampler_core_U0_HwReg_width_c16_write;
  output mOutPtr110_out;
  output shiftReg_ce;
  output \tmp_reg_792_pp0_iter1_reg_reg[0] ;
  input ap_block_pp0_stage0_110015;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input [23:0]out;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_width_c17_empty_n;
  input HwReg_height_c21_empty_n;
  input HwReg_height_c20_full_n;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c16_full_n;
  input [1:0]S;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input [10:0]D;
  input [10:0]\loopHeight_reg_405_reg[10]_0 ;

  wire Block_entry3_proc_U0_ap_done;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c20_full_n;
  wire HwReg_height_c21_empty_n;
  wire HwReg_width_c16_full_n;
  wire HwReg_width_c17_empty_n;
  wire [10:1]HwReg_width_read_reg_410;
  wire [1:0]\HwReg_width_read_reg_410_reg[2]_0 ;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_4__0_n_5 ;
  wire \ap_CS_fsm[5]_i_5__0_n_5 ;
  wire \ap_CS_fsm[5]_i_6__0_n_5 ;
  wire \ap_CS_fsm[5]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_8 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_110015;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire cmp361011_i_fu_241_p2;
  wire cmp361011_i_reg_426;
  wire \cmp361011_i_reg_426[0]_i_2_n_5 ;
  wire \cmp361011_i_reg_426[0]_i_3_n_5 ;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o;
  wire [23:0]in;
  wire [10:0]loopHeight_reg_405;
  wire [10:0]\loopHeight_reg_405_reg[10]_0 ;
  wire [11:0]loopWidth_fu_235_p2;
  wire [11:0]loopWidth_reg_421;
  wire \loopWidth_reg_421_reg[11]_i_1_n_7 ;
  wire \loopWidth_reg_421_reg[11]_i_1_n_8 ;
  wire \loopWidth_reg_421_reg[3]_i_1_n_5 ;
  wire \loopWidth_reg_421_reg[3]_i_1_n_6 ;
  wire \loopWidth_reg_421_reg[3]_i_1_n_7 ;
  wire \loopWidth_reg_421_reg[3]_i_1_n_8 ;
  wire \loopWidth_reg_421_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_421_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_421_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_421_reg[7]_i_1_n_8 ;
  wire mOutPtr110_out;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0516_21070_lcssa1096_i_fu_114;
  wire [7:0]p_0_0_0_0_05241020_lcssa1043_i_fu_74;
  wire p_0_0_0_0_05241026_lcssa1052_i_fu_860;
  wire [7:0]p_0_0_0_0_0_21073_lcssa1099_i_fu_118;
  wire [7:0]p_0_1_0_0_01022_lcssa1046_i_fu_78;
  wire [7:0]p_0_1_0_0_01028_lcssa1055_i_fu_90;
  wire [7:0]p_0_1_0_0_01032_lcssa1058_i_fu_94;
  wire [7:0]p_0_2_0_0_01024_lcssa1049_i_fu_82;
  wire [7:0]p_lcssa10661084_i_fu_102;
  wire [7:0]p_lcssa10681090_i_fu_106;
  wire [7:0]p_lcssa10691093_i_fu_110;
  wire [7:0]p_lcssa1078_i_fu_98;
  wire p_lcssa1078_i_fu_980;
  wire [7:0]pixbuf_y_val_V_15_fu_126;
  wire pixbuf_y_val_V_15_fu_1260;
  wire [7:0]pixbuf_y_val_V_16_fu_130;
  wire pixbuf_y_val_V_16_fu_1300;
  wire [7:0]pixbuf_y_val_V_16_load_reg_438;
  wire [7:0]pixbuf_y_val_V_17_fu_134;
  wire [7:0]pixbuf_y_val_V_17_load_reg_443;
  wire [7:0]pixbuf_y_val_V_18_fu_138;
  wire [7:0]pixbuf_y_val_V_18_load_reg_448;
  wire [7:0]pixbuf_y_val_V_1_fu_124;
  wire [7:0]pixbuf_y_val_V_6_reg_796;
  wire [7:0]pixbuf_y_val_V_7_reg_802;
  wire [7:0]pixbuf_y_val_V_8_reg_807;
  wire [7:0]pixbuf_y_val_V_fu_122;
  wire [2:2]select_ln685_reg_416;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_hresampled_full_n;
  wire \tmp_reg_792_pp0_iter1_reg_reg[0] ;
  wire v_hcresampler_core_U0_HwReg_width_c16_write;
  wire v_hcresampler_core_U0_ap_start;
  wire [10:0]y_3_fu_70;
  wire [10:0]y_4_fu_255_p2;
  wire [10:0]y_4_reg_433;
  wire \y_4_reg_433[10]_i_2_n_5 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED ;
  wire [2:2]\NLW_loopWidth_reg_421_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loopWidth_reg_421_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(\HwReg_width_read_reg_410_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(HwReg_width_read_reg_410[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(HwReg_width_read_reg_410[1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(\HwReg_width_read_reg_410_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(HwReg_width_read_reg_410[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(HwReg_width_read_reg_410[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(HwReg_width_read_reg_410[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(HwReg_width_read_reg_410[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(HwReg_width_read_reg_410[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(HwReg_width_read_reg_410[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(HwReg_width_read_reg_410[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(HwReg_width_c17_empty_n),
        .I2(HwReg_height_c21_empty_n),
        .I3(HwReg_height_c20_full_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(HwReg_width_c16_full_n),
        .O(v_hcresampler_core_U0_HwReg_width_c16_write));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(cmp361011_i_reg_426),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_4__0 
       (.I0(y_3_fu_70[9]),
        .I1(loopHeight_reg_405[9]),
        .I2(loopHeight_reg_405[10]),
        .I3(y_3_fu_70[10]),
        .O(\ap_CS_fsm[5]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5__0 
       (.I0(y_3_fu_70[6]),
        .I1(loopHeight_reg_405[6]),
        .I2(y_3_fu_70[7]),
        .I3(loopHeight_reg_405[7]),
        .I4(loopHeight_reg_405[8]),
        .I5(y_3_fu_70[8]),
        .O(\ap_CS_fsm[5]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6__0 
       (.I0(y_3_fu_70[3]),
        .I1(loopHeight_reg_405[3]),
        .I2(y_3_fu_70[4]),
        .I3(loopHeight_reg_405[4]),
        .I4(loopHeight_reg_405[5]),
        .I5(y_3_fu_70[5]),
        .O(\ap_CS_fsm[5]_i_6__0_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(y_3_fu_70[0]),
        .I1(loopHeight_reg_405[0]),
        .I2(y_3_fu_70[1]),
        .I3(loopHeight_reg_405[1]),
        .I4(loopHeight_reg_405[2]),
        .I5(y_3_fu_70[2]),
        .O(\ap_CS_fsm[5]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_hcresampler_core_U0_HwReg_width_c16_write),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2__0_n_6 ,\ap_CS_fsm_reg[5]_i_2__0_n_7 ,\ap_CS_fsm_reg[5]_i_2__0_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_4__0_n_5 ,\ap_CS_fsm[5]_i_5__0_n_5 ,\ap_CS_fsm[5]_i_6__0_n_5 ,\ap_CS_fsm[5]_i_7_n_5 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cmp361011_i_reg_426[0]_i_1 
       (.I0(\cmp361011_i_reg_426[0]_i_2_n_5 ),
        .I1(loopWidth_fu_235_p2[11]),
        .I2(loopWidth_fu_235_p2[10]),
        .I3(loopWidth_fu_235_p2[9]),
        .I4(loopWidth_fu_235_p2[8]),
        .I5(\cmp361011_i_reg_426[0]_i_3_n_5 ),
        .O(cmp361011_i_fu_241_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp361011_i_reg_426[0]_i_2 
       (.I0(loopWidth_fu_235_p2[7]),
        .I1(loopWidth_fu_235_p2[6]),
        .I2(loopWidth_fu_235_p2[5]),
        .I3(loopWidth_fu_235_p2[4]),
        .O(\cmp361011_i_reg_426[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp361011_i_reg_426[0]_i_3 
       (.I0(loopWidth_fu_235_p2[1]),
        .I1(loopWidth_fu_235_p2[0]),
        .I2(loopWidth_fu_235_p2[3]),
        .I3(loopWidth_fu_235_p2[2]),
        .O(\cmp361011_i_reg_426[0]_i_3_n_5 ));
  FDRE \cmp361011_i_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp361011_i_fu_241_p2),
        .Q(cmp361011_i_reg_426),
        .R(1'b0));
  bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180
       (.\Bpix_reg_1126_reg[7] (p_0_2_0_0_01024_lcssa1049_i_fu_82),
        .CO(CO),
        .D(ap_NS_fsm[5:4]),
        .E(p_lcssa1078_i_fu_980),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (pixbuf_y_val_V_15_fu_1260),
        .\ap_CS_fsm_reg[4]_0 (pixbuf_y_val_V_16_fu_1300),
        .\ap_CS_fsm_reg[4]_1 (E),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_state5,ap_CS_fsm_state4,Q[1]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp361011_i_reg_426(cmp361011_i_reg_426),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107),
        .\icmp_ln724_reg_768_reg[0]_0 (loopWidth_reg_421),
        .icmp_ln732_fu_289_p2_carry__0_0({HwReg_width_read_reg_410[10:3],\HwReg_width_read_reg_410_reg[2]_0 [1],HwReg_width_read_reg_410[1],\HwReg_width_read_reg_410_reg[2]_0 [0]}),
        .in(in),
        .out(out[15:0]),
        .\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o),
        .\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o),
        .\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o),
        .\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o),
        .\p_lcssa10661084_i_fu_102_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o),
        .\p_lcssa10661084_i_fu_102_reg[7]_0 (p_lcssa10661084_i_fu_102),
        .\p_lcssa10661084_i_fu_102_reg[7]_1 (p_lcssa10691093_i_fu_110),
        .\p_lcssa10661084_i_fu_102_reg[7]_2 (p_0_1_0_0_01032_lcssa1058_i_fu_94),
        .\p_lcssa10681090_i_fu_106_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o),
        .\p_lcssa10681090_i_fu_106_reg[7]_0 (p_0_0_0_0_0516_21070_lcssa1096_i_fu_114),
        .\p_lcssa10691093_i_fu_110_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o),
        .\p_lcssa10691093_i_fu_110_reg[7]_0 (p_0_0_0_0_0_21073_lcssa1099_i_fu_118),
        .\p_lcssa1078_i_fu_98_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o),
        .\p_lcssa1078_i_fu_98_reg[7]_0 (p_lcssa1078_i_fu_98),
        .\p_lcssa1078_i_fu_98_reg[7]_1 (p_lcssa10681090_i_fu_106),
        .\p_lcssa1078_i_fu_98_reg[7]_2 (p_0_1_0_0_01028_lcssa1055_i_fu_90),
        .p_reg_reg(p_0_0_0_0_05241020_lcssa1043_i_fu_74),
        .\pixbuf_y_val_V_1_fu_124_reg[7]_0 (pixbuf_y_val_V_1_fu_124),
        .\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 (pixbuf_y_val_V_15_fu_126),
        .\pixbuf_y_val_V_2_fu_128_reg[7]_0 (pixbuf_y_val_V_fu_122),
        .\pixbuf_y_val_V_3_fu_132_reg[7]_0 (pixbuf_y_val_V_16_load_reg_438),
        .\pixbuf_y_val_V_4_fu_136_reg[7]_0 (pixbuf_y_val_V_17_load_reg_443),
        .\pixbuf_y_val_V_5_fu_140_reg[7]_0 (pixbuf_y_val_V_18_load_reg_448),
        .\pixbuf_y_val_V_6_reg_796_reg[7]_0 (pixbuf_y_val_V_6_reg_796),
        .\pixbuf_y_val_V_7_reg_802_reg[7]_0 (pixbuf_y_val_V_7_reg_802),
        .\pixbuf_y_val_V_8_reg_807_reg[7]_0 (pixbuf_y_val_V_8_reg_807),
        .select_ln685_reg_416(select_ln685_reg_416),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .\tmp_reg_792_pp0_iter1_reg_reg[0]_0 (\tmp_reg_792_pp0_iter1_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .R(SS));
  FDRE \loopHeight_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [0]),
        .Q(loopHeight_reg_405[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [10]),
        .Q(loopHeight_reg_405[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [1]),
        .Q(loopHeight_reg_405[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [2]),
        .Q(loopHeight_reg_405[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [3]),
        .Q(loopHeight_reg_405[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [4]),
        .Q(loopHeight_reg_405[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [5]),
        .Q(loopHeight_reg_405[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [6]),
        .Q(loopHeight_reg_405[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [7]),
        .Q(loopHeight_reg_405[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [8]),
        .Q(loopHeight_reg_405[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_405_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_405_reg[10]_0 [9]),
        .Q(loopHeight_reg_405[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[0]),
        .Q(loopWidth_reg_421[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[10]),
        .Q(loopWidth_reg_421[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[11]),
        .Q(loopWidth_reg_421[11]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_421_reg[11]_i_1 
       (.CI(\loopWidth_reg_421_reg[7]_i_1_n_5 ),
        .CO({loopWidth_fu_235_p2[11],\NLW_loopWidth_reg_421_reg[11]_i_1_CO_UNCONNECTED [2],\loopWidth_reg_421_reg[11]_i_1_n_7 ,\loopWidth_reg_421_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_421_reg[11]_i_1_O_UNCONNECTED [3],loopWidth_fu_235_p2[10:8]}),
        .S({1'b1,HwReg_width_read_reg_410[10:8]}));
  FDRE \loopWidth_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[1]),
        .Q(loopWidth_reg_421[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[2]),
        .Q(loopWidth_reg_421[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[3]),
        .Q(loopWidth_reg_421[3]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_421_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopWidth_reg_421_reg[3]_i_1_n_5 ,\loopWidth_reg_421_reg[3]_i_1_n_6 ,\loopWidth_reg_421_reg[3]_i_1_n_7 ,\loopWidth_reg_421_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HwReg_width_read_reg_410_reg[2]_0 [1],1'b0,\HwReg_width_read_reg_410_reg[2]_0 [0]}),
        .O(loopWidth_fu_235_p2[3:0]),
        .S({HwReg_width_read_reg_410[3],S[1],HwReg_width_read_reg_410[1],S[0]}));
  FDRE \loopWidth_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[4]),
        .Q(loopWidth_reg_421[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[5]),
        .Q(loopWidth_reg_421[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[6]),
        .Q(loopWidth_reg_421[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[7]),
        .Q(loopWidth_reg_421[7]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_421_reg[7]_i_1 
       (.CI(\loopWidth_reg_421_reg[3]_i_1_n_5 ),
        .CO({\loopWidth_reg_421_reg[7]_i_1_n_5 ,\loopWidth_reg_421_reg[7]_i_1_n_6 ,\loopWidth_reg_421_reg[7]_i_1_n_7 ,\loopWidth_reg_421_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(loopWidth_fu_235_p2[7:4]),
        .S(HwReg_width_read_reg_410[7:4]));
  FDRE \loopWidth_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[8]),
        .Q(loopWidth_reg_421[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_235_p2[9]),
        .Q(loopWidth_reg_421[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I5(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(mOutPtr110_out));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[0]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[1]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[2]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[3]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[4]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[5]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[6]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o[7]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_74[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_05241026_lcssa1052_i_fu_86[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(cmp361011_i_reg_426),
        .O(p_0_0_0_0_05241026_lcssa1052_i_fu_860));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[0]),
        .Q(pixbuf_y_val_V_fu_122[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[1]),
        .Q(pixbuf_y_val_V_fu_122[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[2]),
        .Q(pixbuf_y_val_V_fu_122[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[3]),
        .Q(pixbuf_y_val_V_fu_122[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[4]),
        .Q(pixbuf_y_val_V_fu_122[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[5]),
        .Q(pixbuf_y_val_V_fu_122[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[6]),
        .Q(pixbuf_y_val_V_fu_122[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_860),
        .D(pixbuf_y_val_V_1_fu_124[7]),
        .Q(pixbuf_y_val_V_fu_122[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[0]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[1]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[2]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[3]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[4]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[5]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[6]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o[7]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_118[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_78[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[0]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[1]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[2]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[3]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[4]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[5]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[6]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o[7]),
        .Q(p_0_1_0_0_01028_lcssa1055_i_fu_90[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[0]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[1]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[2]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[3]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[4]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[5]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[6]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o[7]),
        .Q(p_0_1_0_0_01032_lcssa1058_i_fu_94[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_82[7]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[0]),
        .Q(p_lcssa10661084_i_fu_102[0]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[1]),
        .Q(p_lcssa10661084_i_fu_102[1]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[2]),
        .Q(p_lcssa10661084_i_fu_102[2]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[3]),
        .Q(p_lcssa10661084_i_fu_102[3]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[4]),
        .Q(p_lcssa10661084_i_fu_102[4]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[5]),
        .Q(p_lcssa10661084_i_fu_102[5]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[6]),
        .Q(p_lcssa10661084_i_fu_102[6]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o[7]),
        .Q(p_lcssa10661084_i_fu_102[7]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[0]),
        .Q(p_lcssa10681090_i_fu_106[0]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[1]),
        .Q(p_lcssa10681090_i_fu_106[1]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[2]),
        .Q(p_lcssa10681090_i_fu_106[2]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[3]),
        .Q(p_lcssa10681090_i_fu_106[3]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[4]),
        .Q(p_lcssa10681090_i_fu_106[4]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[5]),
        .Q(p_lcssa10681090_i_fu_106[5]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[6]),
        .Q(p_lcssa10681090_i_fu_106[6]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[7]),
        .Q(p_lcssa10681090_i_fu_106[7]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[0]),
        .Q(p_lcssa10691093_i_fu_110[0]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[1]),
        .Q(p_lcssa10691093_i_fu_110[1]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[2]),
        .Q(p_lcssa10691093_i_fu_110[2]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[3]),
        .Q(p_lcssa10691093_i_fu_110[3]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[4]),
        .Q(p_lcssa10691093_i_fu_110[4]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[5]),
        .Q(p_lcssa10691093_i_fu_110[5]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[6]),
        .Q(p_lcssa10691093_i_fu_110[6]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[7]),
        .Q(p_lcssa10691093_i_fu_110[7]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[0]),
        .Q(p_lcssa1078_i_fu_98[0]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[1]),
        .Q(p_lcssa1078_i_fu_98[1]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[2]),
        .Q(p_lcssa1078_i_fu_98[2]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[3]),
        .Q(p_lcssa1078_i_fu_98[3]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[4]),
        .Q(p_lcssa1078_i_fu_98[4]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[5]),
        .Q(p_lcssa1078_i_fu_98[5]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[6]),
        .Q(p_lcssa1078_i_fu_98[6]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1078_i_fu_980),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o[7]),
        .Q(p_lcssa1078_i_fu_98[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[0]),
        .Q(pixbuf_y_val_V_15_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[1]),
        .Q(pixbuf_y_val_V_15_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[2]),
        .Q(pixbuf_y_val_V_15_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[3]),
        .Q(pixbuf_y_val_V_15_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[4]),
        .Q(pixbuf_y_val_V_15_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[5]),
        .Q(pixbuf_y_val_V_15_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[6]),
        .Q(pixbuf_y_val_V_15_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1260),
        .D(pixbuf_y_val_V_6_reg_796[7]),
        .Q(pixbuf_y_val_V_15_fu_126[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[0]),
        .Q(pixbuf_y_val_V_16_fu_130[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[1]),
        .Q(pixbuf_y_val_V_16_fu_130[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[2]),
        .Q(pixbuf_y_val_V_16_fu_130[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[3]),
        .Q(pixbuf_y_val_V_16_fu_130[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[4]),
        .Q(pixbuf_y_val_V_16_fu_130[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[5]),
        .Q(pixbuf_y_val_V_16_fu_130[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[6]),
        .Q(pixbuf_y_val_V_16_fu_130[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_6_reg_796[7]),
        .Q(pixbuf_y_val_V_16_fu_130[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[0]),
        .Q(pixbuf_y_val_V_16_load_reg_438[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[1]),
        .Q(pixbuf_y_val_V_16_load_reg_438[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[2]),
        .Q(pixbuf_y_val_V_16_load_reg_438[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[3]),
        .Q(pixbuf_y_val_V_16_load_reg_438[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[4]),
        .Q(pixbuf_y_val_V_16_load_reg_438[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[5]),
        .Q(pixbuf_y_val_V_16_load_reg_438[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[6]),
        .Q(pixbuf_y_val_V_16_load_reg_438[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_16_fu_130[7]),
        .Q(pixbuf_y_val_V_16_load_reg_438[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[0]),
        .Q(pixbuf_y_val_V_17_fu_134[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[1]),
        .Q(pixbuf_y_val_V_17_fu_134[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[2]),
        .Q(pixbuf_y_val_V_17_fu_134[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[3]),
        .Q(pixbuf_y_val_V_17_fu_134[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[4]),
        .Q(pixbuf_y_val_V_17_fu_134[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[5]),
        .Q(pixbuf_y_val_V_17_fu_134[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[6]),
        .Q(pixbuf_y_val_V_17_fu_134[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_7_reg_802[7]),
        .Q(pixbuf_y_val_V_17_fu_134[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[0]),
        .Q(pixbuf_y_val_V_17_load_reg_443[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[1]),
        .Q(pixbuf_y_val_V_17_load_reg_443[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[2]),
        .Q(pixbuf_y_val_V_17_load_reg_443[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[3]),
        .Q(pixbuf_y_val_V_17_load_reg_443[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[4]),
        .Q(pixbuf_y_val_V_17_load_reg_443[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[5]),
        .Q(pixbuf_y_val_V_17_load_reg_443[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[6]),
        .Q(pixbuf_y_val_V_17_load_reg_443[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_17_fu_134[7]),
        .Q(pixbuf_y_val_V_17_load_reg_443[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[0]),
        .Q(pixbuf_y_val_V_18_fu_138[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[1]),
        .Q(pixbuf_y_val_V_18_fu_138[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[2]),
        .Q(pixbuf_y_val_V_18_fu_138[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[3]),
        .Q(pixbuf_y_val_V_18_fu_138[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[4]),
        .Q(pixbuf_y_val_V_18_fu_138[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[5]),
        .Q(pixbuf_y_val_V_18_fu_138[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[6]),
        .Q(pixbuf_y_val_V_18_fu_138[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1300),
        .D(pixbuf_y_val_V_8_reg_807[7]),
        .Q(pixbuf_y_val_V_18_fu_138[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[0]),
        .Q(pixbuf_y_val_V_18_load_reg_448[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[1]),
        .Q(pixbuf_y_val_V_18_load_reg_448[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[2]),
        .Q(pixbuf_y_val_V_18_load_reg_448[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[3]),
        .Q(pixbuf_y_val_V_18_load_reg_448[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[4]),
        .Q(pixbuf_y_val_V_18_load_reg_448[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[5]),
        .Q(pixbuf_y_val_V_18_load_reg_448[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[6]),
        .Q(pixbuf_y_val_V_18_load_reg_448[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_18_fu_138[7]),
        .Q(pixbuf_y_val_V_18_load_reg_448[7]),
        .R(1'b0));
  FDRE \select_ln685_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(ap_block_pp0_stage0_110015),
        .Q(select_ln685_reg_416),
        .R(1'b0));
  FDRE \y_3_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[0]),
        .Q(y_3_fu_70[0]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[10]),
        .Q(y_3_fu_70[10]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[1]),
        .Q(y_3_fu_70[1]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[2]),
        .Q(y_3_fu_70[2]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[3]),
        .Q(y_3_fu_70[3]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[4]),
        .Q(y_3_fu_70[4]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[5]),
        .Q(y_3_fu_70[5]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[6]),
        .Q(y_3_fu_70[6]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[7]),
        .Q(y_3_fu_70[7]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[8]),
        .Q(y_3_fu_70[8]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  FDRE \y_3_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_reg_433[9]),
        .Q(y_3_fu_70[9]),
        .R(v_hcresampler_core_U0_HwReg_width_c16_write));
  LUT1 #(
    .INIT(2'h1)) 
    \y_4_reg_433[0]_i_1 
       (.I0(y_3_fu_70[0]),
        .O(y_4_fu_255_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_4_reg_433[10]_i_1 
       (.I0(y_3_fu_70[9]),
        .I1(y_3_fu_70[7]),
        .I2(y_3_fu_70[6]),
        .I3(\y_4_reg_433[10]_i_2_n_5 ),
        .I4(y_3_fu_70[8]),
        .I5(y_3_fu_70[10]),
        .O(y_4_fu_255_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_4_reg_433[10]_i_2 
       (.I0(y_3_fu_70[2]),
        .I1(y_3_fu_70[1]),
        .I2(y_3_fu_70[0]),
        .I3(y_3_fu_70[3]),
        .I4(y_3_fu_70[4]),
        .I5(y_3_fu_70[5]),
        .O(\y_4_reg_433[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_4_reg_433[1]_i_1 
       (.I0(y_3_fu_70[0]),
        .I1(y_3_fu_70[1]),
        .O(y_4_fu_255_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_4_reg_433[2]_i_1 
       (.I0(y_3_fu_70[0]),
        .I1(y_3_fu_70[1]),
        .I2(y_3_fu_70[2]),
        .O(y_4_fu_255_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_4_reg_433[3]_i_1 
       (.I0(y_3_fu_70[2]),
        .I1(y_3_fu_70[1]),
        .I2(y_3_fu_70[0]),
        .I3(y_3_fu_70[3]),
        .O(y_4_fu_255_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_4_reg_433[4]_i_1 
       (.I0(y_3_fu_70[3]),
        .I1(y_3_fu_70[0]),
        .I2(y_3_fu_70[1]),
        .I3(y_3_fu_70[2]),
        .I4(y_3_fu_70[4]),
        .O(y_4_fu_255_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_4_reg_433[5]_i_1 
       (.I0(y_3_fu_70[2]),
        .I1(y_3_fu_70[1]),
        .I2(y_3_fu_70[0]),
        .I3(y_3_fu_70[3]),
        .I4(y_3_fu_70[4]),
        .I5(y_3_fu_70[5]),
        .O(y_4_fu_255_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \y_4_reg_433[6]_i_1 
       (.I0(\y_4_reg_433[10]_i_2_n_5 ),
        .I1(y_3_fu_70[6]),
        .O(y_4_fu_255_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \y_4_reg_433[7]_i_1 
       (.I0(\y_4_reg_433[10]_i_2_n_5 ),
        .I1(y_3_fu_70[6]),
        .I2(y_3_fu_70[7]),
        .O(y_4_fu_255_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \y_4_reg_433[8]_i_1 
       (.I0(y_3_fu_70[7]),
        .I1(y_3_fu_70[6]),
        .I2(\y_4_reg_433[10]_i_2_n_5 ),
        .I3(y_3_fu_70[8]),
        .O(y_4_fu_255_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \y_4_reg_433[9]_i_1 
       (.I0(y_3_fu_70[8]),
        .I1(\y_4_reg_433[10]_i_2_n_5 ),
        .I2(y_3_fu_70[6]),
        .I3(y_3_fu_70[7]),
        .I4(y_3_fu_70[9]),
        .O(y_4_fu_255_p2[9]));
  FDRE \y_4_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[0]),
        .Q(y_4_reg_433[0]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[10]),
        .Q(y_4_reg_433[10]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[1]),
        .Q(y_4_reg_433[1]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[2]),
        .Q(y_4_reg_433[2]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[3]),
        .Q(y_4_reg_433[3]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[4]),
        .Q(y_4_reg_433[4]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[5]),
        .Q(y_4_reg_433[5]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[6]),
        .Q(y_4_reg_433[6]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[7]),
        .Q(y_4_reg_433[7]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[8]),
        .Q(y_4_reg_433[8]),
        .R(1'b0));
  FDRE \y_4_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_4_fu_255_p2[9]),
        .Q(y_4_reg_433[9]),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_v_hcresampler_core_1
   (E,
    Q,
    CO,
    \HwReg_width_read_reg_429_reg[1]_0 ,
    v_hcresampler_core_1_U0_HwReg_width_c_write,
    in,
    mOutPtr110_out,
    \ap_CS_fsm_reg[4]_0 ,
    shiftReg_ce,
    ap_clk,
    select_ln720_fu_233_p3,
    out,
    SS,
    ap_rst_n,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    bPassThru_422_or_420_Out_loc_channel_dout,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_width_c15_empty_n,
    HwReg_height_c19_empty_n,
    HwReg_height_c_full_n,
    v_hcresampler_core_1_U0_ap_start,
    HwReg_width_c_full_n,
    S,
    Block_entry3_proc_U0_ap_done,
    internal_full_n_reg,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    D,
    \loopHeight_reg_424_reg[10]_0 );
  output [0:0]E;
  output [1:0]Q;
  output [0:0]CO;
  output [0:0]\HwReg_width_read_reg_429_reg[1]_0 ;
  output v_hcresampler_core_1_U0_HwReg_width_c_write;
  output [23:0]in;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[4]_0 ;
  output shiftReg_ce;
  input ap_clk;
  input [0:0]select_ln720_fu_233_p3;
  input [23:0]out;
  input [0:0]SS;
  input ap_rst_n;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_width_c15_empty_n;
  input HwReg_height_c19_empty_n;
  input HwReg_height_c_full_n;
  input v_hcresampler_core_1_U0_ap_start;
  input HwReg_width_c_full_n;
  input [0:0]S;
  input Block_entry3_proc_U0_ap_done;
  input internal_full_n_reg;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input [10:0]D;
  input [10:0]\loopHeight_reg_424_reg[10]_0 ;

  wire Block_entry3_proc_U0_ap_done;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c19_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c15_empty_n;
  wire HwReg_width_c_full_n;
  wire [10:0]HwReg_width_read_reg_429;
  wire [0:0]\HwReg_width_read_reg_429_reg[1]_0 ;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_4__1_n_5 ;
  wire \ap_CS_fsm[5]_i_5__1_n_5 ;
  wire \ap_CS_fsm[5]_i_6__1_n_5 ;
  wire \ap_CS_fsm[5]_i_7__0_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2__1_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2__1_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2__1_n_8 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp361011_i_fu_254_p2;
  wire cmp361011_i_reg_450;
  wire \cmp361011_i_reg_450[0]_i_2_n_5 ;
  wire \cmp361011_i_reg_450[0]_i_3_n_5 ;
  wire [7:0]filt_res1_fu_76;
  wire filt_res1_fu_760;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o;
  wire [23:0]in;
  wire internal_full_n_reg;
  wire [10:0]loopHeight_reg_424;
  wire [10:0]\loopHeight_reg_424_reg[10]_0 ;
  wire [11:0]loopWidth_fu_243_p2;
  wire [11:0]loopWidth_reg_440;
  wire \loopWidth_reg_440_reg[11]_i_1_n_7 ;
  wire \loopWidth_reg_440_reg[11]_i_1_n_8 ;
  wire \loopWidth_reg_440_reg[3]_i_1_n_5 ;
  wire \loopWidth_reg_440_reg[3]_i_1_n_6 ;
  wire \loopWidth_reg_440_reg[3]_i_1_n_7 ;
  wire \loopWidth_reg_440_reg[3]_i_1_n_8 ;
  wire \loopWidth_reg_440_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_440_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_440_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_440_reg[7]_i_1_n_8 ;
  wire mOutPtr110_out;
  wire not_read15_reg_445;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0516_21070_lcssa1096_i_fu_120;
  wire [7:0]p_0_0_0_0_05241020_lcssa1043_i_fu_80;
  wire p_0_0_0_0_05241026_lcssa1052_i_fu_920;
  wire [7:0]p_0_0_0_0_0_21073_lcssa1099_i_fu_124;
  wire [7:0]p_0_1_0_0_01022_lcssa1046_i_fu_84;
  wire [7:0]p_0_2_0_0_01024_lcssa1049_i_fu_88;
  wire [7:0]p_lcssa10661084_i_fu_108;
  wire [7:0]p_lcssa10681090_i_fu_112;
  wire p_lcssa10681090_i_fu_1120;
  wire [7:0]p_lcssa10691093_i_fu_116;
  wire [7:0]p_lcssa1078_i_fu_104;
  wire [7:0]pixbuf_y_val_V_11_reg_827;
  wire [7:0]pixbuf_y_val_V_12_reg_834;
  wire [7:0]pixbuf_y_val_V_13_reg_840;
  wire [7:0]pixbuf_y_val_V_1_fu_132;
  wire pixbuf_y_val_V_1_fu_1320;
  wire [7:0]pixbuf_y_val_V_2_fu_136;
  wire pixbuf_y_val_V_2_fu_1360;
  wire [7:0]pixbuf_y_val_V_2_load_reg_462;
  wire [7:0]pixbuf_y_val_V_3_fu_140;
  wire [7:0]pixbuf_y_val_V_3_load_reg_467;
  wire [7:0]pixbuf_y_val_V_4_fu_144;
  wire [7:0]pixbuf_y_val_V_4_load_reg_472;
  wire [7:0]pixbuf_y_val_V_5_fu_142;
  wire [7:0]pixbuf_y_val_V_fu_128;
  wire \select_ln685_reg_435[1]_i_1_n_5 ;
  wire \select_ln685_reg_435_reg_n_5_[1] ;
  wire [0:0]select_ln720_fu_233_p3;
  wire shiftReg_ce;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_hcresampler_core_1_U0_HwReg_width_c_write;
  wire v_hcresampler_core_1_U0_ap_start;
  wire [10:0]y_1_fu_72;
  wire [10:0]y_2_fu_268_p2;
  wire [10:0]y_2_reg_457;
  wire \y_2_reg_457[10]_i_2_n_5 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED ;
  wire [2:2]\NLW_loopWidth_reg_440_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loopWidth_reg_440_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(HwReg_width_read_reg_429[0]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(HwReg_width_read_reg_429[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(\HwReg_width_read_reg_429_reg[1]_0 ),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(HwReg_width_read_reg_429[2]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(HwReg_width_read_reg_429[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(HwReg_width_read_reg_429[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(HwReg_width_read_reg_429[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(HwReg_width_read_reg_429[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(HwReg_width_read_reg_429[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(HwReg_width_read_reg_429[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(HwReg_width_read_reg_429[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(HwReg_width_c15_empty_n),
        .I2(HwReg_height_c19_empty_n),
        .I3(HwReg_height_c_full_n),
        .I4(v_hcresampler_core_1_U0_ap_start),
        .I5(HwReg_width_c_full_n),
        .O(v_hcresampler_core_1_U0_HwReg_width_c_write));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(cmp361011_i_reg_450),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_4__1 
       (.I0(y_1_fu_72[9]),
        .I1(loopHeight_reg_424[9]),
        .I2(loopHeight_reg_424[10]),
        .I3(y_1_fu_72[10]),
        .O(\ap_CS_fsm[5]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5__1 
       (.I0(y_1_fu_72[6]),
        .I1(loopHeight_reg_424[6]),
        .I2(y_1_fu_72[7]),
        .I3(loopHeight_reg_424[7]),
        .I4(loopHeight_reg_424[8]),
        .I5(y_1_fu_72[8]),
        .O(\ap_CS_fsm[5]_i_5__1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6__1 
       (.I0(y_1_fu_72[3]),
        .I1(loopHeight_reg_424[3]),
        .I2(y_1_fu_72[4]),
        .I3(loopHeight_reg_424[4]),
        .I4(loopHeight_reg_424[5]),
        .I5(y_1_fu_72[5]),
        .O(\ap_CS_fsm[5]_i_6__1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_7__0 
       (.I0(y_1_fu_72[0]),
        .I1(loopHeight_reg_424[0]),
        .I2(y_1_fu_72[1]),
        .I3(loopHeight_reg_424[1]),
        .I4(loopHeight_reg_424[2]),
        .I5(y_1_fu_72[2]),
        .O(\ap_CS_fsm[5]_i_7__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_hcresampler_core_1_U0_HwReg_width_c_write),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__1 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2__1_n_6 ,\ap_CS_fsm_reg[5]_i_2__1_n_7 ,\ap_CS_fsm_reg[5]_i_2__1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_4__1_n_5 ,\ap_CS_fsm[5]_i_5__1_n_5 ,\ap_CS_fsm[5]_i_6__1_n_5 ,\ap_CS_fsm[5]_i_7__0_n_5 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cmp361011_i_reg_450[0]_i_1 
       (.I0(\cmp361011_i_reg_450[0]_i_2_n_5 ),
        .I1(loopWidth_fu_243_p2[11]),
        .I2(loopWidth_fu_243_p2[10]),
        .I3(loopWidth_fu_243_p2[9]),
        .I4(loopWidth_fu_243_p2[8]),
        .I5(\cmp361011_i_reg_450[0]_i_3_n_5 ),
        .O(cmp361011_i_fu_254_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp361011_i_reg_450[0]_i_2 
       (.I0(loopWidth_fu_243_p2[7]),
        .I1(loopWidth_fu_243_p2[6]),
        .I2(loopWidth_fu_243_p2[5]),
        .I3(loopWidth_fu_243_p2[4]),
        .O(\cmp361011_i_reg_450[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp361011_i_reg_450[0]_i_3 
       (.I0(loopWidth_fu_243_p2[1]),
        .I1(loopWidth_fu_243_p2[0]),
        .I2(loopWidth_fu_243_p2[3]),
        .I3(loopWidth_fu_243_p2[2]),
        .O(\cmp361011_i_reg_450[0]_i_3_n_5 ));
  FDRE \cmp361011_i_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp361011_i_fu_254_p2),
        .Q(cmp361011_i_reg_450),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[0]),
        .Q(filt_res1_fu_76[0]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[1]),
        .Q(filt_res1_fu_76[1]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[2]),
        .Q(filt_res1_fu_76[2]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[3]),
        .Q(filt_res1_fu_76[3]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[4]),
        .Q(filt_res1_fu_76[4]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[5]),
        .Q(filt_res1_fu_76[5]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[6]),
        .Q(filt_res1_fu_76[6]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_760),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[7]),
        .Q(filt_res1_fu_76[7]),
        .R(1'b0));
  bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186
       (.CO(CO),
        .D(ap_NS_fsm[5:4]),
        .E(filt_res1_fu_760),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,Q[1]}),
        .SS(SS),
        .\add_ln1541_3_reg_871_reg[7]_0 (p_0_0_0_0_0_21073_lcssa1099_i_fu_124),
        .\add_ln1541_reg_866_reg[7]_0 (p_0_0_0_0_0516_21070_lcssa1096_i_fu_120),
        .\ap_CS_fsm_reg[4] (pixbuf_y_val_V_1_fu_1320),
        .\ap_CS_fsm_reg[4]_0 (pixbuf_y_val_V_2_fu_1360),
        .\ap_CS_fsm_reg[4]_1 (E),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp361011_i_reg_450(cmp361011_i_reg_450),
        .\filt_res1_fu_76_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o),
        .\filt_res1_fu_76_reg[7]_0 (filt_res1_fu_76),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92),
        .\icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0 (p_lcssa10681090_i_fu_1120),
        .\icmp_ln724_reg_799_reg[0]_0 (loopWidth_reg_440),
        .icmp_ln732_fu_317_p2_carry__0_0({HwReg_width_read_reg_429[10:2],\HwReg_width_read_reg_429_reg[1]_0 ,HwReg_width_read_reg_429[0]}),
        .in(in),
        .\lhs_V_reg_846_reg[7]_0 (p_lcssa10661084_i_fu_108),
        .\lhs_reg_856_reg[7]_0 (p_lcssa1078_i_fu_104),
        .not_read15_reg_445(not_read15_reg_445),
        .\odd_col_reg_803_reg[0]_0 (\select_ln685_reg_435_reg_n_5_[1] ),
        .out(out[7:0]),
        .p_0_1_0_0_01022_lcssa1046_i_fu_84(p_0_1_0_0_01022_lcssa1046_i_fu_84),
        .\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o),
        .p_0_2_0_0_01024_lcssa1049_i_fu_88(p_0_2_0_0_01024_lcssa1049_i_fu_88),
        .\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o),
        .\p_lcssa10681090_i_fu_112_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o),
        .\p_lcssa10691093_i_fu_116_reg[7] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o),
        .\pix_rgb_V_reg_385_reg[7] (p_0_0_0_0_05241020_lcssa1043_i_fu_80),
        .\pixbuf_y_val_V_10_fu_146_reg[7]_0 (pixbuf_y_val_V_fu_128),
        .\pixbuf_y_val_V_11_reg_827_reg[7]_0 (pixbuf_y_val_V_11_reg_827),
        .\pixbuf_y_val_V_12_reg_834_reg[7]_0 (pixbuf_y_val_V_12_reg_834),
        .\pixbuf_y_val_V_13_reg_840_reg[7]_0 (pixbuf_y_val_V_13_reg_840),
        .\pixbuf_y_val_V_5_fu_142_reg[7]_0 (pixbuf_y_val_V_5_fu_142),
        .\pixbuf_y_val_V_7_fu_150_reg[7]_0 (pixbuf_y_val_V_2_load_reg_462),
        .\pixbuf_y_val_V_8_fu_154_reg[7]_0 (pixbuf_y_val_V_3_load_reg_467),
        .\pixbuf_y_val_V_9_fu_158_reg[7]_0 (pixbuf_y_val_V_4_load_reg_472),
        .\rhs_V_reg_851_reg[7]_0 (p_lcssa10691093_i_fu_116),
        .\rhs_reg_861_reg[7]_0 (p_lcssa10681090_i_fu_112),
        .shiftReg_ce(shiftReg_ce),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .\tmp_2_i_reg_876_reg[7]_0 (pixbuf_y_val_V_1_fu_132));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92),
        .Q(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .R(SS));
  FDRE \loopHeight_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [0]),
        .Q(loopHeight_reg_424[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [10]),
        .Q(loopHeight_reg_424[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [1]),
        .Q(loopHeight_reg_424[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [2]),
        .Q(loopHeight_reg_424[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [3]),
        .Q(loopHeight_reg_424[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [4]),
        .Q(loopHeight_reg_424[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [5]),
        .Q(loopHeight_reg_424[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [6]),
        .Q(loopHeight_reg_424[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [7]),
        .Q(loopHeight_reg_424[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [8]),
        .Q(loopHeight_reg_424[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopHeight_reg_424_reg[10]_0 [9]),
        .Q(loopHeight_reg_424[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[0]),
        .Q(loopWidth_reg_440[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[10]),
        .Q(loopWidth_reg_440[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[11]),
        .Q(loopWidth_reg_440[11]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_440_reg[11]_i_1 
       (.CI(\loopWidth_reg_440_reg[7]_i_1_n_5 ),
        .CO({loopWidth_fu_243_p2[11],\NLW_loopWidth_reg_440_reg[11]_i_1_CO_UNCONNECTED [2],\loopWidth_reg_440_reg[11]_i_1_n_7 ,\loopWidth_reg_440_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_440_reg[11]_i_1_O_UNCONNECTED [3],loopWidth_fu_243_p2[10:8]}),
        .S({1'b1,HwReg_width_read_reg_429[10:8]}));
  FDRE \loopWidth_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[1]),
        .Q(loopWidth_reg_440[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[2]),
        .Q(loopWidth_reg_440[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[3]),
        .Q(loopWidth_reg_440[3]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_440_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopWidth_reg_440_reg[3]_i_1_n_5 ,\loopWidth_reg_440_reg[3]_i_1_n_6 ,\loopWidth_reg_440_reg[3]_i_1_n_7 ,\loopWidth_reg_440_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HwReg_width_read_reg_429_reg[1]_0 ,1'b0}),
        .O(loopWidth_fu_243_p2[3:0]),
        .S({HwReg_width_read_reg_429[3:2],S,HwReg_width_read_reg_429[0]}));
  FDRE \loopWidth_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[4]),
        .Q(loopWidth_reg_440[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[5]),
        .Q(loopWidth_reg_440[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[6]),
        .Q(loopWidth_reg_440[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[7]),
        .Q(loopWidth_reg_440[7]),
        .R(1'b0));
  CARRY4 \loopWidth_reg_440_reg[7]_i_1 
       (.CI(\loopWidth_reg_440_reg[3]_i_1_n_5 ),
        .CO({\loopWidth_reg_440_reg[7]_i_1_n_5 ,\loopWidth_reg_440_reg[7]_i_1_n_6 ,\loopWidth_reg_440_reg[7]_i_1_n_7 ,\loopWidth_reg_440_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(loopWidth_fu_243_p2[7:4]),
        .S(HwReg_width_read_reg_429[7:4]));
  FDRE \loopWidth_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[8]),
        .Q(loopWidth_reg_440[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopWidth_fu_243_p2[9]),
        .Q(loopWidth_reg_440[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[3]_i_3__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(internal_full_n_reg),
        .I5(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(mOutPtr110_out));
  FDRE \not_read15_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(select_ln720_fu_233_p3),
        .Q(not_read15_reg_445),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .Q(p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_0_0_0_0_05241020_lcssa1043_i_fu_80[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_05241026_lcssa1052_i_fu_92[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(cmp361011_i_reg_450),
        .O(p_0_0_0_0_05241026_lcssa1052_i_fu_920));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[0]),
        .Q(pixbuf_y_val_V_fu_128[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[1]),
        .Q(pixbuf_y_val_V_fu_128[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[2]),
        .Q(pixbuf_y_val_V_fu_128[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[3]),
        .Q(pixbuf_y_val_V_fu_128[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[4]),
        .Q(pixbuf_y_val_V_fu_128[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[5]),
        .Q(pixbuf_y_val_V_fu_128[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[6]),
        .Q(pixbuf_y_val_V_fu_128[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05241026_lcssa1052_i_fu_920),
        .D(pixbuf_y_val_V_5_fu_142[7]),
        .Q(pixbuf_y_val_V_fu_128[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .Q(p_0_0_0_0_0_21073_lcssa1099_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[0]),
        .Q(p_lcssa10661084_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[1]),
        .Q(p_lcssa10661084_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[2]),
        .Q(p_lcssa10661084_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[3]),
        .Q(p_lcssa10661084_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[4]),
        .Q(p_lcssa10661084_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[5]),
        .Q(p_lcssa10661084_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[6]),
        .Q(p_lcssa10661084_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_lcssa10661084_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o[7]),
        .Q(p_lcssa10661084_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[0]),
        .Q(p_lcssa10681090_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[1]),
        .Q(p_lcssa10681090_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[2]),
        .Q(p_lcssa10681090_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[3]),
        .Q(p_lcssa10681090_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[4]),
        .Q(p_lcssa10681090_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[5]),
        .Q(p_lcssa10681090_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[6]),
        .Q(p_lcssa10681090_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_lcssa10681090_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[7]),
        .Q(p_lcssa10681090_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[0]),
        .Q(p_lcssa10691093_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[1]),
        .Q(p_lcssa10691093_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[2]),
        .Q(p_lcssa10691093_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[3]),
        .Q(p_lcssa10691093_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[4]),
        .Q(p_lcssa10691093_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[5]),
        .Q(p_lcssa10691093_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[6]),
        .Q(p_lcssa10691093_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_lcssa10691093_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[7]),
        .Q(p_lcssa10691093_i_fu_116[7]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[0]),
        .Q(p_lcssa1078_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[1]),
        .Q(p_lcssa1078_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[2]),
        .Q(p_lcssa1078_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[3]),
        .Q(p_lcssa1078_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[4]),
        .Q(p_lcssa1078_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[5]),
        .Q(p_lcssa1078_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[6]),
        .Q(p_lcssa1078_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_lcssa1078_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10681090_i_fu_1120),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o[7]),
        .Q(p_lcssa1078_i_fu_104[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[0]),
        .Q(pixbuf_y_val_V_1_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[1]),
        .Q(pixbuf_y_val_V_1_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[2]),
        .Q(pixbuf_y_val_V_1_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[3]),
        .Q(pixbuf_y_val_V_1_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[4]),
        .Q(pixbuf_y_val_V_1_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[5]),
        .Q(pixbuf_y_val_V_1_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[6]),
        .Q(pixbuf_y_val_V_1_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1320),
        .D(pixbuf_y_val_V_11_reg_827[7]),
        .Q(pixbuf_y_val_V_1_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[0]),
        .Q(pixbuf_y_val_V_2_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[1]),
        .Q(pixbuf_y_val_V_2_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[2]),
        .Q(pixbuf_y_val_V_2_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[3]),
        .Q(pixbuf_y_val_V_2_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[4]),
        .Q(pixbuf_y_val_V_2_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[5]),
        .Q(pixbuf_y_val_V_2_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[6]),
        .Q(pixbuf_y_val_V_2_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_11_reg_827[7]),
        .Q(pixbuf_y_val_V_2_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[0]),
        .Q(pixbuf_y_val_V_2_load_reg_462[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[1]),
        .Q(pixbuf_y_val_V_2_load_reg_462[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[2]),
        .Q(pixbuf_y_val_V_2_load_reg_462[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[3]),
        .Q(pixbuf_y_val_V_2_load_reg_462[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[4]),
        .Q(pixbuf_y_val_V_2_load_reg_462[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[5]),
        .Q(pixbuf_y_val_V_2_load_reg_462[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[6]),
        .Q(pixbuf_y_val_V_2_load_reg_462[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_2_fu_136[7]),
        .Q(pixbuf_y_val_V_2_load_reg_462[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[0]),
        .Q(pixbuf_y_val_V_3_fu_140[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[1]),
        .Q(pixbuf_y_val_V_3_fu_140[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[2]),
        .Q(pixbuf_y_val_V_3_fu_140[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[3]),
        .Q(pixbuf_y_val_V_3_fu_140[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[4]),
        .Q(pixbuf_y_val_V_3_fu_140[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[5]),
        .Q(pixbuf_y_val_V_3_fu_140[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[6]),
        .Q(pixbuf_y_val_V_3_fu_140[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_12_reg_834[7]),
        .Q(pixbuf_y_val_V_3_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[0]),
        .Q(pixbuf_y_val_V_3_load_reg_467[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[1]),
        .Q(pixbuf_y_val_V_3_load_reg_467[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[2]),
        .Q(pixbuf_y_val_V_3_load_reg_467[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[3]),
        .Q(pixbuf_y_val_V_3_load_reg_467[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[4]),
        .Q(pixbuf_y_val_V_3_load_reg_467[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[5]),
        .Q(pixbuf_y_val_V_3_load_reg_467[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[6]),
        .Q(pixbuf_y_val_V_3_load_reg_467[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_3_fu_140[7]),
        .Q(pixbuf_y_val_V_3_load_reg_467[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[0]),
        .Q(pixbuf_y_val_V_4_fu_144[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[1]),
        .Q(pixbuf_y_val_V_4_fu_144[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[2]),
        .Q(pixbuf_y_val_V_4_fu_144[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[3]),
        .Q(pixbuf_y_val_V_4_fu_144[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[4]),
        .Q(pixbuf_y_val_V_4_fu_144[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[5]),
        .Q(pixbuf_y_val_V_4_fu_144[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[6]),
        .Q(pixbuf_y_val_V_4_fu_144[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_1360),
        .D(pixbuf_y_val_V_13_reg_840[7]),
        .Q(pixbuf_y_val_V_4_fu_144[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[0]),
        .Q(pixbuf_y_val_V_4_load_reg_472[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[1]),
        .Q(pixbuf_y_val_V_4_load_reg_472[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[2]),
        .Q(pixbuf_y_val_V_4_load_reg_472[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[3]),
        .Q(pixbuf_y_val_V_4_load_reg_472[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[4]),
        .Q(pixbuf_y_val_V_4_load_reg_472[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[5]),
        .Q(pixbuf_y_val_V_4_load_reg_472[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[6]),
        .Q(pixbuf_y_val_V_4_load_reg_472[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(pixbuf_y_val_V_4_fu_144[7]),
        .Q(pixbuf_y_val_V_4_load_reg_472[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln685_reg_435[1]_i_1 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .I1(ap_CS_fsm_state2),
        .I2(\select_ln685_reg_435_reg_n_5_[1] ),
        .O(\select_ln685_reg_435[1]_i_1_n_5 ));
  FDRE \select_ln685_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln685_reg_435[1]_i_1_n_5 ),
        .Q(\select_ln685_reg_435_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \y_1_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[0]),
        .Q(y_1_fu_72[0]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[10]),
        .Q(y_1_fu_72[10]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[1]),
        .Q(y_1_fu_72[1]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[2]),
        .Q(y_1_fu_72[2]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[3]),
        .Q(y_1_fu_72[3]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[4]),
        .Q(y_1_fu_72[4]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[5]),
        .Q(y_1_fu_72[5]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[6]),
        .Q(y_1_fu_72[6]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[7]),
        .Q(y_1_fu_72[7]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[8]),
        .Q(y_1_fu_72[8]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  FDRE \y_1_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_2_reg_457[9]),
        .Q(y_1_fu_72[9]),
        .R(v_hcresampler_core_1_U0_HwReg_width_c_write));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_457[0]_i_1 
       (.I0(y_1_fu_72[0]),
        .O(y_2_fu_268_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_2_reg_457[10]_i_1 
       (.I0(y_1_fu_72[9]),
        .I1(y_1_fu_72[7]),
        .I2(y_1_fu_72[6]),
        .I3(\y_2_reg_457[10]_i_2_n_5 ),
        .I4(y_1_fu_72[8]),
        .I5(y_1_fu_72[10]),
        .O(y_2_fu_268_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_2_reg_457[10]_i_2 
       (.I0(y_1_fu_72[2]),
        .I1(y_1_fu_72[1]),
        .I2(y_1_fu_72[0]),
        .I3(y_1_fu_72[3]),
        .I4(y_1_fu_72[4]),
        .I5(y_1_fu_72[5]),
        .O(\y_2_reg_457[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_457[1]_i_1 
       (.I0(y_1_fu_72[0]),
        .I1(y_1_fu_72[1]),
        .O(y_2_fu_268_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_2_reg_457[2]_i_1 
       (.I0(y_1_fu_72[0]),
        .I1(y_1_fu_72[1]),
        .I2(y_1_fu_72[2]),
        .O(y_2_fu_268_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_2_reg_457[3]_i_1 
       (.I0(y_1_fu_72[2]),
        .I1(y_1_fu_72[1]),
        .I2(y_1_fu_72[0]),
        .I3(y_1_fu_72[3]),
        .O(y_2_fu_268_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_2_reg_457[4]_i_1 
       (.I0(y_1_fu_72[3]),
        .I1(y_1_fu_72[0]),
        .I2(y_1_fu_72[1]),
        .I3(y_1_fu_72[2]),
        .I4(y_1_fu_72[4]),
        .O(y_2_fu_268_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_2_reg_457[5]_i_1 
       (.I0(y_1_fu_72[2]),
        .I1(y_1_fu_72[1]),
        .I2(y_1_fu_72[0]),
        .I3(y_1_fu_72[3]),
        .I4(y_1_fu_72[4]),
        .I5(y_1_fu_72[5]),
        .O(y_2_fu_268_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \y_2_reg_457[6]_i_1 
       (.I0(\y_2_reg_457[10]_i_2_n_5 ),
        .I1(y_1_fu_72[6]),
        .O(y_2_fu_268_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \y_2_reg_457[7]_i_1 
       (.I0(\y_2_reg_457[10]_i_2_n_5 ),
        .I1(y_1_fu_72[6]),
        .I2(y_1_fu_72[7]),
        .O(y_2_fu_268_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \y_2_reg_457[8]_i_1 
       (.I0(y_1_fu_72[7]),
        .I1(y_1_fu_72[6]),
        .I2(\y_2_reg_457[10]_i_2_n_5 ),
        .I3(y_1_fu_72[8]),
        .O(y_2_fu_268_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \y_2_reg_457[9]_i_1 
       (.I0(y_1_fu_72[8]),
        .I1(\y_2_reg_457[10]_i_2_n_5 ),
        .I2(y_1_fu_72[6]),
        .I3(y_1_fu_72[7]),
        .I4(y_1_fu_72[9]),
        .O(y_2_fu_268_p2[9]));
  FDRE \y_2_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[0]),
        .Q(y_2_reg_457[0]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[10]),
        .Q(y_2_reg_457[10]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[1]),
        .Q(y_2_reg_457[1]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[2]),
        .Q(y_2_reg_457[2]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[3]),
        .Q(y_2_reg_457[3]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[4]),
        .Q(y_2_reg_457[4]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[5]),
        .Q(y_2_reg_457[5]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[6]),
        .Q(y_2_reg_457[6]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[7]),
        .Q(y_2_reg_457[7]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[8]),
        .Q(y_2_reg_457[8]),
        .R(1'b0));
  FDRE \y_2_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_268_p2[9]),
        .Q(y_2_reg_457[9]),
        .R(1'b0));
endmodule

module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
   (E,
    \icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    D,
    \pixbuf_y_val_V_5_fu_142_reg[7]_0 ,
    \pixbuf_y_val_V_13_reg_840_reg[7]_0 ,
    in,
    \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] ,
    \p_lcssa10681090_i_fu_112_reg[7] ,
    \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] ,
    \p_lcssa10691093_i_fu_116_reg[7] ,
    \filt_res1_fu_76_reg[7] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
    \ap_CS_fsm_reg[4]_2 ,
    shiftReg_ce,
    \pixbuf_y_val_V_12_reg_834_reg[7]_0 ,
    \pixbuf_y_val_V_11_reg_827_reg[7]_0 ,
    ap_clk,
    SS,
    ap_rst_n,
    not_read15_reg_445,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
    Q,
    cmp361011_i_reg_450,
    CO,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    bPassThru_422_or_420_Out_loc_channel_dout,
    \pixbuf_y_val_V_7_fu_150_reg[7]_0 ,
    \pixbuf_y_val_V_8_fu_154_reg[7]_0 ,
    \pixbuf_y_val_V_9_fu_158_reg[7]_0 ,
    \pixbuf_y_val_V_10_fu_146_reg[7]_0 ,
    out,
    \icmp_ln724_reg_799_reg[0]_0 ,
    icmp_ln732_fu_317_p2_carry__0_0,
    p_0_1_0_0_01022_lcssa1046_i_fu_84,
    \add_ln1541_reg_866_reg[7]_0 ,
    \rhs_reg_861_reg[7]_0 ,
    \lhs_reg_856_reg[7]_0 ,
    p_0_2_0_0_01024_lcssa1049_i_fu_88,
    \add_ln1541_3_reg_871_reg[7]_0 ,
    \rhs_V_reg_851_reg[7]_0 ,
    \lhs_V_reg_846_reg[7]_0 ,
    \tmp_2_i_reg_876_reg[7]_0 ,
    \pix_rgb_V_reg_385_reg[7] ,
    \filt_res1_fu_76_reg[7]_0 ,
    \odd_col_reg_803_reg[0]_0 );
  output [0:0]E;
  output [0:0]\icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [1:0]D;
  output [7:0]\pixbuf_y_val_V_5_fu_142_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_13_reg_840_reg[7]_0 ;
  output [23:0]in;
  output [7:0]\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] ;
  output [7:0]\p_lcssa10681090_i_fu_112_reg[7] ;
  output [7:0]\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] ;
  output [7:0]\p_lcssa10691093_i_fu_116_reg[7] ;
  output [7:0]\filt_res1_fu_76_reg[7] ;
  output grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  output \ap_CS_fsm_reg[4]_2 ;
  output shiftReg_ce;
  output [7:0]\pixbuf_y_val_V_12_reg_834_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_11_reg_827_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input not_read15_reg_445;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  input [2:0]Q;
  input cmp361011_i_reg_450;
  input [0:0]CO;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input [7:0]\pixbuf_y_val_V_7_fu_150_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_8_fu_154_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_9_fu_158_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_10_fu_146_reg[7]_0 ;
  input [7:0]out;
  input [11:0]\icmp_ln724_reg_799_reg[0]_0 ;
  input [10:0]icmp_ln732_fu_317_p2_carry__0_0;
  input [7:0]p_0_1_0_0_01022_lcssa1046_i_fu_84;
  input [7:0]\add_ln1541_reg_866_reg[7]_0 ;
  input [7:0]\rhs_reg_861_reg[7]_0 ;
  input [7:0]\lhs_reg_856_reg[7]_0 ;
  input [7:0]p_0_2_0_0_01024_lcssa1049_i_fu_88;
  input [7:0]\add_ln1541_3_reg_871_reg[7]_0 ;
  input [7:0]\rhs_V_reg_851_reg[7]_0 ;
  input [7:0]\lhs_V_reg_846_reg[7]_0 ;
  input [7:0]\tmp_2_i_reg_876_reg[7]_0 ;
  input [7:0]\pix_rgb_V_reg_385_reg[7] ;
  input [7:0]\filt_res1_fu_76_reg[7]_0 ;
  input \odd_col_reg_803_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5 ;
  wire [0:0]SS;
  wire [9:2]add_ln1541_1_fu_626_p2;
  wire [8:1]add_ln1541_3_fu_501_p2;
  wire [8:0]add_ln1541_3_reg_871;
  wire add_ln1541_3_reg_8710;
  wire \add_ln1541_3_reg_871[4]_i_2_n_5 ;
  wire \add_ln1541_3_reg_871[5]_i_2_n_5 ;
  wire \add_ln1541_3_reg_871[6]_i_2_n_5 ;
  wire \add_ln1541_3_reg_871[8]_i_2_n_5 ;
  wire [7:0]\add_ln1541_3_reg_871_reg[7]_0 ;
  wire [9:2]add_ln1541_4_fu_665_p2;
  wire [8:1]add_ln1541_fu_491_p2;
  wire [8:0]add_ln1541_reg_866;
  wire \add_ln1541_reg_866[4]_i_2_n_5 ;
  wire \add_ln1541_reg_866[5]_i_2_n_5 ;
  wire \add_ln1541_reg_866[6]_i_2_n_5 ;
  wire \add_ln1541_reg_866[8]_i_2_n_5 ;
  wire [7:0]\add_ln1541_reg_866_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire [9:3]ap_sig_allocacmp_x_3;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp148_i_reg_8130;
  wire cmp148_i_reg_813_pp0_iter1_reg;
  wire \cmp148_i_reg_813_reg_n_5_[0] ;
  wire cmp361011_i_reg_450;
  wire \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5 ;
  wire [1:1]conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg;
  wire [7:0]filt_res1_3_reg_886;
  wire filt_res1_3_reg_8860;
  wire \filt_res1_3_reg_886[1]_i_2_n_5 ;
  wire \filt_res1_3_reg_886[1]_i_3_n_5 ;
  wire \filt_res1_3_reg_886[1]_i_4_n_5 ;
  wire \filt_res1_3_reg_886[1]_i_5_n_5 ;
  wire \filt_res1_3_reg_886[1]_i_6_n_5 ;
  wire \filt_res1_3_reg_886[1]_i_7_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_2_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_3_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_4_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_5_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_6_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_7_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_8_n_5 ;
  wire \filt_res1_3_reg_886[5]_i_9_n_5 ;
  wire \filt_res1_3_reg_886[7]_i_2_n_5 ;
  wire \filt_res1_3_reg_886[7]_i_3_n_5 ;
  wire \filt_res1_3_reg_886[7]_i_4_n_5 ;
  wire \filt_res1_3_reg_886_reg[1]_i_1_n_5 ;
  wire \filt_res1_3_reg_886_reg[1]_i_1_n_6 ;
  wire \filt_res1_3_reg_886_reg[1]_i_1_n_7 ;
  wire \filt_res1_3_reg_886_reg[1]_i_1_n_8 ;
  wire \filt_res1_3_reg_886_reg[5]_i_1_n_5 ;
  wire \filt_res1_3_reg_886_reg[5]_i_1_n_6 ;
  wire \filt_res1_3_reg_886_reg[5]_i_1_n_7 ;
  wire \filt_res1_3_reg_886_reg[5]_i_1_n_8 ;
  wire \filt_res1_3_reg_886_reg[7]_i_1_n_8 ;
  wire [7:0]\filt_res1_fu_76_reg[7] ;
  wire [7:0]\filt_res1_fu_76_reg[7]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  wire icmp_ln724_fu_295_p2;
  wire icmp_ln724_fu_295_p2_carry_n_6;
  wire icmp_ln724_fu_295_p2_carry_n_7;
  wire icmp_ln724_fu_295_p2_carry_n_8;
  wire icmp_ln724_reg_799_pp0_iter1_reg;
  wire [0:0]\icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln724_reg_799_pp0_iter2_reg;
  wire [11:0]\icmp_ln724_reg_799_reg[0]_0 ;
  wire \icmp_ln724_reg_799_reg_n_5_[0] ;
  wire icmp_ln732_fu_317_p2;
  wire [10:0]icmp_ln732_fu_317_p2_carry__0_0;
  wire icmp_ln732_fu_317_p2_carry__0_n_8;
  wire icmp_ln732_fu_317_p2_carry_n_5;
  wire icmp_ln732_fu_317_p2_carry_n_6;
  wire icmp_ln732_fu_317_p2_carry_n_7;
  wire icmp_ln732_fu_317_p2_carry_n_8;
  wire icmp_ln732_reg_809;
  wire [23:0]in;
  wire [7:0]lhs_V_fu_459_p3;
  wire [7:0]lhs_V_reg_846;
  wire [7:0]\lhs_V_reg_846_reg[7]_0 ;
  wire [7:0]lhs_fu_473_p3;
  wire [7:0]lhs_reg_856;
  wire [7:0]\lhs_reg_856_reg[7]_0 ;
  wire not_read15_reg_445;
  wire odd_col_reg_803;
  wire odd_col_reg_803_pp0_iter1_reg;
  wire odd_col_reg_803_pp0_iter2_reg;
  wire odd_col_reg_803_pp0_iter3_reg;
  wire \odd_col_reg_803_reg[0]_0 ;
  wire [7:0]out;
  wire out_x_fu_307_p2_carry__0_n_5;
  wire out_x_fu_307_p2_carry__0_n_6;
  wire out_x_fu_307_p2_carry__0_n_7;
  wire out_x_fu_307_p2_carry__0_n_8;
  wire out_x_fu_307_p2_carry__1_n_5;
  wire out_x_fu_307_p2_carry__1_n_6;
  wire out_x_fu_307_p2_carry__1_n_7;
  wire out_x_fu_307_p2_carry__1_n_8;
  wire out_x_fu_307_p2_carry__2_n_12;
  wire out_x_fu_307_p2_carry_n_12;
  wire out_x_fu_307_p2_carry_n_5;
  wire out_x_fu_307_p2_carry_n_6;
  wire out_x_fu_307_p2_carry_n_7;
  wire out_x_fu_307_p2_carry_n_8;
  wire [7:0]p_0_1_0_0_01022_lcssa1046_i_fu_84;
  wire [7:0]\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] ;
  wire [7:0]p_0_2_0_0_01024_lcssa1049_i_fu_88;
  wire [7:0]\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] ;
  wire p_7_in;
  wire [7:0]\p_lcssa10681090_i_fu_112_reg[7] ;
  wire [7:0]\p_lcssa10691093_i_fu_116_reg[7] ;
  wire [7:0]\pix_rgb_V_reg_385_reg[7] ;
  wire [7:0]pixbuf_y_val_V_10_fu_146;
  wire pixbuf_y_val_V_10_fu_146_0;
  wire [7:0]\pixbuf_y_val_V_10_fu_146_reg[7]_0 ;
  wire pixbuf_y_val_V_11_reg_8270;
  wire [7:0]\pixbuf_y_val_V_11_reg_827_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_12_reg_834_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_13_reg_840_reg[7]_0 ;
  wire pixbuf_y_val_V_5_fu_142;
  wire [7:0]\pixbuf_y_val_V_5_fu_142_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_7_fu_150;
  wire [7:0]\pixbuf_y_val_V_7_fu_150_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_8_fu_154;
  wire [7:0]\pixbuf_y_val_V_8_fu_154_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_9_fu_158;
  wire [7:0]\pixbuf_y_val_V_9_fu_158_reg[7]_0 ;
  wire [7:0]rhs_V_fu_466_p3;
  wire [7:0]\rhs_V_reg_851_reg[7]_0 ;
  wire [7:0]rhs_fu_480_p3;
  wire [7:0]\rhs_reg_861_reg[7]_0 ;
  wire shiftReg_ce;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_din1__0;
  wire stream_out_hresampled_full_n;
  wire [7:0]tmp_2_i_fu_593_p6;
  wire [7:0]tmp_2_i_reg_876;
  wire [7:0]\tmp_2_i_reg_876_reg[7]_0 ;
  wire tmp_reg_823;
  wire tmp_reg_823_pp0_iter1_reg;
  wire tmp_reg_823_pp0_iter2_reg;
  wire tmp_reg_823_pp0_iter3_reg;
  wire [7:0]trunc_ln1_reg_881;
  wire \trunc_ln1_reg_881[1]_i_2_n_5 ;
  wire \trunc_ln1_reg_881[1]_i_3_n_5 ;
  wire \trunc_ln1_reg_881[1]_i_4_n_5 ;
  wire \trunc_ln1_reg_881[1]_i_5_n_5 ;
  wire \trunc_ln1_reg_881[1]_i_6_n_5 ;
  wire \trunc_ln1_reg_881[1]_i_7_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_2_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_3_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_4_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_5_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_6_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_7_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_8_n_5 ;
  wire \trunc_ln1_reg_881[5]_i_9_n_5 ;
  wire \trunc_ln1_reg_881[7]_i_3_n_5 ;
  wire \trunc_ln1_reg_881[7]_i_4_n_5 ;
  wire \trunc_ln1_reg_881[7]_i_5_n_5 ;
  wire \trunc_ln1_reg_881_reg[1]_i_1_n_5 ;
  wire \trunc_ln1_reg_881_reg[1]_i_1_n_6 ;
  wire \trunc_ln1_reg_881_reg[1]_i_1_n_7 ;
  wire \trunc_ln1_reg_881_reg[1]_i_1_n_8 ;
  wire \trunc_ln1_reg_881_reg[5]_i_1_n_5 ;
  wire \trunc_ln1_reg_881_reg[5]_i_1_n_6 ;
  wire \trunc_ln1_reg_881_reg[5]_i_1_n_7 ;
  wire \trunc_ln1_reg_881_reg[5]_i_1_n_8 ;
  wire \trunc_ln1_reg_881_reg[7]_i_2_n_8 ;
  wire [11:0]x_4_fu_301_p2;
  wire x_fu_138;
  wire \x_fu_138_reg_n_5_[0] ;
  wire \x_fu_138_reg_n_5_[10] ;
  wire \x_fu_138_reg_n_5_[11] ;
  wire \x_fu_138_reg_n_5_[1] ;
  wire \x_fu_138_reg_n_5_[2] ;
  wire \x_fu_138_reg_n_5_[3] ;
  wire \x_fu_138_reg_n_5_[4] ;
  wire \x_fu_138_reg_n_5_[5] ;
  wire \x_fu_138_reg_n_5_[6] ;
  wire \x_fu_138_reg_n_5_[7] ;
  wire \x_fu_138_reg_n_5_[8] ;
  wire \x_fu_138_reg_n_5_[9] ;
  wire [8:1]zext_ln1541_1_fu_613_p1;
  wire [1:1]zext_ln1541_2_fu_487_p1;
  wire [0:0]zext_ln1541_2_fu_487_p1__0;
  wire [8:1]zext_ln1541_5_fu_652_p1;
  wire [1:1]zext_ln1541_6_fu_497_p1;
  wire [0:0]zext_ln1541_6_fu_497_p1__0;
  wire [1:0]\NLW_filt_res1_3_reg_886_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_filt_res1_3_reg_886_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_filt_res1_3_reg_886_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln724_fu_295_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln732_fu_317_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln732_fu_317_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_307_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_307_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_307_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_307_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_307_p2_carry__2_O_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln1_reg_881_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_881_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_881_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_5 ),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage0_01001),
        .I3(stream_out_hresampled_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(tmp_2_i_reg_876[0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln724_reg_799_pp0_iter1_reg),
        .I2(tmp_reg_823_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(tmp_reg_823_pp0_iter3_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_5 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I1(trunc_ln1_reg_881[2]),
        .I2(\filt_res1_fu_76_reg[7]_0 [2]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(trunc_ln1_reg_881[3]),
        .I2(\filt_res1_fu_76_reg[7]_0 [3]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I1(trunc_ln1_reg_881[4]),
        .I2(\filt_res1_fu_76_reg[7]_0 [4]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I1(trunc_ln1_reg_881[5]),
        .I2(\filt_res1_fu_76_reg[7]_0 [5]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I1(trunc_ln1_reg_881[6]),
        .I2(\filt_res1_fu_76_reg[7]_0 [6]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I1(trunc_ln1_reg_881[7]),
        .I2(\filt_res1_fu_76_reg[7]_0 [7]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(tmp_2_i_reg_876[7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_823_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\pix_rgb_V_reg_385_reg[7] [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I1(trunc_ln1_reg_881[0]),
        .I2(\filt_res1_fu_76_reg[7]_0 [0]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .I1(tmp_reg_823_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(stream_out_hresampled_din1__0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I1(trunc_ln1_reg_881[1]),
        .I2(\filt_res1_fu_76_reg[7]_0 [1]),
        .I3(stream_out_hresampled_din1__0),
        .I4(odd_col_reg_803_pp0_iter3_reg),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1541_3_reg_871[0]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [0]),
        .O(zext_ln1541_6_fu_497_p1__0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln1541_3_reg_871[1]_i_1 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .O(add_ln1541_3_fu_501_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln1541_3_reg_871[2]_i_1 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [1]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [2]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .O(add_ln1541_3_fu_501_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln1541_3_reg_871[3]_i_1 
       (.I0(zext_ln1541_6_fu_497_p1),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [2]),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [3]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .O(add_ln1541_3_fu_501_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1541_3_reg_871[3]_i_2 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [1]),
        .O(zext_ln1541_6_fu_497_p1));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln1541_3_reg_871[4]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(\add_ln1541_3_reg_871_reg[7]_0 [3]),
        .I2(\add_ln1541_3_reg_871[4]_i_2_n_5 ),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [4]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .O(add_ln1541_3_fu_501_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln1541_3_reg_871[4]_i_2 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [2]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [1]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .O(\add_ln1541_3_reg_871[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln1541_3_reg_871[5]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I1(\add_ln1541_3_reg_871_reg[7]_0 [4]),
        .I2(\add_ln1541_3_reg_871[5]_i_2_n_5 ),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [5]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .O(add_ln1541_3_fu_501_p2[5]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \add_ln1541_3_reg_871[5]_i_2 
       (.I0(zext_ln1541_6_fu_497_p1),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [2]),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [3]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .O(\add_ln1541_3_reg_871[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln1541_3_reg_871[6]_i_1 
       (.I0(\add_ln1541_3_reg_871[6]_i_2_n_5 ),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [5]),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [6]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .O(add_ln1541_3_fu_501_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln1541_3_reg_871[6]_i_2 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(\add_ln1541_3_reg_871_reg[7]_0 [3]),
        .I2(\add_ln1541_3_reg_871[4]_i_2_n_5 ),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [4]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .O(\add_ln1541_3_reg_871[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln1541_3_reg_871[7]_i_1 
       (.I0(\add_ln1541_3_reg_871[8]_i_2_n_5 ),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [6]),
        .I3(\add_ln1541_3_reg_871_reg[7]_0 [7]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .O(add_ln1541_3_fu_501_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln1541_3_reg_871[8]_i_1 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [7]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I2(\add_ln1541_3_reg_871[8]_i_2_n_5 ),
        .I3(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(\add_ln1541_3_reg_871_reg[7]_0 [6]),
        .O(add_ln1541_3_fu_501_p2[8]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \add_ln1541_3_reg_871[8]_i_2 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [5]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I2(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(\add_ln1541_3_reg_871_reg[7]_0 [4]),
        .I5(\add_ln1541_3_reg_871[5]_i_2_n_5 ),
        .O(\add_ln1541_3_reg_871[8]_i_2_n_5 ));
  FDRE \add_ln1541_3_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(zext_ln1541_6_fu_497_p1__0),
        .Q(add_ln1541_3_reg_871[0]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[1]),
        .Q(add_ln1541_3_reg_871[1]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[2]),
        .Q(add_ln1541_3_reg_871[2]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[3]),
        .Q(add_ln1541_3_reg_871[3]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[4]),
        .Q(add_ln1541_3_reg_871[4]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[5]),
        .Q(add_ln1541_3_reg_871[5]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[6]),
        .Q(add_ln1541_3_reg_871[6]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[7]),
        .Q(add_ln1541_3_reg_871[7]),
        .R(1'b0));
  FDRE \add_ln1541_3_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_3_fu_501_p2[8]),
        .Q(add_ln1541_3_reg_871[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1541_reg_866[0]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [0]),
        .O(zext_ln1541_2_fu_487_p1__0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln1541_reg_866[1]_i_1 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .O(add_ln1541_fu_491_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln1541_reg_866[2]_i_1 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [2]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .O(add_ln1541_fu_491_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln1541_reg_866[3]_i_1 
       (.I0(zext_ln1541_2_fu_487_p1),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [2]),
        .I3(\add_ln1541_reg_866_reg[7]_0 [3]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .O(add_ln1541_fu_491_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1541_reg_866[3]_i_2 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [1]),
        .O(zext_ln1541_2_fu_487_p1));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln1541_reg_866[4]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(\add_ln1541_reg_866_reg[7]_0 [3]),
        .I2(\add_ln1541_reg_866[4]_i_2_n_5 ),
        .I3(\add_ln1541_reg_866_reg[7]_0 [4]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .O(add_ln1541_fu_491_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln1541_reg_866[4]_i_2 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [2]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [1]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .O(\add_ln1541_reg_866[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln1541_reg_866[5]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I1(\add_ln1541_reg_866_reg[7]_0 [4]),
        .I2(\add_ln1541_reg_866[5]_i_2_n_5 ),
        .I3(\add_ln1541_reg_866_reg[7]_0 [5]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .O(add_ln1541_fu_491_p2[5]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \add_ln1541_reg_866[5]_i_2 
       (.I0(zext_ln1541_2_fu_487_p1),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [2]),
        .I3(\add_ln1541_reg_866_reg[7]_0 [3]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .O(\add_ln1541_reg_866[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln1541_reg_866[6]_i_1 
       (.I0(\add_ln1541_reg_866[6]_i_2_n_5 ),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [5]),
        .I3(\add_ln1541_reg_866_reg[7]_0 [6]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .O(add_ln1541_fu_491_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln1541_reg_866[6]_i_2 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(\add_ln1541_reg_866_reg[7]_0 [3]),
        .I2(\add_ln1541_reg_866[4]_i_2_n_5 ),
        .I3(\add_ln1541_reg_866_reg[7]_0 [4]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .O(\add_ln1541_reg_866[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln1541_reg_866[7]_i_1 
       (.I0(\add_ln1541_reg_866[8]_i_2_n_5 ),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I2(\add_ln1541_reg_866_reg[7]_0 [6]),
        .I3(\add_ln1541_reg_866_reg[7]_0 [7]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .O(add_ln1541_fu_491_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln1541_reg_866[8]_i_1 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [7]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I2(\add_ln1541_reg_866[8]_i_2_n_5 ),
        .I3(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I4(cmp148_i_reg_813_pp0_iter1_reg),
        .I5(\add_ln1541_reg_866_reg[7]_0 [6]),
        .O(add_ln1541_fu_491_p2[8]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \add_ln1541_reg_866[8]_i_2 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [5]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I2(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I3(cmp148_i_reg_813_pp0_iter1_reg),
        .I4(\add_ln1541_reg_866_reg[7]_0 [4]),
        .I5(\add_ln1541_reg_866[5]_i_2_n_5 ),
        .O(\add_ln1541_reg_866[8]_i_2_n_5 ));
  FDRE \add_ln1541_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(zext_ln1541_2_fu_487_p1__0),
        .Q(add_ln1541_reg_866[0]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[1]),
        .Q(add_ln1541_reg_866[1]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[2]),
        .Q(add_ln1541_reg_866[2]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[3]),
        .Q(add_ln1541_reg_866[3]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[4]),
        .Q(add_ln1541_reg_866[4]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[5]),
        .Q(add_ln1541_reg_866[5]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[6]),
        .Q(add_ln1541_reg_866[6]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[7]),
        .Q(add_ln1541_reg_866[7]),
        .R(1'b0));
  FDRE \add_ln1541_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(add_ln1541_fu_491_p2[8]),
        .Q(add_ln1541_reg_866[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln724_reg_799_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_813_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp148_i_reg_813_reg_n_5_[0] ),
        .Q(cmp148_i_reg_813_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\cmp148_i_reg_813_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCA)) 
    \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1 
       (.I0(not_read15_reg_445),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(\conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5 ));
  FDRE \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5 ),
        .Q(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .R(1'b0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[1]_i_2 
       (.I0(lhs_V_reg_846[2]),
        .I1(zext_ln1541_5_fu_652_p1[2]),
        .I2(add_ln1541_3_reg_871[2]),
        .O(\filt_res1_3_reg_886[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_3_reg_886[1]_i_3 
       (.I0(add_ln1541_3_reg_871[2]),
        .I1(lhs_V_reg_846[2]),
        .I2(zext_ln1541_5_fu_652_p1[2]),
        .O(\filt_res1_3_reg_886[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_3_reg_886[1]_i_4 
       (.I0(lhs_V_reg_846[3]),
        .I1(zext_ln1541_5_fu_652_p1[3]),
        .I2(add_ln1541_3_reg_871[3]),
        .I3(\filt_res1_3_reg_886[1]_i_2_n_5 ),
        .O(\filt_res1_3_reg_886[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \filt_res1_3_reg_886[1]_i_5 
       (.I0(lhs_V_reg_846[2]),
        .I1(zext_ln1541_5_fu_652_p1[2]),
        .I2(add_ln1541_3_reg_871[2]),
        .I3(zext_ln1541_5_fu_652_p1[1]),
        .I4(lhs_V_reg_846[1]),
        .O(\filt_res1_3_reg_886[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_3_reg_886[1]_i_6 
       (.I0(lhs_V_reg_846[1]),
        .I1(zext_ln1541_5_fu_652_p1[1]),
        .I2(add_ln1541_3_reg_871[1]),
        .O(\filt_res1_3_reg_886[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \filt_res1_3_reg_886[1]_i_7 
       (.I0(add_ln1541_3_reg_871[0]),
        .I1(lhs_V_reg_846[0]),
        .O(\filt_res1_3_reg_886[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[5]_i_2 
       (.I0(lhs_V_reg_846[6]),
        .I1(zext_ln1541_5_fu_652_p1[6]),
        .I2(add_ln1541_3_reg_871[6]),
        .O(\filt_res1_3_reg_886[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[5]_i_3 
       (.I0(lhs_V_reg_846[5]),
        .I1(zext_ln1541_5_fu_652_p1[5]),
        .I2(add_ln1541_3_reg_871[5]),
        .O(\filt_res1_3_reg_886[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[5]_i_4 
       (.I0(lhs_V_reg_846[4]),
        .I1(zext_ln1541_5_fu_652_p1[4]),
        .I2(add_ln1541_3_reg_871[4]),
        .O(\filt_res1_3_reg_886[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[5]_i_5 
       (.I0(lhs_V_reg_846[3]),
        .I1(zext_ln1541_5_fu_652_p1[3]),
        .I2(add_ln1541_3_reg_871[3]),
        .O(\filt_res1_3_reg_886[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_3_reg_886[5]_i_6 
       (.I0(\filt_res1_3_reg_886[5]_i_2_n_5 ),
        .I1(zext_ln1541_5_fu_652_p1[7]),
        .I2(lhs_V_reg_846[7]),
        .I3(add_ln1541_3_reg_871[7]),
        .O(\filt_res1_3_reg_886[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_3_reg_886[5]_i_7 
       (.I0(lhs_V_reg_846[6]),
        .I1(zext_ln1541_5_fu_652_p1[6]),
        .I2(add_ln1541_3_reg_871[6]),
        .I3(\filt_res1_3_reg_886[5]_i_3_n_5 ),
        .O(\filt_res1_3_reg_886[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_3_reg_886[5]_i_8 
       (.I0(lhs_V_reg_846[5]),
        .I1(zext_ln1541_5_fu_652_p1[5]),
        .I2(add_ln1541_3_reg_871[5]),
        .I3(\filt_res1_3_reg_886[5]_i_4_n_5 ),
        .O(\filt_res1_3_reg_886[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_3_reg_886[5]_i_9 
       (.I0(lhs_V_reg_846[4]),
        .I1(zext_ln1541_5_fu_652_p1[4]),
        .I2(add_ln1541_3_reg_871[4]),
        .I3(\filt_res1_3_reg_886[5]_i_5_n_5 ),
        .O(\filt_res1_3_reg_886[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_3_reg_886[7]_i_2 
       (.I0(lhs_V_reg_846[7]),
        .I1(zext_ln1541_5_fu_652_p1[7]),
        .I2(add_ln1541_3_reg_871[7]),
        .O(\filt_res1_3_reg_886[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \filt_res1_3_reg_886[7]_i_3 
       (.I0(zext_ln1541_5_fu_652_p1[8]),
        .I1(add_ln1541_3_reg_871[8]),
        .O(\filt_res1_3_reg_886[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \filt_res1_3_reg_886[7]_i_4 
       (.I0(add_ln1541_3_reg_871[7]),
        .I1(zext_ln1541_5_fu_652_p1[7]),
        .I2(lhs_V_reg_846[7]),
        .I3(zext_ln1541_5_fu_652_p1[8]),
        .I4(add_ln1541_3_reg_871[8]),
        .O(\filt_res1_3_reg_886[7]_i_4_n_5 ));
  FDRE \filt_res1_3_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[2]),
        .Q(filt_res1_3_reg_886[0]),
        .R(1'b0));
  FDRE \filt_res1_3_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[3]),
        .Q(filt_res1_3_reg_886[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_3_reg_886_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\filt_res1_3_reg_886_reg[1]_i_1_n_5 ,\filt_res1_3_reg_886_reg[1]_i_1_n_6 ,\filt_res1_3_reg_886_reg[1]_i_1_n_7 ,\filt_res1_3_reg_886_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_3_reg_886[1]_i_2_n_5 ,\filt_res1_3_reg_886[1]_i_3_n_5 ,add_ln1541_3_reg_871[1:0]}),
        .O({add_ln1541_4_fu_665_p2[3:2],\NLW_filt_res1_3_reg_886_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\filt_res1_3_reg_886[1]_i_4_n_5 ,\filt_res1_3_reg_886[1]_i_5_n_5 ,\filt_res1_3_reg_886[1]_i_6_n_5 ,\filt_res1_3_reg_886[1]_i_7_n_5 }));
  FDRE \filt_res1_3_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[4]),
        .Q(filt_res1_3_reg_886[2]),
        .R(1'b0));
  FDRE \filt_res1_3_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[5]),
        .Q(filt_res1_3_reg_886[3]),
        .R(1'b0));
  FDRE \filt_res1_3_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[6]),
        .Q(filt_res1_3_reg_886[4]),
        .R(1'b0));
  FDRE \filt_res1_3_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[7]),
        .Q(filt_res1_3_reg_886[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_3_reg_886_reg[5]_i_1 
       (.CI(\filt_res1_3_reg_886_reg[1]_i_1_n_5 ),
        .CO({\filt_res1_3_reg_886_reg[5]_i_1_n_5 ,\filt_res1_3_reg_886_reg[5]_i_1_n_6 ,\filt_res1_3_reg_886_reg[5]_i_1_n_7 ,\filt_res1_3_reg_886_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_3_reg_886[5]_i_2_n_5 ,\filt_res1_3_reg_886[5]_i_3_n_5 ,\filt_res1_3_reg_886[5]_i_4_n_5 ,\filt_res1_3_reg_886[5]_i_5_n_5 }),
        .O(add_ln1541_4_fu_665_p2[7:4]),
        .S({\filt_res1_3_reg_886[5]_i_6_n_5 ,\filt_res1_3_reg_886[5]_i_7_n_5 ,\filt_res1_3_reg_886[5]_i_8_n_5 ,\filt_res1_3_reg_886[5]_i_9_n_5 }));
  FDRE \filt_res1_3_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[8]),
        .Q(filt_res1_3_reg_886[6]),
        .R(1'b0));
  FDRE \filt_res1_3_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_4_fu_665_p2[9]),
        .Q(filt_res1_3_reg_886[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_3_reg_886_reg[7]_i_1 
       (.CI(\filt_res1_3_reg_886_reg[5]_i_1_n_5 ),
        .CO({\NLW_filt_res1_3_reg_886_reg[7]_i_1_CO_UNCONNECTED [3:1],\filt_res1_3_reg_886_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\filt_res1_3_reg_886[7]_i_2_n_5 }),
        .O({\NLW_filt_res1_3_reg_886_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln1541_4_fu_665_p2[9:8]}),
        .S({1'b0,1'b0,\filt_res1_3_reg_886[7]_i_3_n_5 ,\filt_res1_3_reg_886[7]_i_4_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[0]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [0]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[0]),
        .O(\filt_res1_fu_76_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[1]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [1]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[1]),
        .O(\filt_res1_fu_76_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[2]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [2]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[2]),
        .O(\filt_res1_fu_76_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[3]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [3]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[3]),
        .O(\filt_res1_fu_76_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[4]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [4]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[4]),
        .O(\filt_res1_fu_76_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[5]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [5]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[5]),
        .O(\filt_res1_fu_76_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[6]_i_1 
       (.I0(\filt_res1_fu_76_reg[7]_0 [6]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[6]),
        .O(\filt_res1_fu_76_reg[7] [6]));
  LUT3 #(
    .INIT(8'h40)) 
    \filt_res1_fu_76[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \filt_res1_fu_76[7]_i_2 
       (.I0(\filt_res1_fu_76_reg[7]_0 [7]),
        .I1(odd_col_reg_803_pp0_iter3_reg),
        .I2(filt_res1_3_reg_886[7]),
        .O(\filt_res1_fu_76_reg[7] [7]));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln724_fu_295_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,ap_sig_allocacmp_x_3[9],flow_control_loop_pipe_sequential_init_U_n_61}),
        .E(pixbuf_y_val_V_10_fu_146_0),
        .\HwReg_width_read_reg_429_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .\HwReg_width_read_reg_429_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (CO),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_5 ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(pixbuf_y_val_V_5_fu_142),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}),
        .ap_rst_n(ap_rst_n),
        .cmp148_i_reg_8130(cmp148_i_reg_8130),
        .\cmp148_i_reg_813_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\cmp148_i_reg_813_reg[0]_0 (\cmp148_i_reg_813_reg_n_5_[0] ),
        .\cmp148_i_reg_813_reg[0]_1 ({\x_fu_138_reg_n_5_[11] ,\x_fu_138_reg_n_5_[10] ,\x_fu_138_reg_n_5_[9] ,\x_fu_138_reg_n_5_[8] ,\x_fu_138_reg_n_5_[7] ,\x_fu_138_reg_n_5_[6] ,\x_fu_138_reg_n_5_[5] ,\x_fu_138_reg_n_5_[4] ,\x_fu_138_reg_n_5_[3] ,\x_fu_138_reg_n_5_[2] ,\x_fu_138_reg_n_5_[1] ,\x_fu_138_reg_n_5_[0] }),
        .cmp361011_i_reg_450(cmp361011_i_reg_450),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(x_fu_138),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg),
        .icmp_ln724_reg_799_pp0_iter1_reg(icmp_ln724_reg_799_pp0_iter1_reg),
        .\icmp_ln724_reg_799_reg[0] (\icmp_ln724_reg_799_reg[0]_0 ),
        .icmp_ln732_fu_317_p2_carry__0(icmp_ln732_fu_317_p2_carry__0_0),
        .icmp_ln732_reg_809(icmp_ln732_reg_809),
        .\icmp_ln732_reg_809_reg[0] (flow_control_loop_pipe_sequential_init_U_n_108),
        .\icmp_ln732_reg_809_reg[0]_0 (icmp_ln732_fu_317_p2),
        .\odd_col_reg_803_reg[0] (\odd_col_reg_803_reg[0]_0 ),
        .out(out),
        .\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\pixbuf_y_val_V_10_fu_146_reg[0] (\icmp_ln724_reg_799_reg_n_5_[0] ),
        .\pixbuf_y_val_V_10_fu_146_reg[7] (\pixbuf_y_val_V_10_fu_146_reg[7]_0 ),
        .\pixbuf_y_val_V_2_load_reg_462_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\pixbuf_y_val_V_3_load_reg_467_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\pixbuf_y_val_V_4_load_reg_472_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\pixbuf_y_val_V_5_fu_142_reg[7] (pixbuf_y_val_V_10_fu_146),
        .\pixbuf_y_val_V_7_fu_150_reg[7] (\pixbuf_y_val_V_7_fu_150_reg[7]_0 ),
        .\pixbuf_y_val_V_7_fu_150_reg[7]_0 (pixbuf_y_val_V_8_fu_154),
        .\pixbuf_y_val_V_8_fu_154_reg[7] (\pixbuf_y_val_V_8_fu_154_reg[7]_0 ),
        .\pixbuf_y_val_V_8_fu_154_reg[7]_0 (pixbuf_y_val_V_9_fu_158),
        .\pixbuf_y_val_V_9_fu_158_reg[7] (\pixbuf_y_val_V_9_fu_158_reg[7]_0 ),
        .\pixbuf_y_val_V_9_fu_158_reg[7]_0 (\pixbuf_y_val_V_5_fu_142_reg[7]_0 ),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .\x_fu_138_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}),
        .\x_fu_138_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .\x_fu_138_reg[11]_0 (x_4_fu_301_p2),
        .\x_fu_138_reg[3] ({ap_sig_allocacmp_x_3[3],flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .\x_fu_138_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}));
  CARRY4 icmp_ln724_fu_295_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln724_fu_295_p2,icmp_ln724_fu_295_p2_carry_n_6,icmp_ln724_fu_295_p2_carry_n_7,icmp_ln724_fu_295_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln724_fu_295_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}));
  FDRE \icmp_ln724_reg_799_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln724_reg_799_reg_n_5_[0] ),
        .Q(icmp_ln724_reg_799_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln724_reg_799_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_reg_799_pp0_iter1_reg),
        .Q(icmp_ln724_reg_799_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln724_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_fu_295_p2),
        .Q(\icmp_ln724_reg_799_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln732_fu_317_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln732_fu_317_p2_carry_n_5,icmp_ln732_fu_317_p2_carry_n_6,icmp_ln732_fu_317_p2_carry_n_7,icmp_ln732_fu_317_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .O(NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln732_fu_317_p2_carry__0
       (.CI(icmp_ln732_fu_317_p2_carry_n_5),
        .CO({NLW_icmp_ln732_fu_317_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln732_fu_317_p2,icmp_ln732_fu_317_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}),
        .O(NLW_icmp_ln732_fu_317_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}));
  FDRE \icmp_ln732_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(icmp_ln732_reg_809),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[0]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [0]),
        .O(lhs_V_fu_459_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[1]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [1]),
        .O(lhs_V_fu_459_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[2]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [2]),
        .O(lhs_V_fu_459_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[3]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [3]),
        .O(lhs_V_fu_459_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[4]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [4]),
        .O(lhs_V_fu_459_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[5]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [5]),
        .O(lhs_V_fu_459_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[6]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [6]),
        .O(lhs_V_fu_459_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_846[7]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_V_reg_846_reg[7]_0 [7]),
        .O(lhs_V_fu_459_p3[7]));
  FDRE \lhs_V_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[0]),
        .Q(lhs_V_reg_846[0]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[1]),
        .Q(lhs_V_reg_846[1]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[2]),
        .Q(lhs_V_reg_846[2]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[3]),
        .Q(lhs_V_reg_846[3]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[4]),
        .Q(lhs_V_reg_846[4]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[5]),
        .Q(lhs_V_reg_846[5]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[6]),
        .Q(lhs_V_reg_846[6]),
        .R(1'b0));
  FDRE \lhs_V_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_V_fu_459_p3[7]),
        .Q(lhs_V_reg_846[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[0]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [0]),
        .O(lhs_fu_473_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[1]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [1]),
        .O(lhs_fu_473_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[2]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [2]),
        .O(lhs_fu_473_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[3]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [3]),
        .O(lhs_fu_473_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[4]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [4]),
        .O(lhs_fu_473_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[5]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [5]),
        .O(lhs_fu_473_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[6]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [6]),
        .O(lhs_fu_473_p3[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \lhs_reg_856[7]_i_1 
       (.I0(icmp_ln724_reg_799_pp0_iter1_reg),
        .I1(odd_col_reg_803_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(add_ln1541_3_reg_8710));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_856[7]_i_2 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\lhs_reg_856_reg[7]_0 [7]),
        .O(lhs_fu_473_p3[7]));
  FDRE \lhs_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[0]),
        .Q(lhs_reg_856[0]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[1]),
        .Q(lhs_reg_856[1]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[2]),
        .Q(lhs_reg_856[2]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[3]),
        .Q(lhs_reg_856[3]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[4]),
        .Q(lhs_reg_856[4]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[5]),
        .Q(lhs_reg_856[5]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[6]),
        .Q(lhs_reg_856[6]),
        .R(1'b0));
  FDRE \lhs_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1541_3_reg_8710),
        .D(lhs_fu_473_p3[7]),
        .Q(lhs_reg_856[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[4]_i_4__1 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7__0_n_5 ),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage0_01001),
        .I3(stream_out_hresampled_full_n),
        .O(\ap_CS_fsm_reg[4]_2 ));
  FDRE \odd_col_reg_803_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_803),
        .Q(odd_col_reg_803_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_803_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_803_pp0_iter1_reg),
        .Q(odd_col_reg_803_pp0_iter2_reg),
        .R(1'b0));
  FDRE \odd_col_reg_803_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_803_pp0_iter2_reg),
        .Q(odd_col_reg_803_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_i_reg_8130),
        .D(out_x_fu_307_p2_carry_n_12),
        .Q(odd_col_reg_803),
        .R(1'b0));
  CARRY4 out_x_fu_307_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_307_p2_carry_n_5,out_x_fu_307_p2_carry_n_6,out_x_fu_307_p2_carry_n_7,out_x_fu_307_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({ap_sig_allocacmp_x_3[3],flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .O({NLW_out_x_fu_307_p2_carry_O_UNCONNECTED[3:1],out_x_fu_307_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}));
  CARRY4 out_x_fu_307_p2_carry__0
       (.CI(out_x_fu_307_p2_carry_n_5),
        .CO({out_x_fu_307_p2_carry__0_n_5,out_x_fu_307_p2_carry__0_n_6,out_x_fu_307_p2_carry__0_n_7,out_x_fu_307_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .O(NLW_out_x_fu_307_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}));
  CARRY4 out_x_fu_307_p2_carry__1
       (.CI(out_x_fu_307_p2_carry__0_n_5),
        .CO({out_x_fu_307_p2_carry__1_n_5,out_x_fu_307_p2_carry__1_n_6,out_x_fu_307_p2_carry__1_n_7,out_x_fu_307_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,ap_sig_allocacmp_x_3[9],flow_control_loop_pipe_sequential_init_U_n_61}),
        .O(NLW_out_x_fu_307_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}));
  CARRY4 out_x_fu_307_p2_carry__2
       (.CI(out_x_fu_307_p2_carry__1_n_5),
        .CO(NLW_out_x_fu_307_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_x_fu_307_p2_carry__2_O_UNCONNECTED[3:1],out_x_fu_307_p2_carry__2_n_12}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[7]_i_1 
       (.I0(icmp_ln724_reg_799_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_01001),
        .I3(Q[2]),
        .O(\icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \p_0_0_0_0_05241020_lcssa1043_i_fu_80[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln732_reg_809),
        .I4(\icmp_ln724_reg_799_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[0]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [0]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[1]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [1]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[2]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [2]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[3]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [3]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[4]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [4]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[5]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [5]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[6]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [6]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10661084_i_fu_108[7]_i_1 
       (.I0(\rhs_V_reg_851_reg[7]_0 [7]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10691093_i_fu_116_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10681090_i_fu_112[0]_i_1 
       (.I0(\add_ln1541_reg_866_reg[7]_0 [0]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[1]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [1]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[2]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [2]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[3]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [3]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[4]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [4]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[5]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [5]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[6]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [6]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10681090_i_fu_112[7]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_reg_866_reg[7]_0 [7]),
        .O(\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa10691093_i_fu_116[0]_i_1 
       (.I0(\add_ln1541_3_reg_871_reg[7]_0 [0]),
        .I1(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[1]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [1]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[2]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [2]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[3]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [3]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[4]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [4]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[5]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [5]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[6]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [6]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10691093_i_fu_116[7]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\add_ln1541_3_reg_871_reg[7]_0 [7]),
        .O(\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[0]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [0]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[1]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[2]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [2]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[3]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [3]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[4]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [4]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[5]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [5]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[6]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [6]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \p_lcssa1078_i_fu_104[7]_i_1 
       (.I0(\rhs_reg_861_reg[7]_0 [7]),
        .I1(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I2(cmp148_i_reg_813_pp0_iter1_reg),
        .O(\p_lcssa10681090_i_fu_112_reg[7] [7]));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(pixbuf_y_val_V_10_fu_146[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(pixbuf_y_val_V_10_fu_146[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_val_V_10_fu_146[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_val_V_10_fu_146[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_val_V_10_fu_146[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_val_V_10_fu_146[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_val_V_10_fu_146[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_10_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(pixbuf_y_val_V_10_fu_146[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[0]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[1]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[2]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[3]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[4]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[5]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[6]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_7_fu_150[7]),
        .Q(\pixbuf_y_val_V_11_reg_827_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[0]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[1]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[2]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[3]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[4]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[5]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[6]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_834_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_8_fu_154[7]),
        .Q(\pixbuf_y_val_V_12_reg_834_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_val_V_13_reg_840[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(pixbuf_y_val_V_11_reg_8270));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[0]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[1]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[2]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[3]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[4]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[5]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[6]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_11_reg_8270),
        .D(pixbuf_y_val_V_9_fu_158[7]),
        .Q(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_1_fu_132[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[4] ));
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_4_fu_144[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(Q[2]),
        .I2(icmp_ln724_reg_799_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\pixbuf_y_val_V_5_fu_142_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(pixbuf_y_val_V_7_fu_150[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(pixbuf_y_val_V_7_fu_150[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(pixbuf_y_val_V_7_fu_150[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(pixbuf_y_val_V_7_fu_150[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(pixbuf_y_val_V_7_fu_150[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(pixbuf_y_val_V_7_fu_150[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(pixbuf_y_val_V_7_fu_150[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(pixbuf_y_val_V_7_fu_150[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_val_V_8_fu_154[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_val_V_8_fu_154[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_val_V_8_fu_154[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_val_V_8_fu_154[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_val_V_8_fu_154[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(pixbuf_y_val_V_8_fu_154[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(pixbuf_y_val_V_8_fu_154[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(pixbuf_y_val_V_8_fu_154[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_val_V_9_fu_158[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_val_V_9_fu_158[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_val_V_9_fu_158[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_val_V_9_fu_158[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_val_V_9_fu_158[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_val_V_9_fu_158[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_val_V_9_fu_158[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_5_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_val_V_9_fu_158[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[0]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [0]),
        .O(rhs_V_fu_466_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[1]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [1]),
        .O(rhs_V_fu_466_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[2]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [2]),
        .O(rhs_V_fu_466_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[3]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [3]),
        .O(rhs_V_fu_466_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[4]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [4]),
        .O(rhs_V_fu_466_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[5]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [5]),
        .O(rhs_V_fu_466_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[6]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [6]),
        .O(rhs_V_fu_466_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_851[7]_i_1 
       (.I0(p_0_2_0_0_01024_lcssa1049_i_fu_88[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_V_reg_851_reg[7]_0 [7]),
        .O(rhs_V_fu_466_p3[7]));
  FDRE \rhs_V_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[0]),
        .Q(zext_ln1541_5_fu_652_p1[1]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[1]),
        .Q(zext_ln1541_5_fu_652_p1[2]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[2]),
        .Q(zext_ln1541_5_fu_652_p1[3]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[3]),
        .Q(zext_ln1541_5_fu_652_p1[4]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[4]),
        .Q(zext_ln1541_5_fu_652_p1[5]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[5]),
        .Q(zext_ln1541_5_fu_652_p1[6]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[6]),
        .Q(zext_ln1541_5_fu_652_p1[7]),
        .R(1'b0));
  FDRE \rhs_V_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_466_p3[7]),
        .Q(zext_ln1541_5_fu_652_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[0]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[0]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [0]),
        .O(rhs_fu_480_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[1]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[1]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [1]),
        .O(rhs_fu_480_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[2]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[2]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [2]),
        .O(rhs_fu_480_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[3]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[3]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [3]),
        .O(rhs_fu_480_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[4]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[4]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [4]),
        .O(rhs_fu_480_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[5]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[5]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [5]),
        .O(rhs_fu_480_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[6]_i_1 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[6]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [6]),
        .O(rhs_fu_480_p3[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_reg_861[7]_i_1 
       (.I0(icmp_ln724_reg_799_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_861[7]_i_2 
       (.I0(p_0_1_0_0_01022_lcssa1046_i_fu_84[7]),
        .I1(cmp148_i_reg_813_pp0_iter1_reg),
        .I2(\rhs_reg_861_reg[7]_0 [7]),
        .O(rhs_fu_480_p3[7]));
  FDRE \rhs_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[0]),
        .Q(zext_ln1541_1_fu_613_p1[1]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[1]),
        .Q(zext_ln1541_1_fu_613_p1[2]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[2]),
        .Q(zext_ln1541_1_fu_613_p1[3]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[3]),
        .Q(zext_ln1541_1_fu_613_p1[4]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[4]),
        .Q(zext_ln1541_1_fu_613_p1[5]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[5]),
        .Q(zext_ln1541_1_fu_613_p1[6]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[6]),
        .Q(zext_ln1541_1_fu_613_p1[7]),
        .R(1'b0));
  FDRE \rhs_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_480_p3[7]),
        .Q(zext_ln1541_1_fu_613_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[0]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [0]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [0]),
        .O(tmp_2_i_fu_593_p6[0]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[1]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [1]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [1]),
        .O(tmp_2_i_fu_593_p6[1]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[2]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [2]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [2]),
        .O(tmp_2_i_fu_593_p6[2]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[3]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [3]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [3]),
        .O(tmp_2_i_fu_593_p6[3]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[4]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [4]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [4]),
        .O(tmp_2_i_fu_593_p6[4]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[5]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [5]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [5]),
        .O(tmp_2_i_fu_593_p6[5]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[6]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [6]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [6]),
        .O(tmp_2_i_fu_593_p6[6]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_reg_876[7]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_840_reg[7]_0 [7]),
        .I1(conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg),
        .I2(\tmp_2_i_reg_876_reg[7]_0 [7]),
        .O(tmp_2_i_fu_593_p6[7]));
  FDRE \tmp_2_i_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[0]),
        .Q(tmp_2_i_reg_876[0]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[1]),
        .Q(tmp_2_i_reg_876[1]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[2]),
        .Q(tmp_2_i_reg_876[2]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[3]),
        .Q(tmp_2_i_reg_876[3]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[4]),
        .Q(tmp_2_i_reg_876[4]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[5]),
        .Q(tmp_2_i_reg_876[5]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[6]),
        .Q(tmp_2_i_reg_876[6]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_i_fu_593_p6[7]),
        .Q(tmp_2_i_reg_876[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_823_pp0_iter1_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_823_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_823),
        .Q(tmp_reg_823_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_823_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_823_pp0_iter1_reg),
        .Q(tmp_reg_823_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_823_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_823_pp0_iter2_reg),
        .Q(tmp_reg_823_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_i_reg_8130),
        .D(out_x_fu_307_p2_carry__2_n_12),
        .Q(tmp_reg_823),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[1]_i_2 
       (.I0(lhs_reg_856[2]),
        .I1(zext_ln1541_1_fu_613_p1[2]),
        .I2(add_ln1541_reg_866[2]),
        .O(\trunc_ln1_reg_881[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln1_reg_881[1]_i_3 
       (.I0(add_ln1541_reg_866[2]),
        .I1(lhs_reg_856[2]),
        .I2(zext_ln1541_1_fu_613_p1[2]),
        .O(\trunc_ln1_reg_881[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_881[1]_i_4 
       (.I0(lhs_reg_856[3]),
        .I1(zext_ln1541_1_fu_613_p1[3]),
        .I2(add_ln1541_reg_866[3]),
        .I3(\trunc_ln1_reg_881[1]_i_2_n_5 ),
        .O(\trunc_ln1_reg_881[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln1_reg_881[1]_i_5 
       (.I0(lhs_reg_856[2]),
        .I1(zext_ln1541_1_fu_613_p1[2]),
        .I2(add_ln1541_reg_866[2]),
        .I3(zext_ln1541_1_fu_613_p1[1]),
        .I4(lhs_reg_856[1]),
        .O(\trunc_ln1_reg_881[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln1_reg_881[1]_i_6 
       (.I0(lhs_reg_856[1]),
        .I1(zext_ln1541_1_fu_613_p1[1]),
        .I2(add_ln1541_reg_866[1]),
        .O(\trunc_ln1_reg_881[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_881[1]_i_7 
       (.I0(add_ln1541_reg_866[0]),
        .I1(lhs_reg_856[0]),
        .O(\trunc_ln1_reg_881[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[5]_i_2 
       (.I0(lhs_reg_856[6]),
        .I1(zext_ln1541_1_fu_613_p1[6]),
        .I2(add_ln1541_reg_866[6]),
        .O(\trunc_ln1_reg_881[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[5]_i_3 
       (.I0(lhs_reg_856[5]),
        .I1(zext_ln1541_1_fu_613_p1[5]),
        .I2(add_ln1541_reg_866[5]),
        .O(\trunc_ln1_reg_881[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[5]_i_4 
       (.I0(lhs_reg_856[4]),
        .I1(zext_ln1541_1_fu_613_p1[4]),
        .I2(add_ln1541_reg_866[4]),
        .O(\trunc_ln1_reg_881[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[5]_i_5 
       (.I0(lhs_reg_856[3]),
        .I1(zext_ln1541_1_fu_613_p1[3]),
        .I2(add_ln1541_reg_866[3]),
        .O(\trunc_ln1_reg_881[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_881[5]_i_6 
       (.I0(\trunc_ln1_reg_881[5]_i_2_n_5 ),
        .I1(zext_ln1541_1_fu_613_p1[7]),
        .I2(lhs_reg_856[7]),
        .I3(add_ln1541_reg_866[7]),
        .O(\trunc_ln1_reg_881[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_881[5]_i_7 
       (.I0(lhs_reg_856[6]),
        .I1(zext_ln1541_1_fu_613_p1[6]),
        .I2(add_ln1541_reg_866[6]),
        .I3(\trunc_ln1_reg_881[5]_i_3_n_5 ),
        .O(\trunc_ln1_reg_881[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_881[5]_i_8 
       (.I0(lhs_reg_856[5]),
        .I1(zext_ln1541_1_fu_613_p1[5]),
        .I2(add_ln1541_reg_866[5]),
        .I3(\trunc_ln1_reg_881[5]_i_4_n_5 ),
        .O(\trunc_ln1_reg_881[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_881[5]_i_9 
       (.I0(lhs_reg_856[4]),
        .I1(zext_ln1541_1_fu_613_p1[4]),
        .I2(add_ln1541_reg_866[4]),
        .I3(\trunc_ln1_reg_881[5]_i_5_n_5 ),
        .O(\trunc_ln1_reg_881[5]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1_reg_881[7]_i_1 
       (.I0(odd_col_reg_803_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(filt_res1_3_reg_8860));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_881[7]_i_3 
       (.I0(lhs_reg_856[7]),
        .I1(zext_ln1541_1_fu_613_p1[7]),
        .I2(add_ln1541_reg_866[7]),
        .O(\trunc_ln1_reg_881[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1_reg_881[7]_i_4 
       (.I0(zext_ln1541_1_fu_613_p1[8]),
        .I1(add_ln1541_reg_866[8]),
        .O(\trunc_ln1_reg_881[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln1_reg_881[7]_i_5 
       (.I0(add_ln1541_reg_866[7]),
        .I1(zext_ln1541_1_fu_613_p1[7]),
        .I2(lhs_reg_856[7]),
        .I3(zext_ln1541_1_fu_613_p1[8]),
        .I4(add_ln1541_reg_866[8]),
        .O(\trunc_ln1_reg_881[7]_i_5_n_5 ));
  FDRE \trunc_ln1_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[2]),
        .Q(trunc_ln1_reg_881[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[3]),
        .Q(trunc_ln1_reg_881[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_881_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_881_reg[1]_i_1_n_5 ,\trunc_ln1_reg_881_reg[1]_i_1_n_6 ,\trunc_ln1_reg_881_reg[1]_i_1_n_7 ,\trunc_ln1_reg_881_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_881[1]_i_2_n_5 ,\trunc_ln1_reg_881[1]_i_3_n_5 ,add_ln1541_reg_866[1:0]}),
        .O({add_ln1541_1_fu_626_p2[3:2],\NLW_trunc_ln1_reg_881_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln1_reg_881[1]_i_4_n_5 ,\trunc_ln1_reg_881[1]_i_5_n_5 ,\trunc_ln1_reg_881[1]_i_6_n_5 ,\trunc_ln1_reg_881[1]_i_7_n_5 }));
  FDRE \trunc_ln1_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[4]),
        .Q(trunc_ln1_reg_881[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[5]),
        .Q(trunc_ln1_reg_881[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[6]),
        .Q(trunc_ln1_reg_881[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_881_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[7]),
        .Q(trunc_ln1_reg_881[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_881_reg[5]_i_1 
       (.CI(\trunc_ln1_reg_881_reg[1]_i_1_n_5 ),
        .CO({\trunc_ln1_reg_881_reg[5]_i_1_n_5 ,\trunc_ln1_reg_881_reg[5]_i_1_n_6 ,\trunc_ln1_reg_881_reg[5]_i_1_n_7 ,\trunc_ln1_reg_881_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_881[5]_i_2_n_5 ,\trunc_ln1_reg_881[5]_i_3_n_5 ,\trunc_ln1_reg_881[5]_i_4_n_5 ,\trunc_ln1_reg_881[5]_i_5_n_5 }),
        .O(add_ln1541_1_fu_626_p2[7:4]),
        .S({\trunc_ln1_reg_881[5]_i_6_n_5 ,\trunc_ln1_reg_881[5]_i_7_n_5 ,\trunc_ln1_reg_881[5]_i_8_n_5 ,\trunc_ln1_reg_881[5]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_881_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[8]),
        .Q(trunc_ln1_reg_881[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_881_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_3_reg_8860),
        .D(add_ln1541_1_fu_626_p2[9]),
        .Q(trunc_ln1_reg_881[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_881_reg[7]_i_2 
       (.CI(\trunc_ln1_reg_881_reg[5]_i_1_n_5 ),
        .CO({\NLW_trunc_ln1_reg_881_reg[7]_i_2_CO_UNCONNECTED [3:1],\trunc_ln1_reg_881_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln1_reg_881[7]_i_3_n_5 }),
        .O({\NLW_trunc_ln1_reg_881_reg[7]_i_2_O_UNCONNECTED [3:2],add_ln1541_1_fu_626_p2[9:8]}),
        .S({1'b0,1'b0,\trunc_ln1_reg_881[7]_i_4_n_5 ,\trunc_ln1_reg_881[7]_i_5_n_5 }));
  FDRE \x_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[0]),
        .Q(\x_fu_138_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[10]),
        .Q(\x_fu_138_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[11]),
        .Q(\x_fu_138_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[1]),
        .Q(\x_fu_138_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[2]),
        .Q(\x_fu_138_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[3]),
        .Q(\x_fu_138_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[4]),
        .Q(\x_fu_138_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[5]),
        .Q(\x_fu_138_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[6]),
        .Q(\x_fu_138_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[7]),
        .Q(\x_fu_138_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[8]),
        .Q(\x_fu_138_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_138),
        .D(x_4_fu_301_p2[9]),
        .Q(\x_fu_138_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule

module bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
   (in,
    E,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    D,
    \p_lcssa1078_i_fu_98_reg[7] ,
    \p_lcssa10681090_i_fu_106_reg[7] ,
    \p_lcssa10661084_i_fu_102_reg[7] ,
    \p_lcssa10691093_i_fu_110_reg[7] ,
    \pixbuf_y_val_V_1_fu_124_reg[7]_0 ,
    \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] ,
    \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] ,
    \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 ,
    \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg,
    shiftReg_ce,
    \tmp_reg_792_pp0_iter1_reg_reg[0]_0 ,
    \pixbuf_y_val_V_8_reg_807_reg[7]_0 ,
    \pixbuf_y_val_V_7_reg_802_reg[7]_0 ,
    \pixbuf_y_val_V_6_reg_796_reg[7]_0 ,
    ap_clk,
    SS,
    ap_rst_n,
    Q,
    \Bpix_reg_1126_reg[7] ,
    bPassThru_422_or_420_In_loc_channel_dout,
    p_reg_reg,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
    \ap_CS_fsm_reg[5] ,
    cmp361011_i_reg_426,
    CO,
    stream_in_empty_n,
    stream_in_hresampled_full_n,
    \p_lcssa1078_i_fu_98_reg[7]_0 ,
    \p_lcssa1078_i_fu_98_reg[7]_1 ,
    \p_lcssa1078_i_fu_98_reg[7]_2 ,
    \p_lcssa10681090_i_fu_106_reg[7]_0 ,
    \p_lcssa10661084_i_fu_102_reg[7]_0 ,
    \p_lcssa10661084_i_fu_102_reg[7]_1 ,
    \p_lcssa10661084_i_fu_102_reg[7]_2 ,
    \p_lcssa10691093_i_fu_110_reg[7]_0 ,
    \pixbuf_y_val_V_3_fu_132_reg[7]_0 ,
    \pixbuf_y_val_V_4_fu_136_reg[7]_0 ,
    \pixbuf_y_val_V_5_fu_140_reg[7]_0 ,
    \pixbuf_y_val_V_2_fu_128_reg[7]_0 ,
    out,
    \icmp_ln724_reg_768_reg[0]_0 ,
    icmp_ln732_fu_289_p2_carry__0_0,
    select_ln685_reg_416,
    \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 );
  output [23:0]in;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output [1:0]D;
  output [7:0]\p_lcssa1078_i_fu_98_reg[7] ;
  output [7:0]\p_lcssa10681090_i_fu_106_reg[7] ;
  output [7:0]\p_lcssa10661084_i_fu_102_reg[7] ;
  output [7:0]\p_lcssa10691093_i_fu_110_reg[7] ;
  output [7:0]\pixbuf_y_val_V_1_fu_124_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] ;
  output [7:0]\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] ;
  output [7:0]\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  output shiftReg_ce;
  output \tmp_reg_792_pp0_iter1_reg_reg[0]_0 ;
  output [7:0]\pixbuf_y_val_V_8_reg_807_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_7_reg_802_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_6_reg_796_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input [7:0]Q;
  input [7:0]\Bpix_reg_1126_reg[7] ;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input [7:0]p_reg_reg;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input cmp361011_i_reg_426;
  input [0:0]CO;
  input stream_in_empty_n;
  input stream_in_hresampled_full_n;
  input [7:0]\p_lcssa1078_i_fu_98_reg[7]_0 ;
  input [7:0]\p_lcssa1078_i_fu_98_reg[7]_1 ;
  input [7:0]\p_lcssa1078_i_fu_98_reg[7]_2 ;
  input [7:0]\p_lcssa10681090_i_fu_106_reg[7]_0 ;
  input [7:0]\p_lcssa10661084_i_fu_102_reg[7]_0 ;
  input [7:0]\p_lcssa10661084_i_fu_102_reg[7]_1 ;
  input [7:0]\p_lcssa10661084_i_fu_102_reg[7]_2 ;
  input [7:0]\p_lcssa10691093_i_fu_110_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_3_fu_132_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_4_fu_136_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_5_fu_140_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_2_fu_128_reg[7]_0 ;
  input [15:0]out;
  input [11:0]\icmp_ln724_reg_768_reg[0]_0 ;
  input [10:0]icmp_ln732_fu_289_p2_carry__0_0;
  input [0:0]select_ln685_reg_416;
  input [7:0]\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 ;

  wire [7:0]\Bpix_reg_1126_reg[7] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_8_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_9_n_5 ;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_x_1;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp150_i_reg_7820;
  wire cmp150_i_reg_782_pp0_iter1_reg;
  wire \cmp150_i_reg_782_reg_n_5_[0] ;
  wire cmp361011_i_reg_426;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  wire icmp_ln724_fu_267_p2;
  wire icmp_ln724_fu_267_p2_carry_n_6;
  wire icmp_ln724_fu_267_p2_carry_n_7;
  wire icmp_ln724_fu_267_p2_carry_n_8;
  wire icmp_ln724_reg_768_pp0_iter1_reg;
  wire icmp_ln724_reg_768_pp0_iter2_reg;
  wire [11:0]\icmp_ln724_reg_768_reg[0]_0 ;
  wire \icmp_ln724_reg_768_reg_n_5_[0] ;
  wire icmp_ln732_fu_289_p2;
  wire [10:0]icmp_ln732_fu_289_p2_carry__0_0;
  wire icmp_ln732_fu_289_p2_carry__0_n_8;
  wire icmp_ln732_fu_289_p2_carry_n_5;
  wire icmp_ln732_fu_289_p2_carry_n_6;
  wire icmp_ln732_fu_289_p2_carry_n_7;
  wire icmp_ln732_fu_289_p2_carry_n_8;
  wire icmp_ln732_reg_778;
  wire [23:0]in;
  wire [7:0]lhs_1_fu_495_p3;
  wire [7:0]lhs_1_reg_812;
  wire [7:0]lhs_fu_502_p3;
  wire [7:0]lhs_reg_817;
  wire odd_col_reg_772;
  wire odd_col_reg_772_pp0_iter1_reg;
  wire odd_col_reg_772_pp0_iter2_reg;
  wire odd_col_reg_772_pp0_iter3_reg;
  wire [15:0]out;
  wire out_x_fu_279_p2_carry__0_n_5;
  wire out_x_fu_279_p2_carry__0_n_6;
  wire out_x_fu_279_p2_carry__0_n_7;
  wire out_x_fu_279_p2_carry__0_n_8;
  wire out_x_fu_279_p2_carry__1_n_5;
  wire out_x_fu_279_p2_carry__1_n_6;
  wire out_x_fu_279_p2_carry__1_n_7;
  wire out_x_fu_279_p2_carry__1_n_8;
  wire out_x_fu_279_p2_carry__2_n_12;
  wire out_x_fu_279_p2_carry_n_12;
  wire out_x_fu_279_p2_carry_n_5;
  wire out_x_fu_279_p2_carry_n_6;
  wire out_x_fu_279_p2_carry_n_7;
  wire out_x_fu_279_p2_carry_n_8;
  wire [7:0]\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] ;
  wire [7:0]\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] ;
  wire [7:0]\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 ;
  wire p_5_in;
  wire [7:0]\p_lcssa10661084_i_fu_102_reg[7] ;
  wire [7:0]\p_lcssa10661084_i_fu_102_reg[7]_0 ;
  wire [7:0]\p_lcssa10661084_i_fu_102_reg[7]_1 ;
  wire [7:0]\p_lcssa10661084_i_fu_102_reg[7]_2 ;
  wire [7:0]\p_lcssa10681090_i_fu_106_reg[7] ;
  wire [7:0]\p_lcssa10681090_i_fu_106_reg[7]_0 ;
  wire [7:0]\p_lcssa10691093_i_fu_110_reg[7] ;
  wire [7:0]\p_lcssa10691093_i_fu_110_reg[7]_0 ;
  wire \p_lcssa1078_i_fu_98[7]_i_3_n_5 ;
  wire \p_lcssa1078_i_fu_98[7]_i_4_n_5 ;
  wire \p_lcssa1078_i_fu_98[7]_i_5_n_5 ;
  wire [7:0]\p_lcssa1078_i_fu_98_reg[7] ;
  wire [7:0]\p_lcssa1078_i_fu_98_reg[7]_0 ;
  wire [7:0]\p_lcssa1078_i_fu_98_reg[7]_1 ;
  wire [7:0]\p_lcssa1078_i_fu_98_reg[7]_2 ;
  wire [7:0]p_reg_reg;
  wire pixbuf_y_val_V_1_fu_124;
  wire [7:0]\pixbuf_y_val_V_1_fu_124_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_21_out_load_reg_844;
  wire pixbuf_y_val_V_21_out_load_reg_8440;
  wire [7:0]\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_2_fu_128;
  wire pixbuf_y_val_V_2_fu_128_0;
  wire [7:0]\pixbuf_y_val_V_2_fu_128_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_3_fu_132;
  wire [7:0]\pixbuf_y_val_V_3_fu_132_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_4_fu_136;
  wire [7:0]\pixbuf_y_val_V_4_fu_136_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_5_fu_140;
  wire [7:0]\pixbuf_y_val_V_5_fu_140_reg[7]_0 ;
  wire pixbuf_y_val_V_6_reg_7960;
  wire [7:0]\pixbuf_y_val_V_6_reg_796_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_7_reg_802_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_8_reg_807_reg[7]_0 ;
  wire [8:1]ret_V_1_fu_645_p2;
  wire [8:1]ret_V_fu_617_p2;
  wire [7:0]rhs_1_fu_509_p3;
  wire [7:0]rhs_1_reg_822;
  wire [7:0]rhs_1_reg_822_pp0_iter3_reg;
  wire [7:0]rhs_fu_516_p3;
  wire [7:0]rhs_reg_828;
  wire [7:0]rhs_reg_828_pp0_iter3_reg;
  wire [0:0]select_ln685_reg_416;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_hresampled_full_n;
  wire tmp_reg_792;
  wire tmp_reg_792_pp0_iter1_reg;
  wire \tmp_reg_792_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_reg_792_pp0_iter2_reg;
  wire tmp_reg_792_pp0_iter3_reg;
  wire [7:0]trunc_ln232_1_reg_839;
  wire trunc_ln232_1_reg_8390;
  wire \trunc_ln232_1_reg_839[2]_i_2_n_5 ;
  wire \trunc_ln232_1_reg_839[2]_i_3_n_5 ;
  wire \trunc_ln232_1_reg_839[2]_i_4_n_5 ;
  wire \trunc_ln232_1_reg_839[2]_i_5_n_5 ;
  wire \trunc_ln232_1_reg_839[6]_i_2_n_5 ;
  wire \trunc_ln232_1_reg_839[6]_i_3_n_5 ;
  wire \trunc_ln232_1_reg_839[6]_i_4_n_5 ;
  wire \trunc_ln232_1_reg_839[6]_i_5_n_5 ;
  wire \trunc_ln232_1_reg_839_reg[2]_i_1_n_5 ;
  wire \trunc_ln232_1_reg_839_reg[2]_i_1_n_6 ;
  wire \trunc_ln232_1_reg_839_reg[2]_i_1_n_7 ;
  wire \trunc_ln232_1_reg_839_reg[2]_i_1_n_8 ;
  wire \trunc_ln232_1_reg_839_reg[6]_i_1_n_5 ;
  wire \trunc_ln232_1_reg_839_reg[6]_i_1_n_6 ;
  wire \trunc_ln232_1_reg_839_reg[6]_i_1_n_7 ;
  wire \trunc_ln232_1_reg_839_reg[6]_i_1_n_8 ;
  wire [7:0]trunc_ln2_reg_834;
  wire \trunc_ln2_reg_834[2]_i_2_n_5 ;
  wire \trunc_ln2_reg_834[2]_i_3_n_5 ;
  wire \trunc_ln2_reg_834[2]_i_4_n_5 ;
  wire \trunc_ln2_reg_834[2]_i_5_n_5 ;
  wire \trunc_ln2_reg_834[6]_i_2_n_5 ;
  wire \trunc_ln2_reg_834[6]_i_3_n_5 ;
  wire \trunc_ln2_reg_834[6]_i_4_n_5 ;
  wire \trunc_ln2_reg_834[6]_i_5_n_5 ;
  wire \trunc_ln2_reg_834_reg[2]_i_1_n_5 ;
  wire \trunc_ln2_reg_834_reg[2]_i_1_n_6 ;
  wire \trunc_ln2_reg_834_reg[2]_i_1_n_7 ;
  wire \trunc_ln2_reg_834_reg[2]_i_1_n_8 ;
  wire \trunc_ln2_reg_834_reg[6]_i_1_n_5 ;
  wire \trunc_ln2_reg_834_reg[6]_i_1_n_6 ;
  wire \trunc_ln2_reg_834_reg[6]_i_1_n_7 ;
  wire \trunc_ln2_reg_834_reg[6]_i_1_n_8 ;
  wire trunc_ln724_reg_756;
  wire trunc_ln724_reg_756_pp0_iter1_reg;
  wire [11:0]x_2_fu_273_p2;
  wire x_fu_120;
  wire \x_fu_120_reg_n_5_[0] ;
  wire \x_fu_120_reg_n_5_[10] ;
  wire \x_fu_120_reg_n_5_[11] ;
  wire \x_fu_120_reg_n_5_[1] ;
  wire \x_fu_120_reg_n_5_[2] ;
  wire \x_fu_120_reg_n_5_[3] ;
  wire \x_fu_120_reg_n_5_[4] ;
  wire \x_fu_120_reg_n_5_[5] ;
  wire \x_fu_120_reg_n_5_[6] ;
  wire \x_fu_120_reg_n_5_[7] ;
  wire \x_fu_120_reg_n_5_[8] ;
  wire \x_fu_120_reg_n_5_[9] ;
  wire [3:0]NLW_icmp_ln724_fu_267_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln732_fu_289_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln732_fu_289_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln732_fu_289_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_279_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_279_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_279_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_279_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_279_p2_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_trunc_ln232_1_reg_839_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln232_1_reg_839_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln232_1_reg_839_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_834_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_834_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln2_reg_834_reg[7]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8088808080808080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(stream_in_hresampled_full_n),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I3(tmp_reg_792_pp0_iter1_reg),
        .I4(bPassThru_422_or_420_In_loc_channel_dout),
        .I5(\SRL_SIG_reg[15][0]_srl16_i_9_n_5 ),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[0]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(\ap_CS_fsm_reg[5] [2]),
        .I1(ap_block_pp0_stage0_01001),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG_reg[15][0]_srl16_i_8 
       (.I0(tmp_reg_792_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .O(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_9 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln724_reg_768_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(Q[2]),
        .I1(rhs_reg_828_pp0_iter3_reg[2]),
        .I2(trunc_ln2_reg_834[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(Q[3]),
        .I1(rhs_reg_828_pp0_iter3_reg[3]),
        .I2(trunc_ln2_reg_834[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(Q[4]),
        .I1(rhs_reg_828_pp0_iter3_reg[4]),
        .I2(trunc_ln2_reg_834[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(Q[5]),
        .I1(rhs_reg_828_pp0_iter3_reg[5]),
        .I2(trunc_ln2_reg_834[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(Q[6]),
        .I1(rhs_reg_828_pp0_iter3_reg[6]),
        .I2(trunc_ln2_reg_834[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(Q[7]),
        .I1(rhs_reg_828_pp0_iter3_reg[7]),
        .I2(trunc_ln2_reg_834[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [0]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[0]),
        .I2(trunc_ln232_1_reg_839[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [1]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[1]),
        .I2(trunc_ln232_1_reg_839[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [2]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[2]),
        .I2(trunc_ln232_1_reg_839[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [3]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[3]),
        .I2(trunc_ln232_1_reg_839[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[1]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [4]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[4]),
        .I2(trunc_ln232_1_reg_839[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [5]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[5]),
        .I2(trunc_ln232_1_reg_839[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [6]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[6]),
        .I2(trunc_ln232_1_reg_839[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(\Bpix_reg_1126_reg[7] [7]),
        .I1(rhs_1_reg_822_pp0_iter3_reg[7]),
        .I2(trunc_ln232_1_reg_839[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[2]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[3]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[4]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[5]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[6]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_844[7]),
        .I1(tmp_reg_792_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(p_reg_reg[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(Q[0]),
        .I1(rhs_reg_828_pp0_iter3_reg[0]),
        .I2(trunc_ln2_reg_834[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(Q[1]),
        .I1(rhs_reg_828_pp0_iter3_reg[1]),
        .I2(trunc_ln2_reg_834[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(odd_col_reg_772_pp0_iter3_reg),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln724_reg_768_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp150_i_reg_782_reg_n_5_[0] ),
        .Q(cmp150_i_reg_782_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\cmp150_i_reg_782_reg_n_5_[0] ),
        .R(1'b0));
  bd_3a92_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln724_fu_267_p2),
        .D(x_2_fu_273_p2),
        .DI({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .E(pixbuf_y_val_V_2_fu_128_0),
        .\HwReg_width_read_reg_410_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}),
        .\HwReg_width_read_reg_410_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .Q(pixbuf_y_val_V_4_fu_136),
        .S({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (CO),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(pixbuf_y_val_V_1_fu_124),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93}),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp150_i_reg_7820(cmp150_i_reg_7820),
        .\cmp150_i_reg_782_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\cmp150_i_reg_782_reg[0]_0 (\cmp150_i_reg_782_reg_n_5_[0] ),
        .\cmp150_i_reg_782_reg[0]_1 ({\x_fu_120_reg_n_5_[11] ,\x_fu_120_reg_n_5_[10] ,\x_fu_120_reg_n_5_[9] ,\x_fu_120_reg_n_5_[8] ,\x_fu_120_reg_n_5_[7] ,\x_fu_120_reg_n_5_[6] ,\x_fu_120_reg_n_5_[5] ,\x_fu_120_reg_n_5_[4] ,\x_fu_120_reg_n_5_[3] ,\x_fu_120_reg_n_5_[2] ,\x_fu_120_reg_n_5_[1] ,\x_fu_120_reg_n_5_[0] }),
        .cmp361011_i_reg_426(cmp361011_i_reg_426),
        .\cmp361011_i_reg_426_reg[0] (D),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(x_fu_120),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg),
        .icmp_ln724_reg_768_pp0_iter1_reg(icmp_ln724_reg_768_pp0_iter1_reg),
        .\icmp_ln724_reg_768_reg[0] (\icmp_ln724_reg_768_reg[0]_0 ),
        .icmp_ln732_fu_289_p2_carry__0(icmp_ln732_fu_289_p2_carry__0_0),
        .icmp_ln732_reg_778(icmp_ln732_reg_778),
        .\icmp_ln732_reg_778_reg[0] (flow_control_loop_pipe_sequential_init_U_n_109),
        .\icmp_ln732_reg_778_reg[0]_0 (icmp_ln732_fu_289_p2),
        .out(out[7:0]),
        .\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57}),
        .\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .\pixbuf_y_val_V_16_load_reg_438_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\pixbuf_y_val_V_17_load_reg_443_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\pixbuf_y_val_V_18_load_reg_448_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}),
        .\pixbuf_y_val_V_1_fu_124_reg[7] (pixbuf_y_val_V_2_fu_128),
        .\pixbuf_y_val_V_2_fu_128_reg[0] (\icmp_ln724_reg_768_reg_n_5_[0] ),
        .\pixbuf_y_val_V_2_fu_128_reg[7] (\pixbuf_y_val_V_2_fu_128_reg[7]_0 ),
        .\pixbuf_y_val_V_3_fu_132_reg[7] (\pixbuf_y_val_V_3_fu_132_reg[7]_0 ),
        .\pixbuf_y_val_V_4_fu_136_reg[7] (\pixbuf_y_val_V_4_fu_136_reg[7]_0 ),
        .\pixbuf_y_val_V_4_fu_136_reg[7]_0 (pixbuf_y_val_V_5_fu_140),
        .\pixbuf_y_val_V_5_fu_140_reg[7] (\pixbuf_y_val_V_5_fu_140_reg[7]_0 ),
        .\pixbuf_y_val_V_5_fu_140_reg[7]_0 (\pixbuf_y_val_V_1_fu_124_reg[7]_0 ),
        .select_ln685_reg_416(select_ln685_reg_416),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .tmp_reg_792_pp0_iter1_reg(tmp_reg_792_pp0_iter1_reg),
        .tmp_reg_792_pp0_iter3_reg(tmp_reg_792_pp0_iter3_reg),
        .\x_fu_120_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}),
        .\x_fu_120_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .\x_fu_120_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\x_fu_120_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}));
  CARRY4 icmp_ln724_fu_267_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln724_fu_267_p2,icmp_ln724_fu_267_p2_carry_n_6,icmp_ln724_fu_267_p2_carry_n_7,icmp_ln724_fu_267_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln724_fu_267_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}));
  FDRE \icmp_ln724_reg_768_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln724_reg_768_reg_n_5_[0] ),
        .Q(icmp_ln724_reg_768_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln724_reg_768_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_reg_768_pp0_iter1_reg),
        .Q(icmp_ln724_reg_768_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln724_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_fu_267_p2),
        .Q(\icmp_ln724_reg_768_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln732_fu_289_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln732_fu_289_p2_carry_n_5,icmp_ln732_fu_289_p2_carry_n_6,icmp_ln732_fu_289_p2_carry_n_7,icmp_ln732_fu_289_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .O(NLW_icmp_ln732_fu_289_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln732_fu_289_p2_carry__0
       (.CI(icmp_ln732_fu_289_p2_carry_n_5),
        .CO({NLW_icmp_ln732_fu_289_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln732_fu_289_p2,icmp_ln732_fu_289_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .O(NLW_icmp_ln732_fu_289_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}));
  FDRE \icmp_ln732_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(icmp_ln732_reg_778),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[0]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [0]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [0]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .O(lhs_1_fu_495_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[1]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [1]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [1]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .O(lhs_1_fu_495_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[2]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [2]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [2]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .O(lhs_1_fu_495_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[3]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [3]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [3]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .O(lhs_1_fu_495_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[4]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [4]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [4]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .O(lhs_1_fu_495_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[5]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [5]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [5]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .O(lhs_1_fu_495_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[6]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [6]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [6]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .O(lhs_1_fu_495_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_812[7]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_1 [7]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10691093_i_fu_110_reg[7]_0 [7]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .O(lhs_1_fu_495_p3[7]));
  FDRE \lhs_1_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[0]),
        .Q(lhs_1_reg_812[0]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[1]),
        .Q(lhs_1_reg_812[1]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[2]),
        .Q(lhs_1_reg_812[2]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[3]),
        .Q(lhs_1_reg_812[3]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[4]),
        .Q(lhs_1_reg_812[4]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[5]),
        .Q(lhs_1_reg_812[5]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[6]),
        .Q(lhs_1_reg_812[6]),
        .R(1'b0));
  FDRE \lhs_1_reg_812_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_495_p3[7]),
        .Q(lhs_1_reg_812[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [0]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [0]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .O(lhs_fu_502_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [1]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [1]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .O(lhs_fu_502_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [2]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [2]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .O(lhs_fu_502_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [3]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [3]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .O(lhs_fu_502_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [4]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [4]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .O(lhs_fu_502_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [5]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [5]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .O(lhs_fu_502_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [6]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [6]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .O(lhs_fu_502_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_817[7]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_1 [7]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10681090_i_fu_106_reg[7]_0 [7]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .O(lhs_fu_502_p3[7]));
  FDRE \lhs_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[0]),
        .Q(lhs_reg_817[0]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[1]),
        .Q(lhs_reg_817[1]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[2]),
        .Q(lhs_reg_817[2]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[3]),
        .Q(lhs_reg_817[3]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[4]),
        .Q(lhs_reg_817[4]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[5]),
        .Q(lhs_reg_817[5]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[6]),
        .Q(lhs_reg_817[6]),
        .R(1'b0));
  FDRE \lhs_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_502_p3[7]),
        .Q(lhs_reg_817[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F7FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_9_n_5 ),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_792_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8_n_5 ),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I5(stream_in_hresampled_full_n),
        .O(\tmp_reg_792_pp0_iter1_reg_reg[0]_0 ));
  FDRE \odd_col_reg_772_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_772),
        .Q(odd_col_reg_772_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_772_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_772_pp0_iter1_reg),
        .Q(odd_col_reg_772_pp0_iter2_reg),
        .R(1'b0));
  FDRE \odd_col_reg_772_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_772_pp0_iter2_reg),
        .Q(odd_col_reg_772_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7820),
        .D(out_x_fu_279_p2_carry_n_12),
        .Q(odd_col_reg_772),
        .R(1'b0));
  CARRY4 out_x_fu_279_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_279_p2_carry_n_5,out_x_fu_279_p2_carry_n_6,out_x_fu_279_p2_carry_n_7,out_x_fu_279_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .O({NLW_out_x_fu_279_p2_carry_O_UNCONNECTED[3:1],out_x_fu_279_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93}));
  CARRY4 out_x_fu_279_p2_carry__0
       (.CI(out_x_fu_279_p2_carry_n_5),
        .CO({out_x_fu_279_p2_carry__0_n_5,out_x_fu_279_p2_carry__0_n_6,out_x_fu_279_p2_carry__0_n_7,out_x_fu_279_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .O(NLW_out_x_fu_279_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}));
  CARRY4 out_x_fu_279_p2_carry__1
       (.CI(out_x_fu_279_p2_carry__0_n_5),
        .CO({out_x_fu_279_p2_carry__1_n_5,out_x_fu_279_p2_carry__1_n_6,out_x_fu_279_p2_carry__1_n_7,out_x_fu_279_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .O(NLW_out_x_fu_279_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}));
  CARRY4 out_x_fu_279_p2_carry__2
       (.CI(out_x_fu_279_p2_carry__1_n_5),
        .CO(NLW_out_x_fu_279_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_x_fu_279_p2_carry__2_O_UNCONNECTED[3:1],out_x_fu_279_p2_carry__2_n_12}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [0]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [1]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [2]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [3]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [4]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [5]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [6]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[7]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .I1(\p_lcssa10681090_i_fu_106_reg[7]_0 [7]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[0]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [0]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[1]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [1]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[2]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [2]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[3]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [3]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[4]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [4]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[5]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [5]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[6]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [6]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[7]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .I1(\p_lcssa10691093_i_fu_110_reg[7]_0 [7]),
        .I2(trunc_ln724_reg_756_pp0_iter1_reg),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .I1(trunc_ln724_reg_756),
        .I2(out[8]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .I1(trunc_ln724_reg_756),
        .I2(out[9]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .I1(trunc_ln724_reg_756),
        .I2(out[10]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .I1(trunc_ln724_reg_756),
        .I2(out[11]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .I1(trunc_ln724_reg_756),
        .I2(out[12]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .I1(trunc_ln724_reg_756),
        .I2(out[13]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .I1(trunc_ln724_reg_756),
        .I2(out[14]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(\ap_CS_fsm_reg[5] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln724_reg_768_reg_n_5_[0] ),
        .I4(icmp_ln732_reg_778),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01028_lcssa1055_i_fu_90[7]_i_2 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .I1(trunc_ln724_reg_756),
        .I2(out[15]),
        .O(\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[0]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .I1(trunc_ln724_reg_756),
        .I2(out[8]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[1]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .I1(trunc_ln724_reg_756),
        .I2(out[9]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[2]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .I1(trunc_ln724_reg_756),
        .I2(out[10]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[3]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .I1(trunc_ln724_reg_756),
        .I2(out[11]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[4]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .I1(trunc_ln724_reg_756),
        .I2(out[12]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[5]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .I1(trunc_ln724_reg_756),
        .I2(out[13]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[6]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .I1(trunc_ln724_reg_756),
        .I2(out[14]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01032_lcssa1058_i_fu_94[7]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .I1(trunc_ln724_reg_756),
        .I2(out[15]),
        .O(\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [0]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [0]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [1]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [1]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [2]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [2]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [3]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [3]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [4]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [4]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [5]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [5]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [6]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [6]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10661084_i_fu_102[7]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_0 [7]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10661084_i_fu_102_reg[7]_1 [7]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10661084_i_fu_102_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [0]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [0]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [1]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [1]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [2]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [2]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [3]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [3]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [4]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [4]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [5]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [5]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [6]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [6]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10681090_i_fu_106[7]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_1 [7]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10681090_i_fu_106_reg[7]_0 [7]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10681090_i_fu_106_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [0]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [0]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [1]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [1]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [2]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [2]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [3]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [3]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [4]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [4]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [5]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [5]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [6]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [6]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10691093_i_fu_110[7]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa10661084_i_fu_102_reg[7]_1 [7]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa10691093_i_fu_110_reg[7]_0 [7]),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa10691093_i_fu_110_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [0]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [0]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [1]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [1]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [2]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [2]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [3]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [3]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [4]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [4]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [5]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [5]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [6]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [6]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \p_lcssa1078_i_fu_98[7]_i_1 
       (.I0(icmp_ln724_reg_768_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_01001),
        .I3(\ap_CS_fsm_reg[5] [2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1078_i_fu_98[7]_i_2 
       (.I0(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ),
        .I1(\p_lcssa1078_i_fu_98_reg[7]_0 [7]),
        .I2(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ),
        .I3(\p_lcssa1078_i_fu_98_reg[7]_1 [7]),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .I5(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ),
        .O(\p_lcssa1078_i_fu_98_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \p_lcssa1078_i_fu_98[7]_i_3 
       (.I0(trunc_ln724_reg_756_pp0_iter1_reg),
        .I1(cmp150_i_reg_782_pp0_iter1_reg),
        .I2(icmp_ln724_reg_768_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1078_i_fu_98[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \p_lcssa1078_i_fu_98[7]_i_4 
       (.I0(cmp150_i_reg_782_pp0_iter1_reg),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(icmp_ln724_reg_768_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1078_i_fu_98[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \p_lcssa1078_i_fu_98[7]_i_5 
       (.I0(cmp150_i_reg_782_pp0_iter1_reg),
        .I1(icmp_ln724_reg_768_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1078_i_fu_98[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_15_fu_126[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(\ap_CS_fsm_reg[5] [2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[4] ));
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_18_fu_138[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(\ap_CS_fsm_reg[5] [2]),
        .I2(icmp_ln724_reg_768_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\pixbuf_y_val_V_1_fu_124_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \pixbuf_y_val_V_21_out_load_reg_844[7]_i_1 
       (.I0(bPassThru_422_or_420_In_loc_channel_dout),
        .I1(tmp_reg_792_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(pixbuf_y_val_V_21_out_load_reg_8440));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [0]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [1]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [2]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [3]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [4]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [5]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [6]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_21_out_load_reg_8440),
        .D(\pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0 [7]),
        .Q(pixbuf_y_val_V_21_out_load_reg_844[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(pixbuf_y_val_V_2_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(pixbuf_y_val_V_2_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(pixbuf_y_val_V_2_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(pixbuf_y_val_V_2_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(pixbuf_y_val_V_2_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(pixbuf_y_val_V_2_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(pixbuf_y_val_V_2_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_128_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(pixbuf_y_val_V_2_fu_128[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_val_V_3_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_val_V_3_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_val_V_3_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_val_V_3_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_val_V_3_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_val_V_3_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_val_V_3_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_val_V_3_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(pixbuf_y_val_V_4_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(pixbuf_y_val_V_4_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(pixbuf_y_val_V_4_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(pixbuf_y_val_V_4_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_val_V_4_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_val_V_4_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_val_V_4_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_val_V_4_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_val_V_5_fu_140[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_val_V_5_fu_140[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_val_V_5_fu_140[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(pixbuf_y_val_V_5_fu_140[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(pixbuf_y_val_V_5_fu_140[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(pixbuf_y_val_V_5_fu_140[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(pixbuf_y_val_V_5_fu_140[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_124),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(pixbuf_y_val_V_5_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[0]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[1]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[2]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[3]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[4]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[5]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[6]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_3_fu_132[7]),
        .Q(\pixbuf_y_val_V_6_reg_796_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[0]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[1]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[2]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[3]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[4]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[5]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[6]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_802_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_4_fu_136[7]),
        .Q(\pixbuf_y_val_V_7_reg_802_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_val_V_8_reg_807[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(pixbuf_y_val_V_6_reg_7960));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[0]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[1]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[2]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[3]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[4]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[5]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[6]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_807_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7960),
        .D(pixbuf_y_val_V_5_fu_140[7]),
        .Q(\pixbuf_y_val_V_8_reg_807_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[0]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [0]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [0]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [0]),
        .O(rhs_1_fu_509_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[1]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [1]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [1]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [1]),
        .O(rhs_1_fu_509_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[2]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [2]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [2]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [2]),
        .O(rhs_1_fu_509_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[3]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [3]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [3]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [3]),
        .O(rhs_1_fu_509_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[4]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [4]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [4]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [4]),
        .O(rhs_1_fu_509_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[5]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [5]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [5]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [5]),
        .O(rhs_1_fu_509_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[6]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [6]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [6]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [6]),
        .O(rhs_1_fu_509_p3[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_822[7]_i_1 
       (.I0(\p_lcssa10661084_i_fu_102_reg[7]_0 [7]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa10661084_i_fu_102_reg[7]_1 [7]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa10661084_i_fu_102_reg[7]_2 [7]),
        .O(rhs_1_fu_509_p3[7]));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[0]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[1]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[2]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[3]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[4]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[5]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[6]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_822[7]),
        .Q(rhs_1_reg_822_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[0]),
        .Q(rhs_1_reg_822[0]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[1]),
        .Q(rhs_1_reg_822[1]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[2]),
        .Q(rhs_1_reg_822[2]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[3]),
        .Q(rhs_1_reg_822[3]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[4]),
        .Q(rhs_1_reg_822[4]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[5]),
        .Q(rhs_1_reg_822[5]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[6]),
        .Q(rhs_1_reg_822[6]),
        .R(1'b0));
  FDRE \rhs_1_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_509_p3[7]),
        .Q(rhs_1_reg_822[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[0]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [0]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [0]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [0]),
        .O(rhs_fu_516_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[1]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [1]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [1]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [1]),
        .O(rhs_fu_516_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[2]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [2]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [2]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [2]),
        .O(rhs_fu_516_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[3]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [3]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [3]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [3]),
        .O(rhs_fu_516_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[4]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [4]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [4]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [4]),
        .O(rhs_fu_516_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[5]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [5]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [5]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [5]),
        .O(rhs_fu_516_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[6]_i_1 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [6]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [6]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [6]),
        .O(rhs_fu_516_p3[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_reg_828[7]_i_1 
       (.I0(icmp_ln724_reg_768_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(p_5_in));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_828[7]_i_2 
       (.I0(\p_lcssa1078_i_fu_98_reg[7]_0 [7]),
        .I1(trunc_ln724_reg_756_pp0_iter1_reg),
        .I2(\p_lcssa1078_i_fu_98_reg[7]_1 [7]),
        .I3(cmp150_i_reg_782_pp0_iter1_reg),
        .I4(\p_lcssa1078_i_fu_98_reg[7]_2 [7]),
        .O(rhs_fu_516_p3[7]));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[0]),
        .Q(rhs_reg_828_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[1]),
        .Q(rhs_reg_828_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[2]),
        .Q(rhs_reg_828_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[3]),
        .Q(rhs_reg_828_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[4]),
        .Q(rhs_reg_828_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[5]),
        .Q(rhs_reg_828_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[6]),
        .Q(rhs_reg_828_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \rhs_reg_828_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_828[7]),
        .Q(rhs_reg_828_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[0]),
        .Q(rhs_reg_828[0]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[1]),
        .Q(rhs_reg_828[1]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[2]),
        .Q(rhs_reg_828[2]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[3]),
        .Q(rhs_reg_828[3]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[4]),
        .Q(rhs_reg_828[4]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[5]),
        .Q(rhs_reg_828[5]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[6]),
        .Q(rhs_reg_828[6]),
        .R(1'b0));
  FDRE \rhs_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_516_p3[7]),
        .Q(rhs_reg_828[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_792_pp0_iter1_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_792_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_792),
        .Q(tmp_reg_792_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_792_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_792_pp0_iter1_reg),
        .Q(tmp_reg_792_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_792_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_792_pp0_iter2_reg),
        .Q(tmp_reg_792_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_792_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7820),
        .D(out_x_fu_279_p2_carry__2_n_12),
        .Q(tmp_reg_792),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[2]_i_2 
       (.I0(rhs_1_reg_822[3]),
        .I1(lhs_1_reg_812[3]),
        .O(\trunc_ln232_1_reg_839[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[2]_i_3 
       (.I0(rhs_1_reg_822[2]),
        .I1(lhs_1_reg_812[2]),
        .O(\trunc_ln232_1_reg_839[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[2]_i_4 
       (.I0(rhs_1_reg_822[1]),
        .I1(lhs_1_reg_812[1]),
        .O(\trunc_ln232_1_reg_839[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[2]_i_5 
       (.I0(rhs_1_reg_822[0]),
        .I1(lhs_1_reg_812[0]),
        .O(\trunc_ln232_1_reg_839[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[6]_i_2 
       (.I0(rhs_1_reg_822[7]),
        .I1(lhs_1_reg_812[7]),
        .O(\trunc_ln232_1_reg_839[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[6]_i_3 
       (.I0(rhs_1_reg_822[6]),
        .I1(lhs_1_reg_812[6]),
        .O(\trunc_ln232_1_reg_839[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[6]_i_4 
       (.I0(rhs_1_reg_822[5]),
        .I1(lhs_1_reg_812[5]),
        .O(\trunc_ln232_1_reg_839[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_839[6]_i_5 
       (.I0(rhs_1_reg_822[4]),
        .I1(lhs_1_reg_812[4]),
        .O(\trunc_ln232_1_reg_839[6]_i_5_n_5 ));
  FDRE \trunc_ln232_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[1]),
        .Q(trunc_ln232_1_reg_839[0]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[2]),
        .Q(trunc_ln232_1_reg_839[1]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[3]),
        .Q(trunc_ln232_1_reg_839[2]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_839_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln232_1_reg_839_reg[2]_i_1_n_5 ,\trunc_ln232_1_reg_839_reg[2]_i_1_n_6 ,\trunc_ln232_1_reg_839_reg[2]_i_1_n_7 ,\trunc_ln232_1_reg_839_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(rhs_1_reg_822[3:0]),
        .O({ret_V_1_fu_645_p2[3:1],\NLW_trunc_ln232_1_reg_839_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln232_1_reg_839[2]_i_2_n_5 ,\trunc_ln232_1_reg_839[2]_i_3_n_5 ,\trunc_ln232_1_reg_839[2]_i_4_n_5 ,\trunc_ln232_1_reg_839[2]_i_5_n_5 }));
  FDRE \trunc_ln232_1_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[4]),
        .Q(trunc_ln232_1_reg_839[3]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[5]),
        .Q(trunc_ln232_1_reg_839[4]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[6]),
        .Q(trunc_ln232_1_reg_839[5]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[7]),
        .Q(trunc_ln232_1_reg_839[6]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_839_reg[6]_i_1 
       (.CI(\trunc_ln232_1_reg_839_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln232_1_reg_839_reg[6]_i_1_n_5 ,\trunc_ln232_1_reg_839_reg[6]_i_1_n_6 ,\trunc_ln232_1_reg_839_reg[6]_i_1_n_7 ,\trunc_ln232_1_reg_839_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(rhs_1_reg_822[7:4]),
        .O(ret_V_1_fu_645_p2[7:4]),
        .S({\trunc_ln232_1_reg_839[6]_i_2_n_5 ,\trunc_ln232_1_reg_839[6]_i_3_n_5 ,\trunc_ln232_1_reg_839[6]_i_4_n_5 ,\trunc_ln232_1_reg_839[6]_i_5_n_5 }));
  FDRE \trunc_ln232_1_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_1_fu_645_p2[8]),
        .Q(trunc_ln232_1_reg_839[7]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_839_reg[7]_i_1 
       (.CI(\trunc_ln232_1_reg_839_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln232_1_reg_839_reg[7]_i_1_CO_UNCONNECTED [3:1],ret_V_1_fu_645_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln232_1_reg_839_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[2]_i_2 
       (.I0(rhs_reg_828[3]),
        .I1(lhs_reg_817[3]),
        .O(\trunc_ln2_reg_834[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[2]_i_3 
       (.I0(rhs_reg_828[2]),
        .I1(lhs_reg_817[2]),
        .O(\trunc_ln2_reg_834[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[2]_i_4 
       (.I0(rhs_reg_828[1]),
        .I1(lhs_reg_817[1]),
        .O(\trunc_ln2_reg_834[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[2]_i_5 
       (.I0(rhs_reg_828[0]),
        .I1(lhs_reg_817[0]),
        .O(\trunc_ln2_reg_834[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[6]_i_2 
       (.I0(rhs_reg_828[7]),
        .I1(lhs_reg_817[7]),
        .O(\trunc_ln2_reg_834[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[6]_i_3 
       (.I0(rhs_reg_828[6]),
        .I1(lhs_reg_817[6]),
        .O(\trunc_ln2_reg_834[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[6]_i_4 
       (.I0(rhs_reg_828[5]),
        .I1(lhs_reg_817[5]),
        .O(\trunc_ln2_reg_834[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_834[6]_i_5 
       (.I0(rhs_reg_828[4]),
        .I1(lhs_reg_817[4]),
        .O(\trunc_ln2_reg_834[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_834[7]_i_1 
       (.I0(odd_col_reg_772_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(trunc_ln232_1_reg_8390));
  FDRE \trunc_ln2_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[1]),
        .Q(trunc_ln2_reg_834[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_834_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[2]),
        .Q(trunc_ln2_reg_834[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_834_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[3]),
        .Q(trunc_ln2_reg_834[2]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_834_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_834_reg[2]_i_1_n_5 ,\trunc_ln2_reg_834_reg[2]_i_1_n_6 ,\trunc_ln2_reg_834_reg[2]_i_1_n_7 ,\trunc_ln2_reg_834_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(rhs_reg_828[3:0]),
        .O({ret_V_fu_617_p2[3:1],\NLW_trunc_ln2_reg_834_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_834[2]_i_2_n_5 ,\trunc_ln2_reg_834[2]_i_3_n_5 ,\trunc_ln2_reg_834[2]_i_4_n_5 ,\trunc_ln2_reg_834[2]_i_5_n_5 }));
  FDRE \trunc_ln2_reg_834_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[4]),
        .Q(trunc_ln2_reg_834[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_834_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[5]),
        .Q(trunc_ln2_reg_834[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_834_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[6]),
        .Q(trunc_ln2_reg_834[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_834_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[7]),
        .Q(trunc_ln2_reg_834[6]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_834_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_834_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln2_reg_834_reg[6]_i_1_n_5 ,\trunc_ln2_reg_834_reg[6]_i_1_n_6 ,\trunc_ln2_reg_834_reg[6]_i_1_n_7 ,\trunc_ln2_reg_834_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(rhs_reg_828[7:4]),
        .O(ret_V_fu_617_p2[7:4]),
        .S({\trunc_ln2_reg_834[6]_i_2_n_5 ,\trunc_ln2_reg_834[6]_i_3_n_5 ,\trunc_ln2_reg_834[6]_i_4_n_5 ,\trunc_ln2_reg_834[6]_i_5_n_5 }));
  FDRE \trunc_ln2_reg_834_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8390),
        .D(ret_V_fu_617_p2[8]),
        .Q(trunc_ln2_reg_834[7]),
        .R(1'b0));
  CARRY4 \trunc_ln2_reg_834_reg[7]_i_2 
       (.CI(\trunc_ln2_reg_834_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln2_reg_834_reg[7]_i_2_CO_UNCONNECTED [3:1],ret_V_fu_617_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln2_reg_834_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln724_reg_756_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln724_reg_756),
        .Q(trunc_ln724_reg_756_pp0_iter1_reg),
        .R(1'b0));
  FDRE \trunc_ln724_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1),
        .Q(trunc_ln724_reg_756),
        .R(1'b0));
  FDRE \x_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[0]),
        .Q(\x_fu_120_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[10]),
        .Q(\x_fu_120_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[11]),
        .Q(\x_fu_120_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[1]),
        .Q(\x_fu_120_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[2]),
        .Q(\x_fu_120_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[3]),
        .Q(\x_fu_120_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[4]),
        .Q(\x_fu_120_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[5]),
        .Q(\x_fu_120_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[6]),
        .Q(\x_fu_120_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[7]),
        .Q(\x_fu_120_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[8]),
        .Q(\x_fu_120_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_120),
        .D(x_2_fu_273_p2[9]),
        .Q(\x_fu_120_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
