$date
	Sun Oct 23 07:06:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#611867
b11101 !
1"
#611870
b11101 &
b11101 %
1$
#611871
0"
#611874
b1011000 &
b1011000 %
#611878
b101100 &
b101100 %
#611882
b10110 &
b10110 %
#611886
b1011 &
b1011 %
#611890
b100010 &
b100010 %
#611894
b10001 &
b10001 %
#611898
b110100 &
b110100 %
#611902
b11010 &
b11010 %
#611906
b1101 &
b1101 %
#611910
b101000 &
b101000 %
#611914
b10100 &
b10100 %
#611918
b1010 &
b1010 %
#611922
b101 &
b101 %
#611926
b10000 &
b10000 %
#611930
b1000 &
b1000 %
#611934
b100 &
b100 %
#611938
b10 &
b10 %
#611942
b1 &
1#
b1 %
#611946
b0 &
b0 %
0#
0$
#1566772
b1010 !
1"
#1566774
b1010 &
b1010 %
1$
#1566775
0"
#1566778
b101 &
b101 %
#1566782
b10000 &
b10000 %
#1566786
b1000 &
b1000 %
#1566790
b100 &
b100 %
#1566794
b10 &
b10 %
#1566798
b1 &
1#
b1 %
#1566802
b0 &
b0 %
0#
0$
#2647007
b11000 !
1"
#2647010
b11000 &
b11000 %
1$
#2647011
0"
#2647014
b1100 &
b1100 %
#2647018
b110 &
b110 %
#2647022
b11 &
b11 %
#2647026
b1010 &
b1010 %
#2647030
b101 &
b101 %
#2647034
b10000 &
b10000 %
#2647038
b1000 &
b1000 %
#2647042
b100 &
b100 %
#2647046
b10 &
b10 %
#2647050
b1 &
b1 %
1#
#2647054
b0 &
0#
b0 %
0$
#4500012
