#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 19 08:04:29 2024
# Process ID: 23160
# Current directory: D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14724 D:\CESE_UBA\Mysoft\Pro_final_pwm\Sintesis\project_pwm.xpr
# Log file: D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/vivado.log
# Journal file: D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CESE_UBA/Mysoft/Pro_final_pwm/Ip_pwm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 917.293 ; gain = 150.332
update_compile_order -fileset sources_1
file copy -force D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.sysdef D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.sdk/sistema_wrapper.hdf

launch_sdk -workspace D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.sdk -hwspec D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.sdk/sistema_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.sdk -hwspec D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.sdk/sistema_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server -url lseserver.ddns.net:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:lseserver.ddns.net:3121
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 932.785 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/003017A4C81CA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/003017A4C81CA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C81CA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.684 ; gain = 591.898
set_property PROGRAM.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sistema_i/ila_0' at location 'uuid_AF038F8270345A4B8FDFD2D089BDBC22' from probes file, since it cannot be found on the programmed device.
close_hw_target {lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C81CA}
INFO: [Labtoolstcl 44-464] Closing hw_target lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C81CA
open_hw_target {lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C8ABA}
INFO: [Labtoolstcl 44-466] Opening hw_target lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C8ABA
set_property PROGRAM.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.bit} [get_hw_devices xc7z010_1_1]
set_property PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1_1]
set_property FULL_PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1_1]
current_hw_device [get_hw_devices xc7z010_1_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sistema_i/ila_0' at location 'uuid_AF038F8270345A4B8FDFD2D089BDBC22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1_1]
set_property FULL_PROBES.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.ltx} [get_hw_devices xc7z010_1_1]
set_property PROGRAM.FILE {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.runs/impl_1/sistema_wrapper.bit} [get_hw_devices xc7z010_1_1]
program_hw_devices [get_hw_devices xc7z010_1_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1944.844 ; gain = 371.566
refresh_hw_device [lindex [get_hw_devices xc7z010_1_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.828 ; gain = 0.922
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-19 08:08:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jun-19 08:08:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CORE_REFRESH_RATE_MS 10 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-19 08:09:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1_1] -filter {CELL_NAME=~"sistema_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jun-19 08:09:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/CESE_UBA/Mysoft/Pro_final_pwm/Sintesis/project_pwm.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C8ABA}
INFO: [Labtoolstcl 44-464] Closing hw_target lseserver.ddns.net:3121/xilinx_tcf/Digilent/003017A4C8ABA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 08:11:17 2024...
