<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb  9 19:31:41 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>47851</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>39816</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk4x</td>
<td>Base</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td></td>
<td></td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk1x</td>
<td>Base</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>clk_g</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_d </td>
</tr>
<tr>
<td>5</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>7</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>8</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.735</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk4x</td>
<td>297.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1x</td>
<td>74.239(MHz)</td>
<td>74.647(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_g</td>
<td>50.000(MHz)</td>
<td>244.162(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>72.727(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_pixel!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_1_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>13.323</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>13.323</td>
</tr>
<tr>
<td>3</td>
<td>0.240</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/Q</td>
<td>u_ddr3_fb/rgb_22_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>12.681</td>
</tr>
<tr>
<td>4</td>
<td>0.658</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_1_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>5</td>
<td>0.724</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_14_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>12.196</td>
</tr>
<tr>
<td>6</td>
<td>0.749</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/Q</td>
<td>u_ddr3_fb/rgb_13_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>12.162</td>
</tr>
<tr>
<td>7</td>
<td>0.788</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_23_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>12.124</td>
</tr>
<tr>
<td>8</td>
<td>0.806</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_6_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>12.105</td>
</tr>
<tr>
<td>9</td>
<td>0.911</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_12_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>12.010</td>
</tr>
<tr>
<td>10</td>
<td>0.946</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_7_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>11.975</td>
</tr>
<tr>
<td>11</td>
<td>1.026</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.381</td>
</tr>
<tr>
<td>12</td>
<td>1.060</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_21_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>11.851</td>
</tr>
<tr>
<td>13</td>
<td>1.089</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_7_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.317</td>
</tr>
<tr>
<td>14</td>
<td>1.119</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/Q</td>
<td>u_ddr3_fb/rgb_19_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>11.802</td>
</tr>
<tr>
<td>15</td>
<td>1.154</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_1_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.243</td>
</tr>
<tr>
<td>16</td>
<td>1.207</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/data_island_data_4_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.199</td>
</tr>
<tr>
<td>17</td>
<td>1.219</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_18_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>11.692</td>
</tr>
<tr>
<td>18</td>
<td>1.240</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>12.176</td>
</tr>
<tr>
<td>19</td>
<td>1.336</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_15_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.495</td>
<td>11.575</td>
</tr>
<tr>
<td>20</td>
<td>1.447</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/Q</td>
<td>u_ddr3_fb/rgb_20_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.486</td>
<td>11.474</td>
</tr>
<tr>
<td>21</td>
<td>1.519</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.878</td>
</tr>
<tr>
<td>22</td>
<td>1.576</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/data_island_data_11_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.821</td>
</tr>
<tr>
<td>23</td>
<td>1.620</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.777</td>
</tr>
<tr>
<td>24</td>
<td>1.676</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/data_island_data_7_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.731</td>
</tr>
<tr>
<td>25</td>
<td>1.706</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[2]_6_s1/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.700</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.139</td>
<td>u_ddr3_fb/wgrp_data_65_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.373</td>
</tr>
<tr>
<td>2</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>3</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>4</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D2</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>5</td>
<td>0.140</td>
<td>u_ddr3_fb/wgrp_data_69_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[15]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.374</td>
</tr>
<tr>
<td>6</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>7</td>
<td>0.141</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>8</td>
<td>0.141</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>9</td>
<td>0.150</td>
<td>u_ddr3_fb/wgrp_data_71_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[17]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.380</td>
</tr>
<tr>
<td>10</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>11</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D7</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>12</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D3</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>13</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>14</td>
<td>0.153</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D1</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>15</td>
<td>0.153</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D1</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>16</td>
<td>0.209</td>
<td>u_ddr3_fb/wgrp_data_53_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/DI[17]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.209</td>
<td>u_ddr3_fb/wgrp_data_52_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/DI[16]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.211</td>
<td>sg/glu_mem_addr_r_13_s0/Q</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s/ADA[13]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.252</td>
</tr>
<tr>
<td>19</td>
<td>0.218</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.321</td>
</tr>
<tr>
<td>20</td>
<td>0.220</td>
<td>sg/glu_mem_addr_r_10_s0/Q</td>
<td>sound_ram/bram/mem_3_mem_3_0_5_s/ADA[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.249</td>
</tr>
<tr>
<td>21</td>
<td>0.220</td>
<td>sg/glu_mem_addr_r_10_s0/Q</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s/ADA[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.253</td>
</tr>
<tr>
<td>22</td>
<td>0.221</td>
<td>u_ddr3_fb/wgrp_data_56_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.455</td>
</tr>
<tr>
<td>23</td>
<td>0.222</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_58_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.321</td>
</tr>
<tr>
<td>24</td>
<td>0.226</td>
<td>sg/glu_mem_addr_r_13_s0/Q</td>
<td>sound_ram/bram/mem_3_mem_3_0_2_s/ADA[13]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.271</td>
</tr>
<tr>
<td>25</td>
<td>0.230</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D1</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.321</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.162</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.009</td>
</tr>
<tr>
<td>2</td>
<td>9.162</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.009</td>
</tr>
<tr>
<td>3</td>
<td>9.162</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.009</td>
</tr>
<tr>
<td>4</td>
<td>9.173</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>9.007</td>
</tr>
<tr>
<td>5</td>
<td>9.175</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>9.006</td>
</tr>
<tr>
<td>6</td>
<td>9.175</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>9.006</td>
</tr>
<tr>
<td>7</td>
<td>9.175</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>9.006</td>
</tr>
<tr>
<td>8</td>
<td>9.339</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.833</td>
</tr>
<tr>
<td>9</td>
<td>9.349</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.822</td>
</tr>
<tr>
<td>10</td>
<td>9.349</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.822</td>
</tr>
<tr>
<td>11</td>
<td>9.349</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.822</td>
</tr>
<tr>
<td>12</td>
<td>9.349</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.822</td>
</tr>
<tr>
<td>13</td>
<td>9.349</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.822</td>
</tr>
<tr>
<td>14</td>
<td>9.354</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.817</td>
</tr>
<tr>
<td>15</td>
<td>9.354</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.817</td>
</tr>
<tr>
<td>16</td>
<td>9.375</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.796</td>
</tr>
<tr>
<td>17</td>
<td>9.375</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.796</td>
</tr>
<tr>
<td>18</td>
<td>9.375</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.796</td>
</tr>
<tr>
<td>19</td>
<td>9.455</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.716</td>
</tr>
<tr>
<td>20</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
<tr>
<td>21</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
<tr>
<td>22</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
<tr>
<td>23</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
<tr>
<td>24</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
<tr>
<td>25</td>
<td>9.558</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.604</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.814</td>
</tr>
<tr>
<td>2</td>
<td>0.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.814</td>
</tr>
<tr>
<td>3</td>
<td>0.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.814</td>
</tr>
<tr>
<td>4</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_out_7_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>5</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_out_1_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>6</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_out_6_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>7</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>8</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>9</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>10</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_8_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>11</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_9_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>12</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>13</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_11_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>14</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_12_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>15</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_15_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>16</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_16_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>17</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_22_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>18</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_27_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>19</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_28_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>20</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_30_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>21</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>22</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>23</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.891</td>
</tr>
<tr>
<td>24</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>25</td>
<td>0.940</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
<tr>
<td>3</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.656</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/I1</td>
</tr>
<tr>
<td>9.919</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/I3</td>
</tr>
<tr>
<td>10.983</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/I2</td>
</tr>
<tr>
<td>11.641</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/I3</td>
</tr>
<tr>
<td>12.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/I1</td>
</tr>
<tr>
<td>13.860</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s3/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C34[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s3/F</td>
</tr>
<tr>
<td>15.456</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s1/I2</td>
</tr>
<tr>
<td>15.917</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s1/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_1_s1/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.274, 24.572%; route: 9.682, 72.670%; tC2Q: 0.368, 2.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.656</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/I1</td>
</tr>
<tr>
<td>9.919</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/I3</td>
</tr>
<tr>
<td>10.983</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/I2</td>
</tr>
<tr>
<td>11.641</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/I3</td>
</tr>
<tr>
<td>12.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/I1</td>
</tr>
<tr>
<td>13.860</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s3/I0</td>
</tr>
<tr>
<td>14.916</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C34[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n474_s3/F</td>
</tr>
<tr>
<td>15.456</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n468_s2/I3</td>
</tr>
<tr>
<td>15.917</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n468_s2/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.274, 24.572%; route: 9.682, 72.670%; tC2Q: 0.368, 2.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R36C36[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_4_s0/Q</td>
</tr>
<tr>
<td>3.144</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n127_s5/I0</td>
</tr>
<tr>
<td>3.666</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n127_s5/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>5.793</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C64[3][B]</td>
<td>u_ddr3_fb/n2363_s3/I3</td>
</tr>
<tr>
<td>6.226</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R42C64[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2363_s3/F</td>
</tr>
<tr>
<td>12.359</td>
<td>6.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C39[0][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s14/S0</td>
</tr>
<tr>
<td>12.611</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C39[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s14/O</td>
</tr>
<tr>
<td>12.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C39[0][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s6/I1</td>
</tr>
<tr>
<td>12.698</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C39[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s6/O</td>
</tr>
<tr>
<td>12.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s2/I1</td>
</tr>
<tr>
<td>12.784</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s2/O</td>
</tr>
<tr>
<td>12.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C39[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s0/I1</td>
</tr>
<tr>
<td>12.870</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s0/O</td>
</tr>
<tr>
<td>14.096</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td>u_ddr3_fb/n2405_s3/I0</td>
</tr>
<tr>
<td>14.558</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2405_s3/F</td>
</tr>
<tr>
<td>15.013</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td>u_ddr3_fb/n2405_s2/I0</td>
</tr>
<tr>
<td>15.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2405_s2/F</td>
</tr>
<tr>
<td>15.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td>u_ddr3_fb/rgb_22_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C65[0][B]</td>
<td>u_ddr3_fb/rgb_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.686, 21.184%; route: 9.612, 75.800%; tC2Q: 0.382, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>10.462</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/I3</td>
</tr>
<tr>
<td>10.989</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/F</td>
</tr>
<tr>
<td>11.336</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/I0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/F</td>
</tr>
<tr>
<td>11.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/I0</td>
</tr>
<tr>
<td>12.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/I3</td>
</tr>
<tr>
<td>12.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/I2</td>
</tr>
<tr>
<td>13.735</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/F</td>
</tr>
<tr>
<td>14.507</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n498_s2/I1</td>
</tr>
<tr>
<td>14.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C37[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n498_s2/F</td>
</tr>
<tr>
<td>15.080</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n498_s1/I3</td>
</tr>
<tr>
<td>15.342</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n498_s1/F</td>
</tr>
<tr>
<td>15.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_1_s1/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.939, 30.897%; route: 8.442, 66.221%; tC2Q: 0.368, 2.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>10.918</td>
<td>3.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_632_G[1]_s18/I2</td>
</tr>
<tr>
<td>11.444</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_632_G[1]_s18/F</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_632_G[1]_s8/I1</td>
</tr>
<tr>
<td>11.581</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_632_G[1]_s8/O</td>
</tr>
<tr>
<td>11.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_632_G[1]_s3/I1</td>
</tr>
<tr>
<td>11.667</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_632_G[1]_s3/O</td>
</tr>
<tr>
<td>11.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_632_G[1]_s1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_632_G[1]_s1/O</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_632_G[1]_s0/I0</td>
</tr>
<tr>
<td>11.839</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_632_G[1]_s0/O</td>
</tr>
<tr>
<td>13.104</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][B]</td>
<td>u_ddr3_fb/n2411_s3/I0</td>
</tr>
<tr>
<td>13.621</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2411_s3/F</td>
</tr>
<tr>
<td>14.528</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][B]</td>
<td>u_ddr3_fb/n2411_s2/I0</td>
</tr>
<tr>
<td>14.791</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2411_s2/F</td>
</tr>
<tr>
<td>14.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][B]</td>
<td>u_ddr3_fb/rgb_14_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C65[2][B]</td>
<td>u_ddr3_fb/rgb_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.145, 25.787%; route: 8.669, 71.077%; tC2Q: 0.382, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R36C36[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_4_s0/Q</td>
</tr>
<tr>
<td>3.144</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n127_s5/I0</td>
</tr>
<tr>
<td>3.666</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n127_s5/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>5.793</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C64[3][B]</td>
<td>u_ddr3_fb/n2363_s3/I3</td>
</tr>
<tr>
<td>6.226</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R42C64[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2363_s3/F</td>
</tr>
<tr>
<td>11.594</td>
<td>5.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[0][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s14/S0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s14/O</td>
</tr>
<tr>
<td>11.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[0][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s6/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s6/O</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s2/I1</td>
</tr>
<tr>
<td>12.019</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s2/O</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s0/I1</td>
</tr>
<tr>
<td>12.105</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s0/O</td>
</tr>
<tr>
<td>12.759</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[3][A]</td>
<td>u_ddr3_fb/n2412_s3/I1</td>
</tr>
<tr>
<td>13.280</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C50[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2412_s3/F</td>
</tr>
<tr>
<td>14.240</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[0][B]</td>
<td>u_ddr3_fb/n2412_s2/I0</td>
</tr>
<tr>
<td>14.756</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C64[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2412_s2/F</td>
</tr>
<tr>
<td>14.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[0][B]</td>
<td>u_ddr3_fb/rgb_13_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C64[0][B]</td>
<td>u_ddr3_fb/rgb_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 24.667%; route: 8.779, 72.188%; tC2Q: 0.382, 3.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>11.173</td>
<td>3.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s24/I2</td>
</tr>
<tr>
<td>11.556</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s24/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s11/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s11/O</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s5/I0</td>
</tr>
<tr>
<td>11.853</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C44[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s5/O</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s2/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C44[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s2/O</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s0/I1</td>
</tr>
<tr>
<td>12.056</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C44[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s0/O</td>
</tr>
<tr>
<td>13.189</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C59[3][B]</td>
<td>u_ddr3_fb/n2404_s3/I0</td>
</tr>
<tr>
<td>13.604</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C59[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2404_s3/F</td>
</tr>
<tr>
<td>14.202</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td>u_ddr3_fb/n2404_s2/I0</td>
</tr>
<tr>
<td>14.718</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2404_s2/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td>u_ddr3_fb/rgb_23_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C64[1][A]</td>
<td>u_ddr3_fb/rgb_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 26.879%; route: 8.483, 69.966%; tC2Q: 0.382, 3.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>3.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_254_G[1]_s16/I2</td>
</tr>
<tr>
<td>11.096</td>
<td>0.432</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_254_G[1]_s16/F</td>
</tr>
<tr>
<td>11.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_254_G[1]_s7/I1</td>
</tr>
<tr>
<td>11.292</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_254_G[1]_s7/O</td>
</tr>
<tr>
<td>11.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>11.393</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C39[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_254_G[1]_s3/O</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>11.494</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_254_G[1]_s1/O</td>
</tr>
<tr>
<td>11.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>11.596</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C38[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_254_G[1]_s0/O</td>
</tr>
<tr>
<td>12.502</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[0][B]</td>
<td>u_ddr3_fb/n2417_s3/I0</td>
</tr>
<tr>
<td>13.028</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C51[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2417_s3/F</td>
</tr>
<tr>
<td>14.173</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][A]</td>
<td>u_ddr3_fb/n2417_s2/I0</td>
</tr>
<tr>
<td>14.699</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2417_s2/F</td>
</tr>
<tr>
<td>14.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][A]</td>
<td>u_ddr3_fb/rgb_6_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C64[1][A]</td>
<td>u_ddr3_fb/rgb_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 28.335%; route: 8.293, 68.505%; tC2Q: 0.382, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.556</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C65[1][B]</td>
<td>u_ddr3_fb/n2365_s3/I1</td>
</tr>
<tr>
<td>7.072</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R41C65[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2365_s3/F</td>
</tr>
<tr>
<td>11.193</td>
<td>4.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_506_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.446</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_506_G[1]_s2/O</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_506_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.532</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_506_G[1]_s0/O</td>
</tr>
<tr>
<td>12.909</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C53[0][B]</td>
<td>u_ddr3_fb/n2413_s3/I0</td>
</tr>
<tr>
<td>13.371</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C53[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2413_s3/F</td>
</tr>
<tr>
<td>14.088</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][A]</td>
<td>u_ddr3_fb/n2413_s2/I0</td>
</tr>
<tr>
<td>14.604</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2413_s2/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[2][A]</td>
<td>u_ddr3_fb/rgb_12_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C65[2][A]</td>
<td>u_ddr3_fb/rgb_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.856, 23.782%; route: 8.771, 73.033%; tC2Q: 0.382, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>10.984</td>
<td>3.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_317_G[1]_s24/I2</td>
</tr>
<tr>
<td>11.417</td>
<td>0.432</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_317_G[1]_s24/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_317_G[1]_s11/I1</td>
</tr>
<tr>
<td>11.613</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_317_G[1]_s11/O</td>
</tr>
<tr>
<td>11.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_317_G[1]_s5/I0</td>
</tr>
<tr>
<td>11.714</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_317_G[1]_s5/O</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_317_G[1]_s2/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_317_G[1]_s2/O</td>
</tr>
<tr>
<td>11.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_317_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.917</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_317_G[1]_s0/O</td>
</tr>
<tr>
<td>12.592</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C53[1][B]</td>
<td>u_ddr3_fb/n2416_s3/I0</td>
</tr>
<tr>
<td>13.118</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C53[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2416_s3/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C65[0][B]</td>
<td>u_ddr3_fb/n2416_s2/I0</td>
</tr>
<tr>
<td>14.569</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C65[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2416_s2/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C65[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C65[0][B]</td>
<td>u_ddr3_fb/rgb_7_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C65[0][B]</td>
<td>u_ddr3_fb/rgb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 28.100%; route: 8.227, 68.706%; tC2Q: 0.382, 3.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>11.060</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/I3</td>
</tr>
<tr>
<td>11.322</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/I0</td>
</tr>
<tr>
<td>11.986</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/F</td>
</tr>
<tr>
<td>12.596</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/I2</td>
</tr>
<tr>
<td>13.124</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C42[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/F</td>
</tr>
<tr>
<td>14.011</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s4/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s4/F</td>
</tr>
<tr>
<td>14.449</td>
<td>0.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n484_s2/I3</td>
</tr>
<tr>
<td>14.975</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n484_s2/F</td>
</tr>
<tr>
<td>14.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.854, 23.050%; route: 9.159, 73.982%; tC2Q: 0.368, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.556</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C65[1][B]</td>
<td>u_ddr3_fb/n2365_s3/I1</td>
</tr>
<tr>
<td>7.072</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R41C65[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2365_s3/F</td>
</tr>
<tr>
<td>11.467</td>
<td>4.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_947_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C33[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_947_G[1]_s2/O</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.827</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_947_G[1]_s0/O</td>
</tr>
<tr>
<td>13.506</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C62[3][A]</td>
<td>u_ddr3_fb/n2406_s3/I0</td>
</tr>
<tr>
<td>13.796</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C62[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2406_s3/F</td>
</tr>
<tr>
<td>13.984</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C64[1][B]</td>
<td>u_ddr3_fb/n2406_s2/I0</td>
</tr>
<tr>
<td>14.446</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C64[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2406_s2/F</td>
</tr>
<tr>
<td>14.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][B]</td>
<td>u_ddr3_fb/rgb_21_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C64[1][B]</td>
<td>u_ddr3_fb/rgb_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.651, 22.371%; route: 8.818, 74.401%; tC2Q: 0.382, 3.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>10.462</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/I3</td>
</tr>
<tr>
<td>10.989</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/F</td>
</tr>
<tr>
<td>11.336</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/I0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/F</td>
</tr>
<tr>
<td>11.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/I0</td>
</tr>
<tr>
<td>12.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/I3</td>
</tr>
<tr>
<td>12.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/I2</td>
</tr>
<tr>
<td>13.735</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/F</td>
</tr>
<tr>
<td>14.395</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n492_s2/I3</td>
</tr>
<tr>
<td>14.911</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n492_s2/F</td>
</tr>
<tr>
<td>14.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_7_s1/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.778, 30.669%; route: 8.172, 66.347%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_ddr3_fb/hdmi/cx_4_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R36C36[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_4_s0/Q</td>
</tr>
<tr>
<td>3.144</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n127_s5/I0</td>
</tr>
<tr>
<td>3.666</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n127_s5/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>5.793</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C64[3][B]</td>
<td>u_ddr3_fb/n2363_s3/I3</td>
</tr>
<tr>
<td>6.226</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R42C64[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2363_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>5.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_850_G[5]_s153/S0</td>
</tr>
<tr>
<td>12.233</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_850_G[5]_s153/O</td>
</tr>
<tr>
<td>12.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_850_G[5]_s137/I1</td>
</tr>
<tr>
<td>12.334</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_850_G[5]_s137/O</td>
</tr>
<tr>
<td>12.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_850_G[5]_s129/I1</td>
</tr>
<tr>
<td>12.435</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_850_G[5]_s129/O</td>
</tr>
<tr>
<td>12.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_850_G[5]_s125/I1</td>
</tr>
<tr>
<td>12.536</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_850_G[5]_s125/O</td>
</tr>
<tr>
<td>13.981</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C65[3][A]</td>
<td>u_ddr3_fb/n2390_s2/I0</td>
</tr>
<tr>
<td>14.396</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2390_s2/F</td>
</tr>
<tr>
<td>14.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C65[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C65[3][A]</td>
<td>u_ddr3_fb/rgb_19_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C65[3][A]</td>
<td>u_ddr3_fb/rgb_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.429, 20.579%; route: 8.991, 76.180%; tC2Q: 0.382, 3.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>11.060</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/I3</td>
</tr>
<tr>
<td>11.322</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/I0</td>
</tr>
<tr>
<td>11.986</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/F</td>
</tr>
<tr>
<td>12.596</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/I2</td>
</tr>
<tr>
<td>13.124</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C42[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/F</td>
</tr>
<tr>
<td>14.011</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s4/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s4/F</td>
</tr>
<tr>
<td>14.311</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s1/I2</td>
</tr>
<tr>
<td>14.837</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n490_s1/F</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_1_s1/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.854, 23.309%; route: 9.022, 73.689%; tC2Q: 0.368, 3.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/data_island_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>10.462</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/I3</td>
</tr>
<tr>
<td>10.989</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/F</td>
</tr>
<tr>
<td>11.336</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/I0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/F</td>
</tr>
<tr>
<td>11.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/I0</td>
</tr>
<tr>
<td>12.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/I3</td>
</tr>
<tr>
<td>12.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/I2</td>
</tr>
<tr>
<td>13.735</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/data_island_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>u_ddr3_fb/hdmi/data_island_data_4_s0/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>u_ddr3_fb/hdmi/data_island_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.778, 30.965%; route: 8.054, 66.023%; tC2Q: 0.368, 3.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.556</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C65[1][B]</td>
<td>u_ddr3_fb/n2365_s3/I1</td>
</tr>
<tr>
<td>7.072</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R41C65[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2365_s3/F</td>
</tr>
<tr>
<td>11.657</td>
<td>4.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C33[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_787_G[5]_s129/S0</td>
</tr>
<tr>
<td>11.916</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C33[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_787_G[5]_s129/O</td>
</tr>
<tr>
<td>11.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_787_G[5]_s125/I1</td>
</tr>
<tr>
<td>12.017</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C33[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_787_G[5]_s125/O</td>
</tr>
<tr>
<td>13.771</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td>u_ddr3_fb/n2391_s2/I0</td>
</tr>
<tr>
<td>14.287</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2391_s2/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td>u_ddr3_fb/rgb_18_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C64[0][A]</td>
<td>u_ddr3_fb/rgb_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.416, 20.665%; route: 8.894, 76.064%; tC2Q: 0.382, 3.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>10.462</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/I3</td>
</tr>
<tr>
<td>10.989</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s27/F</td>
</tr>
<tr>
<td>11.336</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/I0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s20/F</td>
</tr>
<tr>
<td>11.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/I0</td>
</tr>
<tr>
<td>12.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s11/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/I3</td>
</tr>
<tr>
<td>12.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s3/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/I2</td>
</tr>
<tr>
<td>13.735</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_1_s0/F</td>
</tr>
<tr>
<td>14.507</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n493_s2/I2</td>
</tr>
<tr>
<td>14.770</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n493_s2/F</td>
</tr>
<tr>
<td>14.770</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.074</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/CLK</td>
</tr>
<tr>
<td>16.010</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.524, 28.941%; route: 8.284, 68.041%; tC2Q: 0.368, 3.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>10.601</td>
<td>3.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C39[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_695_G[1]_s16/I2</td>
</tr>
<tr>
<td>11.033</td>
<td>0.432</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_695_G[1]_s16/F</td>
</tr>
<tr>
<td>11.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C39[3][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_695_G[1]_s7/I1</td>
</tr>
<tr>
<td>11.229</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_695_G[1]_s7/O</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_695_G[1]_s3/I0</td>
</tr>
<tr>
<td>11.331</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_695_G[1]_s3/O</td>
</tr>
<tr>
<td>11.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_695_G[1]_s1/I0</td>
</tr>
<tr>
<td>11.432</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_695_G[1]_s1/O</td>
</tr>
<tr>
<td>11.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_695_G[1]_s0/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_695_G[1]_s0/O</td>
</tr>
<tr>
<td>12.514</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C55[0][B]</td>
<td>u_ddr3_fb/n2410_s3/I0</td>
</tr>
<tr>
<td>13.031</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C55[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2410_s3/F</td>
</tr>
<tr>
<td>13.653</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][B]</td>
<td>u_ddr3_fb/n2410_s2/I0</td>
</tr>
<tr>
<td>14.169</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2410_s2/F</td>
</tr>
<tr>
<td>14.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C64[1][B]</td>
<td>u_ddr3_fb/rgb_15_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C64[1][B]</td>
<td>u_ddr3_fb/rgb_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.410, 29.460%; route: 7.782, 67.235%; tC2Q: 0.382, 3.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_ddr3_fb/hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>2.977</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>u_ddr3_fb/hdmi/n275_s10/I1</td>
</tr>
<tr>
<td>3.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n275_s10/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>4.176</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C65[3][A]</td>
<td>u_ddr3_fb/n2362_s3/I1</td>
</tr>
<tr>
<td>7.304</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>576</td>
<td>R42C65[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2362_s3/F</td>
</tr>
<tr>
<td>10.897</td>
<td>3.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_884_G[1]_s30/I2</td>
</tr>
<tr>
<td>11.358</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_884_G[1]_s30/F</td>
</tr>
<tr>
<td>11.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td>u_ddr3_fb/pixels_RAMOUT_884_G[1]_s14/I1</td>
</tr>
<tr>
<td>11.494</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_884_G[1]_s14/O</td>
</tr>
<tr>
<td>11.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_884_G[1]_s6/I1</td>
</tr>
<tr>
<td>11.581</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_884_G[1]_s6/O</td>
</tr>
<tr>
<td>11.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_884_G[1]_s2/I1</td>
</tr>
<tr>
<td>11.667</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_884_G[1]_s2/O</td>
</tr>
<tr>
<td>11.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_884_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.753</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_884_G[1]_s0/O</td>
</tr>
<tr>
<td>12.789</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C59[0][B]</td>
<td>u_ddr3_fb/n2407_s3/I0</td>
</tr>
<tr>
<td>13.316</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C59[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2407_s3/F</td>
</tr>
<tr>
<td>13.806</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][A]</td>
<td>u_ddr3_fb/n2407_s2/I0</td>
</tr>
<tr>
<td>14.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2407_s2/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][A]</td>
<td>u_ddr3_fb/rgb_20_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C65[0][A]</td>
<td>u_ddr3_fb/rgb_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.090, 26.931%; route: 8.001, 69.735%; tC2Q: 0.382, 3.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.656</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/I1</td>
</tr>
<tr>
<td>9.919</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/I3</td>
</tr>
<tr>
<td>10.983</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/I2</td>
</tr>
<tr>
<td>11.641</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/I3</td>
</tr>
<tr>
<td>12.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/I1</td>
</tr>
<tr>
<td>13.860</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s3/F</td>
</tr>
<tr>
<td>14.210</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s1/I2</td>
</tr>
<tr>
<td>14.472</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n475_s1/F</td>
</tr>
<tr>
<td>14.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.559, 21.542%; route: 8.952, 75.364%; tC2Q: 0.368, 3.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/data_island_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.656</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/I1</td>
</tr>
<tr>
<td>9.919</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/I3</td>
</tr>
<tr>
<td>10.983</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s16/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/I2</td>
</tr>
<tr>
<td>11.641</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C47[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s7/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/I3</td>
</tr>
<tr>
<td>12.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C44[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s1/F</td>
</tr>
<tr>
<td>13.235</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s0/I0</td>
</tr>
<tr>
<td>13.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s0/F</td>
</tr>
<tr>
<td>13.889</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s/I2</td>
</tr>
<tr>
<td>14.415</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/data_island_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td>u_ddr3_fb/hdmi/data_island_data_11_s0/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C39[1][B]</td>
<td>u_ddr3_fb/hdmi/data_island_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.076, 26.024%; route: 8.377, 70.867%; tC2Q: 0.368, 3.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.266</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_6_s18/F</td>
</tr>
<tr>
<td>11.060</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/I3</td>
</tr>
<tr>
<td>11.322</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s17/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/I0</td>
</tr>
<tr>
<td>11.986</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s8/F</td>
</tr>
<tr>
<td>12.596</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s3/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/I2</td>
</tr>
<tr>
<td>13.124</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C42[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_2_s0/F</td>
</tr>
<tr>
<td>13.956</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n485_s3/I2</td>
</tr>
<tr>
<td>14.371</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n485_s3/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.055</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/CLK</td>
</tr>
<tr>
<td>15.991</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 20.825%; route: 8.957, 76.055%; tC2Q: 0.368, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/data_island_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.834</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.656</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/I1</td>
</tr>
<tr>
<td>9.919</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_8_s27/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s13/I3</td>
</tr>
<tr>
<td>10.983</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C48[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s13/F</td>
</tr>
<tr>
<td>11.140</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s6/I2</td>
</tr>
<tr>
<td>11.666</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s6/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s2/I1</td>
</tr>
<tr>
<td>12.873</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s2/F</td>
</tr>
<tr>
<td>12.875</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s0/I2</td>
</tr>
<tr>
<td>13.391</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C42[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s0/F</td>
</tr>
<tr>
<td>13.864</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s/I2</td>
</tr>
<tr>
<td>14.325</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_4_s/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/data_island_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_ddr3_fb/hdmi/data_island_data_7_s0/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_ddr3_fb/hdmi/data_island_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.016, 25.713%; route: 8.347, 71.155%; tC2Q: 0.368, 3.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[2]_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R35C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/packet_type_0_s6/Q</td>
</tr>
<tr>
<td>6.572</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/I0</td>
</tr>
<tr>
<td>6.807</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n936_s1/F</td>
</tr>
<tr>
<td>9.826</td>
<td>3.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C54[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s25/I3</td>
</tr>
<tr>
<td>10.241</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C54[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s25/F</td>
</tr>
<tr>
<td>10.588</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s16/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s16/F</td>
</tr>
<tr>
<td>10.853</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s7/I2</td>
</tr>
<tr>
<td>11.369</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C53[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s7/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s2/F</td>
</tr>
<tr>
<td>11.792</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s0/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/true_hdmi_output.packet_data_3_s0/F</td>
</tr>
<tr>
<td>13.833</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n477_s2/I2</td>
</tr>
<tr>
<td>14.294</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/n477_s2/F</td>
</tr>
<tr>
<td>14.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[2]_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.064</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[2]_6_s1/CLK</td>
</tr>
<tr>
<td>16.001</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/parity[2]_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.679, 22.895%; route: 8.654, 73.964%; tC2Q: 0.368, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_65_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[2][A]</td>
<td>u_ddr3_fb/wgrp_data_65_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C70[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_65_s0/Q</td>
</tr>
<tr>
<td>1.046</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[2][B]</td>
<td>u_ddr3_fb/wgrp_data_69_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C70[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_69_s0/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 61.497%; tC2Q: 0.144, 38.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C71[0][A]</td>
<td>u_ddr3_fb/wgrp_data_71_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C71[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_71_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 62.105%; tC2Q: 0.144, 37.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C67[1][B]</td>
<td>u_ddr3_fb/wgrp_data_53_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C67[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_53_s0/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 67.198%; tC2Q: 0.144, 32.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C67[1][B]</td>
<td>u_ddr3_fb/wgrp_data_52_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C67[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_52_s0/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[12][B]</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 67.198%; tC2Q: 0.144, 32.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C110[2][A]</td>
<td>sg/glu_mem_addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R34C110[2][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_13_s0/Q</td>
</tr>
<tr>
<td>0.921</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_3_mem_3_0_4_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s/CLKA</td>
</tr>
<tr>
<td>0.710</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.108, 42.857%; tC2Q: 0.144, 57.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_3_mem_3_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[3][A]</td>
<td>sg/glu_mem_addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R34C112[3][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_10_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[24][A]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_3_mem_3_0_5_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[24][A]</td>
<td>sound_ram/bram/mem_3_mem_3_0_5_s/CLKA</td>
</tr>
<tr>
<td>0.706</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[24][A]</td>
<td>sound_ram/bram/mem_3_mem_3_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 42.169%; tC2Q: 0.144, 57.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[3][A]</td>
<td>sg/glu_mem_addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R34C112[3][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_10_s0/Q</td>
</tr>
<tr>
<td>0.930</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_3_mem_3_0_4_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s/CLKA</td>
</tr>
<tr>
<td>0.710</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[23]</td>
<td>sound_ram/bram/mem_3_mem_3_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.109, 43.083%; tC2Q: 0.144, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/wgrp_data_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[3][A]</td>
<td>u_ddr3_fb/wgrp_data_56_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/wgrp_data_56_s0/Q</td>
</tr>
<tr>
<td>1.128</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.311, 68.352%; tC2Q: 0.144, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_58_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_58_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL41[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_3_mem_3_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C110[2][A]</td>
<td>sg/glu_mem_addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R34C110[2][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_13_s0/Q</td>
</tr>
<tr>
<td>0.940</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[22][B]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_3_mem_3_0_2_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[22][B]</td>
<td>sound_ram/bram/mem_3_mem_3_0_2_s/CLKA</td>
</tr>
<tr>
<td>0.714</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[22][B]</td>
<td>sound_ram/bram/mem_3_mem_3_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 46.863%; tC2Q: 0.144, 53.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.109</td>
<td>5.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C115[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C115[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C115[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.329%; route: 8.237, 91.426%; tC2Q: 0.382, 4.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.109</td>
<td>5.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C115[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.329%; route: 8.237, 91.426%; tC2Q: 0.382, 4.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.109</td>
<td>5.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C115[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.329%; route: 8.237, 91.426%; tC2Q: 0.382, 4.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.107</td>
<td>5.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C104[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C104[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C104[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.330%; route: 8.235, 91.424%; tC2Q: 0.382, 4.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.105</td>
<td>5.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C116[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C116[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.331%; route: 8.233, 91.422%; tC2Q: 0.382, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.105</td>
<td>5.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C116[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C116[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.331%; route: 8.233, 91.422%; tC2Q: 0.382, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.105</td>
<td>5.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C116[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C116[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C116[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.331%; route: 8.233, 91.422%; tC2Q: 0.382, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.932</td>
<td>5.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C101[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C101[0][A]</td>
<td>superserial/COM2/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C101[0][A]</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.416%; route: 8.060, 91.254%; tC2Q: 0.382, 4.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.921</td>
<td>5.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C117[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C117[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.421%; route: 8.049, 91.243%; tC2Q: 0.382, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.921</td>
<td>5.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C117[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[3][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C117[3][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.421%; route: 8.049, 91.243%; tC2Q: 0.382, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.921</td>
<td>5.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C117[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[2][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C117[2][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.421%; route: 8.049, 91.243%; tC2Q: 0.382, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.921</td>
<td>5.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C117[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C117[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.421%; route: 8.049, 91.243%; tC2Q: 0.382, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.921</td>
<td>5.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C117[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C117[1][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C117[1][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.421%; route: 8.049, 91.243%; tC2Q: 0.382, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.916</td>
<td>5.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C117[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C117[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C117[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.423%; route: 8.044, 91.238%; tC2Q: 0.382, 4.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.916</td>
<td>5.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C117[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C117[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C117[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.423%; route: 8.044, 91.238%; tC2Q: 0.382, 4.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.895</td>
<td>5.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C115[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C115[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C115[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.434%; route: 8.023, 91.217%; tC2Q: 0.382, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.895</td>
<td>5.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C115[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.434%; route: 8.023, 91.217%; tC2Q: 0.382, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.895</td>
<td>5.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C115[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.434%; route: 8.023, 91.217%; tC2Q: 0.382, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.816</td>
<td>5.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C105[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C105[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C105[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.474%; route: 7.944, 91.137%; tC2Q: 0.382, 4.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C99[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.643</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C99[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.703</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C102[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C102[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.533%; route: 7.831, 91.021%; tC2Q: 0.382, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C36[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.134</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R62C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.616</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C43[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 31.204%; route: 0.419, 51.474%; tC2Q: 0.141, 17.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C36[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.134</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R62C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.616</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C43[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 31.204%; route: 0.419, 51.474%; tC2Q: 0.141, 17.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.880</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C36[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.134</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R62C36[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5618</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.616</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C43[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 31.204%; route: 0.419, 51.474%; tC2Q: 0.141, 17.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_out_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT78[B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_out_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT78[B]</td>
<td>esp32_ospi/proto/data_out_1_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT78[B]</td>
<td>esp32_ospi/proto/data_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_out_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[A]</td>
<td>esp32_ospi/proto/data_out_6_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT95[A]</td>
<td>esp32_ospi/proto/data_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_1_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C116[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_2_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C116[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C116[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C116[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[3][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[3][A]</td>
<td>esp32_ospi/proto/idle_ctr_8_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[3][A]</td>
<td>esp32_ospi/proto/idle_ctr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C115[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C115[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_9_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C115[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C115[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_11_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C115[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C115[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_12_s1/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C115[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_15_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_16_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_22_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_27_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_27_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C116[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_28_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C116[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C116[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C116[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_30_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C116[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C116[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C116[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C116[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C115[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C115[2][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C115[2][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C116[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C116[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.747, 83.838%; tC2Q: 0.144, 16.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C119[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R36C85[1][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6105</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C119[0][B]</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C119[0][B]</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 83.766%; tC2Q: 0.144, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6105</td>
<td>a2bus_if.clk_pixel</td>
<td>4.769</td>
<td>2.604</td>
</tr>
<tr>
<td>5618</td>
<td>clk_x1_w</td>
<td>0.074</td>
<td>2.604</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[7]</td>
<td>10.068</td>
<td>4.762</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[8]</td>
<td>10.680</td>
<td>4.302</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[9]</td>
<td>9.907</td>
<td>5.312</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[10]</td>
<td>10.654</td>
<td>4.865</td>
</tr>
<tr>
<td>876</td>
<td>n29_13</td>
<td>12.065</td>
<td>2.691</td>
</tr>
<tr>
<td>576</td>
<td>u_ddr3_fb/n2362_9</td>
<td>0.724</td>
<td>3.869</td>
</tr>
<tr>
<td>449</td>
<td>apple_video_fb/viderom_a_r[6]</td>
<td>12.627</td>
<td>2.736</td>
</tr>
<tr>
<td>412</td>
<td>a2bus_if.device_reset_n</td>
<td>7.045</td>
<td>3.206</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C92</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C95</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C96</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C85</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C140</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C141</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C109</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C145</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk4x -period 3.367 -waveform {0 1.684} [get_pins {u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk1x -period 13.47 -waveform {0 6.734} [get_pins {u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_g -period 20 -waveform {0 10} [get_nets {clk_d}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 27 [get_pins {clocks_pll/PLLA_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 [get_pins {clocks_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk4x}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk4x}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
