net,length_um
net1371,3193.51
net2508,2887.92
net1590,2858.57
net1586,2715.31
net2512,2673.03
net1588,2590.38
net1596,2501.72
net1598,2499.9
net1592,2479.84
net1594,2351.36
net1228,2339.67
net1606,2303.2
net2060,2216.74
net1832,2194.28
net1238,2193.5
net1600,2127.82
net2057,2127.54
net2058,2114.71
net2052,2110.94
net2061,2096.13
soc.core.bus_dat_r\[0\],2086.42
net1805,2086.16
net2051,2080.96
net1570,2064.18
net2050,2056.98
net2063,2032.78
net1807,2030.06
net2053,2009.38
soc.core.hk_dat_i\[17\],1993.56
net2002,1983.62
net1365,1969.53
net2048,1968.55
soc.core.bus_dat_r\[8\],1947.03
net1368,1936.02
net1568,1933
net2066,1931.82
net2064,1920.9
net1309,1898.21
net2348,1896.73
net2425,1885.35
net1567,1876.38
net2089,1869.66
net609,1868.77
net1597,1857.63
net1374,1852.97
net2067,1848.66
net1569,1848.01
net1158,1846.57
net1372,1844.52
net1608,1837.28
net1801,1836.53
net1359,1836.32
net2322,1833.59
net2001,1831.35
net1803,1824.86
net2514,1822.85
net1829,1821.74
mgmt_buffers.mprj_dat_o_core\[5\],1821.41
net1795,1811
net1521,1809.94
net1250,1798.09
net2045,1791.59
clock_ctrl.core_clk,1790.42
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[17\],1789.73
net1605,1787.29
net1373,1779.23
net1835,1775.45
net593,1768.82
net2345,1763.91
net727,1761.65
net1163,1755.23
net907,1752.67
_09972_,1742.92
net2042,1733.35
net1369,1719.12
_09981_,1717.16
net1243,1694.69
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[6\],1694.1
net2318,1685.19
_09979_,1666.39
net1820,1663.41
net2517,1658.77
net1353,1652.67
net2429,1639.17
net2486,1632.5
net2339,1631.7
net1833,1628.13
net2502,1617.94
net1367,1613.65
net2420,1609.22
soc.core.uart_irq,1603.67
net1827,1596.66
net1168,1595.84
_09650_,1583.73
net1809,1581.5
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[12\],1580.11
net2340,1574.26
soc.core.bus_dat_r\[13\],1572.95
net1804,1572.03
net2346,1565.72
net1167,1565.63
net1233,1565.58
net1572,1561.86
net2488,1560.36
net2343,1555.54
net1508,1553.61
net1943,1552.93
net2490,1547.94
net2498,1547.43
net2337,1545.46
net1609,1544.44
net1797,1537.68
net1821,1534.51
net1565,1533.43
net2044,1532.36
net2548,1530.63
net2482,1530.02
net2316,1524.93
mgmt_buffers.mprj_adr_o_core\[13\],1523.86
_09649_,1514.44
net498,1513.62
net1839,1513.23
net2417,1512.69
net1837,1511.17
_08998_,1510.98
net2344,1510.89
net1247,1510.78
net1183,1509.55
net1799,1509.48
net1244,1503.61
net2338,1501.61
net2288,1500.66
soc.core.bus_dat_r\[14\],1499.03
net1591,1496.84
net1939,1496.42
net2432,1492.34
net1819,1491.07
net1366,1485.92
net1357,1485.42
net739,1477.01
net1347,1473.32
net2328,1469.54
net1159,1468.59
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[5\],1468.52
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[0\],1464.55
net1823,1463.97
net1503,1463.57
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[5\],1461.8
net2333,1459.42
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[11\],1456.66
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[11\],1456.61
net1792,1455.59
_01383_,1453.91
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[5\],1450.55
net2330,1450.55
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[5\],1450.5
net2484,1447.7
soc.core.bus_dat_r\[5\],1445.88
net2286,1444.54
_07701_,1443.83
net2480,1443.83
_06468_,1442.15
net1246,1431.62
net2342,1429.32
net1514,1425.37
_06126_,1424.28
net2325,1422.92
net1640,1422.73
net1808,1419.95
_01826_,1418.12
net1897,1417
net2092,1407.87
net1355,1407.48
_09657_,1406.31
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[7\],1403.19
net1762,1401.88
_09775_,1401.32
net744,1400.5
net1532,1398.91
mgmt_io_out_hk\[31\],1395.48
soc.core.bus_dat_r\[4\],1394.51
net2062,1393.43
net1822,1393.24
user_io_out\[6\],1390.68
_01353_,1387.83
net2334,1386.2
_01799_,1385.08
_01831_,1385.08
net2500,1383.3
_01060_,1379.38
_01127_,1378.26
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[2\],1377.38
net2140,1376.83
_00932_,1372.2
net1331,1370.49
_01869_,1369.91
net1327,1367.72
net603,1362.14
_01124_,1360.44
_00935_,1359.32
net1894,1359.24
_01476_,1358.66
_01197_,1357.08
net1297,1356.05
net1813,1355.91
mgmt_io_out_hk\[10\],1353.99
net2335,1349
soc.core.bus_dat_r\[1\],1347.88
net1800,1347.32
_01385_,1347.19
_01479_,1346.85
net2506,1344.2
net1806,1343.4
_01837_,1340.18
net701,1336.44
_01801_,1335.48
net1332,1335.18
net1308,1332.43
net2351,1330.15
_01671_,1329.64
net1824,1329.6
net1370,1329.15
net1363,1328.25
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[13\],1326.69
net2320,1324.45
_01481_,1321.48
mgmt_buffers.mprj_sel_o_core\[2\],1320.63
net2349,1319.56
net2049,1317.78
net2000,1317.33
user_io_out\[3\],1315.55
net2478,1315.54
net2355,1313.35
net2326,1311.21
net2178,1310.57
net2019,1310.45
net2332,1309.48
mgmt_io_out_hk\[25\],1308.12
net2311,1305.97
net1647,1303.36
net1826,1303.28
gpio_buf_mgmt_io_out_buf\[2\],1301.91
net1388,1300.43
_09787_,1299.53
net768,1299.37
net1817,1294.46
net1798,1292.49
net1802,1290.2
net756,1287.65
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[2\],1287.44
net2331,1287.4
_01477_,1287.08
net2357,1287.03
soc.core.bus_dat_r\[7\],1284.55
soc.core.bus_dat_r\[2\],1282.97
net2336,1282.5
mgmt_buffers.mprj_adr_o_core\[15\],1280.82
net2353,1280.82
net1587,1277.05
net1262,1275.34
net737,1273.02
_00937_,1271.91
net741,1267.15
net1595,1264.03
net726,1262.6
net2314,1262.29
net1941,1261.32
net735,1260.61
net1401,1258.67
_09977_,1258.01
net1815,1255.58
net2462,1254.96
net1477,1252.99
net1519,1252.75
mgmt_io_out_hk\[23\],1251.56
net1224,1251.22
net1323,1250.73
net838,1250.14
net2496,1249.71
net921,1248.15
net2315,1246.61
net2305,1246.2
net1599,1242.14
net2464,1239.38
net2090,1239.21
_01673_,1238.87
mgmt_io_out_hk\[29\],1235.88
net2366,1234.57
net2059,1234.24
net1637,1229.91
net514,1227.8
net1313,1227.06
net2481,1226.82
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[2\],1224.5
mgmt_buffers.mprj_adr_o_core\[20\],1221.47
net536,1220.91
net2414,1220.73
net1321,1220.67
net1880,1219.95
net1479,1219.02
net486,1217.36
net1284,1216.92
_00029_,1215.91
net2046,1214.18
net1266,1213.13
_01129_,1212.6
net1490,1212.04
user_io_out\[4\],1211.8
net1796,1211.48
net2492,1210.36
net639,1210.03
net2116,1209.67
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[12\],1209.19
net1397,1207.91
net1315,1207.75
net2460,1207.1
net604,1206.76
net1589,1205.74
net1497,1205.45
net2043,1204.66
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[30\],1202.81
mgmt_buffers.mprj_dat_o_core\[4\],1202.76
net1285,1202.35
net2120,1201.97
net2461,1201.91
net2435,1200.23
net1485,1199.25
soc.core.hk_dat_i\[18\],1197.85
net1413,1197.76
net1234,1197.65
net2545,1197.19
net1811,1196.61
_01380_,1196.36
net1261,1194.72
user_io_oeb\[0\],1193.61
net1542,1192.66
net2141,1192.24
user_io_out\[5\],1189.13
net1641,1188.79
_01157_,1188.42
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[1\],1187.95
net2494,1187.35
net1184,1186.74
net1417,1186.6
_09770_,1186.35
net2312,1186.13
net2352,1185.94
net570,1184.71
net2457,1183.38
net2439,1183.14
net1794,1182.26
net2065,1181.91
net2442,1179.46
net2367,1179.41
net633,1179.08
net2321,1178.9
net2308,1174.98
net2539,1173.81
mgmt_buffers.mprj_adr_o_core\[4\],1173.69
net2456,1172.69
net2047,1172.28
net2102,1172.27
net2306,1172.13
net2307,1172.13
net2504,1170.55
net1268,1169.98
_07350_,1169.94
net2310,1169.33
net1191,1169.06
net2466,1168.55
net725,1167.65
net2041,1165.56
net2394,1165.22
net1292,1165
net2546,1164.39
net2363,1163.78
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[30\],1162.99
net2309,1162.66
net2458,1162.66
net2543,1162.2
_07256_,1161.32
net2304,1159.81
soc.core.hk_dat_i\[31\],1159.77
net2541,1158.94
net2091,1158.28
net1812,1157.48
net1513,1157.47
net2362,1156.92
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[3\],1156.91
net2544,1155.38
net2542,1154.82
net1991,1154.76
net1164,1152.48
net1858,1152.12
net1127,1151.88
net1182,1151.32
net2491,1150.85
net1579,1150.76
net1900,1150.11
net1354,1149.18
net1320,1149.14
net871,1149.02
net2459,1148.15
net2356,1148.06
net2443,1147.54
net1630,1145.54
net2377,1145.11
net2433,1144.6
mgmt_buffers.mprj_adr_o_core\[19\],1144.14
net2303,1144.08
gpio_buf_mgmt_io_out_buf\[6\],1143.43
net2444,1142.96
net729,1142.58
net2449,1142.55
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[6\],1141.94
net1526,1141.78
mgmt_buffers.mprj_dat_o_core\[6\],1141.67
net2476,1141.62
net2465,1140.72
net1350,1140.68
net2329,1140.63
net1478,1139.78
net1185,1139.65
net1364,1135.93
net1358,1135.64
net1360,1134.52
net1352,1134.47
net1818,1133.4
gpio_buf_mgmt_io_out_buf\[11\],1132.94
net2455,1132.88
net2205,1132.8
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[4\],1132.76
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[2\],1132.34
net1583,1132.28
net1816,1131.72
net2354,1131.72
_07540_,1131.4
net2450,1130.64
net2016,1130.56
net1076,1129.97
net2093,1129.92
net1825,1128.82
net1810,1127.85
net2350,1127.34
net2313,1127.33
net2422,1126.63
net467,1126.38
net2327,1126.22
net1258,1125.86
net2452,1125.04
net2463,1125.04
net2445,1124.53
net2489,1123.78
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[28\],1123.72
net1277,1123.63
net1227,1123.34
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[14\],1122.9
net2448,1122.8
net2341,1122.66
net2018,1122.15
net983,1121.8
_01641_,1121.78
net1814,1121.64
net2454,1121.37
net606,1120.46
net2447,1120
mgmt_io_out_hk\[20\],1119.96
net2453,1118.32
net2446,1117.2
net1251,1116.87
_01065_,1116.18
soc.core.dbg_uart_rx_data\[7\],1114.39
net2540,1113.89
net2246,1112.04
mgmt_buffers.mprj_dat_o_core\[19\],1110.46
net1356,1110.44
net1830,1110.34
net2451,1107.17
net1502,1106.58
user_io_out\[0\],1106.42
net1496,1106.39
net2413,1105.59
mgmt_io_out_hk\[21\],1105.4
net1348,1104.28
net1575,1104.06
net1793,1103.67
net1304,1103.35
net2376,1102.55
net1269,1101.47
net2375,1101.38
net2409,1100.31
net981,1099.44
soc.core.hk_dat_i\[0\],1096.9
net2493,1094.34
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[5\],1093.26
net2206,1092.88
net2054,1091.64
net2497,1090.28
net1582,1090.23
net1235,1089.93
_01321_,1089.81
net2374,1089.62
net635,1088.99
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[12\],1088.79
net1136,1088.36
_01677_,1088.23
net1271,1088.01
net539,1087.02
net1345,1087.02
_09975_,1085.42
net1177,1085.25
net2501,1084.12
net1405,1083.3
net1581,1083.15
net1828,1079.69
gpio_control_in_2\[5\].serial_load,1079.58
net1346,1078.01
net1959,1077.16
net1051,1073.17
soc.core.mgmtsoc_irq,1072.45
net1409,1071.56
net1361,1071.48
net993,1070.36
net2389,1068.34
net1393,1068.01
_09982_,1067.7
soc.core.VexRiscv.decode_to_execute_RS2\[19\],1067.41
net742,1067.03
net1165,1066.68
soc.core.bus_dat_r\[3\],1065.03
gpio_control_in_1a\[3\].serial_load_out,1063.8
net730,1063.73
net1236,1062.78
net775,1061.94
net1633,1061.86
net601,1059.99
net1577,1059.92
net595,1058.84
net1831,1056.58
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[3\],1055.65
net1929,1055.55
gpio_buf_mgmt_io_out_buf\[3\],1055.46
net1322,1055.24
net1585,1054.73
soc.core.VexRiscv._zz_execute_SRC2\[21\],1053.19
mgmt_buffers.mprj_dat_i_user\[16\],1051.93
net1631,1051.29
net1484,1051.14
net1584,1050.06
net1169,1049.79
net2317,1046.69
net1836,1045.48
net1314,1044.77
net2169,1044.17
net2384,1043.75
net2386,1039.32
gpio_buf_mgmt_io_out_buf\[4\],1038.71
mgmt_io_out_hk\[6\],1038.44
mgmt_buffers.mprj_adr_o_core\[22\],1036.06
net2406,1036.06
net1256,1035.95
net529,1035.65
net2416,1034.98
net1834,1034.79
_09935_,1034.26
gpio_control_bidir_2\[2\].serial_data_in,1032.5
mgmt_io_out_hk\[8\],1031.99
net2103,1031.46
net1541,1031.26
net602,1029.7
net621,1029.11
net956,1026.85
net2430,1022.98
net782,1022.47
net2485,1022.15
gpio_control_in_1a\[3\].serial_clock_out,1021.85
_01828_,1021.54
net45,1020.18
net1838,1019.06
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[0\],1018.44
soc.core.la_out_storage\[11\],1018.06
net1593,1017.99
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[22\],1017.85
net2173,1017.61
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[16\],1017.35
net984,1015.99
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[23\],1013.62
net1306,1013.45
net552,1012.27
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[7\],1012
net1975,1011.64
mgmt_buffers.mprj_adr_o_core\[18\],1010.45
net2040,1010.39
net712,1008.68
net950,1008.18
net646,1007.67
mgmt_buffers.mprj_adr_o_core\[6\],1006.94
net1362,1006.62
net731,1006.22
net515,1005.83
net1248,1005.03
_09999_,1004.98
user_io_out\[32\],1004.89
net2005,1004.87
net1879,1004.55
net1491,1004.36
mgmt_buffers.mprj_dat_o_core\[7\],1003.96
net2518,1001.94
net752,1001.91
net1279,1001.72
net1953,1001.4
mgmt_buffers.mprj_adr_o_core\[21\],1000.97
mgmt_buffers.mprj_adr_o_core\[26\],1000.04
net1623,999.88
net2007,995.77
net1245,991.74
mgmt_buffers.mprj_adr_o_core\[23\],989.99
net850,986.53
gpio_control_in_1a\[3\].resetn_out,986.5
net1601,983.93
net1840,983.22
mgmt_buffers.mprj_adr_o_core\[28\],981.32
soc.core.hk_dat_i\[5\],981.08
mgmt_io_out_hk\[13\],981.03
net2383,980.15
net1272,979.43
net2423,979.3
net1303,977.85
net1509,977.19
net2015,976.77
net2287,976.33
mgmt_buffers.mprj_adr_o_core\[29\],976.01
net688,975.33
_06135_,975.06
soc.core.bus_dat_r\[10\],974.65
net1161,972.23
soc.core.la_oe_storage\[3\],971.81
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[2\],971.8
_09646_,971.65
net2125,970.58
net2148,969.91
net2319,969.51
user_io_out\[33\],968.3
mgmt_buffers.mprj_dat_o_core\[18\],967.98
mgmt_buffers.mprj_dat_i_user\[19\],967.64
net763,966.98
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[29\],966.83
net986,966.74
net2412,966.42
net620,965.7
net1273,964.68
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[18\],964.3
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[6\],963.39
soc.core.hk_dat_i\[28\],963.06
net903,962.34
soc.core.VexRiscv.decode_to_execute_RS2\[29\],962.01
net1892,961.74
mgmt_buffers.mprj_dat_i_user\[13\],961.48
mgmt_buffers.mprj_dat_i_user\[12\],960.87
net1201,959.61
mgmt_buffers.la_data_out_core\[1\],959.44
net1942,959.43
net1961,957.31
user_io_out\[34\],956.12
mgmt_buffers.mprj_dat_o_core\[9\],954.72
net1319,954.51
_11195_,953.27
net600,953.06
net792,952.1
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[3\],951.71
net732,951.5
net1861,951.35
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[3\],951.32
net1604,951.24
net43,949.76
soc.core.hk_dat_i\[2\],949.16
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[7\],947.82
net1126,946.63
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[15\],946.5
net2515,944.21
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[1\],943.1
net2519,942.53
net2516,942.07
mgmt_buffers.la_data_out_core\[2\],941.83
mgmt_buffers.mprj_dat_i_user\[11\],941.32
soc.core.hk_dat_i\[3\],940.66
net1520,939.84
net23,939.78
soc.core.hk_dat_i\[11\],939.59
net2024,937.16
net740,936.82
net576,936.79
gpio_control_in_2\[5\].serial_clock,935.92
net2221,935.76
net2419,934.69
_09978_,934.01
net2220,933.78
net790,933.48
net1515,933.25
net1278,933.08
net1290,932.56
net2230,932.5
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[2\],931.29
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[24\],931.11
soc.core.la_oe_storage\[12\],930.79
net1291,930.48
mgmt_buffers.mprj_dat_i_user\[14\],930.07
net1607,930.07
net2438,929.46
net1077,929.23
soc.core.VexRiscv.decode_to_execute_RS2\[24\],928.96
net550,928.88
net2165,928.19
net2427,927.83
net746,927.8
mgmt_buffers.mprj_adr_o_core\[25\],927.27
mgmt_buffers.la_data_out_core\[3\],927.22
mgmt_buffers.la_data_out_core\[12\],925.93
net2323,925.12
mgmt_buffers.mprj_dat_i_user\[21\],923.96
net1298,923.62
soc.core.la_oe_storage\[14\],923.17
net2477,922.23
net2168,921.39
net952,920.47
net1573,920.33
net2266,919.86
net2114,919.52
net2150,919.17
net669,919.03
_09956_,918.74
soc.core.la_oe_storage\[2\],918.66
user_io_oeb\[32\],918.04
net1571,917.14
mgmt_buffers.la_data_out_core\[6\],916.63
net1493,916.55
net1190,915.35
soc.core.la_oe_storage\[1\],914.58
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[19\],914.21
soc.core.la_oe_storage\[6\],913.56
net1627,913
mgmt_io_out_hk\[35\],912.76
_10002_,912.69
net656,912.15
net2324,911.17
net628,910.36
net2510,909.49
net597,908.19
net1239,907.37
net1602,907.18
net1408,906.93
_09829_,906.67
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[20\],906.15
net1923,905.37
net2160,905.33
net1109,904.09
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[6\],903.21
net837,903.03
net2129,902.72
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[7\],900.87
net1351,900.02
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[2\],899.76
mgmt_io_out_hk\[18\],899.27
net1928,899.17
net2122,898.75
net2424,898.34
net1578,897.46
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[31\],897.45
gpio_control_in_1a\[4\].shift_register\[9\],897.27
net641,895.29
user_io_oeb\[33\],894.79
soc.core.la_oe_storage\[11\],894.52
net2006,892.7
net1580,892.04
net747,892.02
net502,891.36
net509,891.06
mgmt_buffers.la_data_in_core\[3\],890.87
net598,890.42
gpio_buf_mgmt_io_out_buf\[7\],889.75
net487,888.98
user_io_oeb\[34\],886.39
net2143,885.35
net954,884.83
_09651_,883.93
net1052,882.95
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[15\],882.76
_01577_,882.15
mgmt_buffers.mprj_adr_o_core\[30\],881.86
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[31\],881.53
net2513,880.88
net614,880.67
net1237,880.61
net649,880.09
net771,880.05
net2665,879.4
mgmt_buffers.la_data_out_core\[11\],879.16
net531,878.97
net796,878.51
soc.core.la_oe_storage\[0\],878.37
net1891,878.31
net1384,878.18
mgmt_buffers.la_data_out_core\[4\],877.99
mgmt_buffers.la_data_out_core\[0\],877.94
net1576,877.81
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[23\],877.56
_09974_,877.45
net1257,876.91
net1458,876.18
net2285,875.48
soc.core.la_oe_storage\[8\],874.6
_12957_,874.41
net822,873.53
net1757,873.34
net1216,873.33
soc.core.mprj_wb_iena_storage,869.22
net454,869.02
net2499,867.96
soc.core.VexRiscv.decode_to_execute_RS2\[23\],867.69
mgmt_io_out_hk\[22\],867.4
net2127,867.34
net1436,867.17
soc.core.bus_dat_r\[9\],866.89
mgmt_buffers.la_data_in_core\[1\],866.79
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[18\],865.27
net2415,865.06
net533,864.3
mgmt_buffers.la_data_out_core\[14\],864.04
net1214,863.79
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[21\],863.71
soc.core.VexRiscv.decode_to_execute_RS2\[9\],863.67
mgmt_buffers.la_data_out_core\[13\],862.97
soc.core.la_oe_storage\[16\],862.45
mgmt_buffers.mprj_dat_o_core\[15\],862.09
mgmt_buffers.mprj_dat_o_core\[14\],861.96
net1903,861.89
net774,861.55
net25,861.19
net1527,860.32
net501,859.32
net1391,858.78
net1884,858.47
soc.core.hk_dat_i\[25\],858.44
net1525,858.24
net989,858.07
net920,857.25
mgmt_buffers.la_data_in_core\[6\],856.71
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[3\],856.02
net668,855.86
_05750_,855.61
net1267,854.68
net1378,854.39
net755,854.24
_09960_,853.13
soc.core.VexRiscv.decode_to_execute_RS2\[18\],852.86
net697,852.47
gpio_buf_mgmt_io_in_buf\[17\],852.28
net617,850.41
net503,850.01
net825,849.21
net1270,848.74
net1249,848.05
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[7\],847.94
soc.core.la_out_storage\[12\],845.58
net1940,845.56
soc.core.VexRiscv.decode_to_execute_RS2\[28\],844.77
net2009,843.88
net805,843.5
_05291_,843.41
net2418,843.32
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[13\],843.19
net652,843.05
net1899,842.06
soc.core.la_oe_storage\[4\],840.66
net2097,840.2
net599,840.07
_09938_,839.88
net799,839.62
_13016_,838.66
net835,838.3
_00964_,837.2
_09794_,836.48
soc.core.hk_dat_i\[6\],836.04
net2132,835.88
net638,835.28
mgmt_buffers.mprj_adr_o_core\[31\],834.36
mgmt_io_out_hk\[5\],833.9
gpio_control_in_2\[5\].resetn,833.57
mgmt_buffers.la_data_out_core\[15\],832.58
net506,832.44
net2509,831.7
net2134,830.65
net2678,830.58
net2742,830.58
soc.core.hk_dat_i\[9\],830.34
_01609_,830.02
net49,829.78
_07521_,829.46
net832,828.86
soc.core.VexRiscv.decode_to_execute_RS2\[22\],828.82
mgmt_buffers.la_data_out_core\[8\],828.2
net24,828.15
net2401,827.59
soc.core.VexRiscv.decode_to_execute_RS2\[31\],827.51
_05465_,826.79
net827,826.08
soc.core.VexRiscv._zz_execute_SRC2\[23\],825.98
net1229,825.27
net1050,825.24
net671,823.96
soc.core.la_oe_storage\[15\],823.69
net773,822.93
net654,822.92
net679,822.31
gpio_buf_mgmt_io_in_buf\[16\],821.83
user_io_out\[35\],820.55
net2172,820.23
net815,819.82
net2403,819.75
net430,819.57
net765,819.43
soc.core.hk_dat_i\[7\],819.19
net512,818.85
net1501,818.47
net902,818.3
net625,817.98
clknet_7_6_0_clock_ctrl.core_clk,817.89
net758,817.47
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[11\],817.43
soc.core.hk_dat_i\[16\],816.9
_05740_,816.68
net2147,815.75
net612,815.15
net1171,814.3
_09950_,813.88
net1516,813.6
net2133,813.54
net630,813.53
net1053,812.71
net1296,812.58
_01700_,812.49
net804,811.43
net611,811.41
net819,811.26
net1930,810.97
net1886,810.92
net1176,810.48
net643,810.4
_14576_,810.1
soc.core.VexRiscv.decode_to_execute_RS2\[12\],809.37
soc.core.VexRiscv.decode_to_execute_IS_CSR,808.98
net1255,808.81
net866,808.12
net2166,808.01
net468,807.76
soc.core.la_oe_storage\[13\],807.28
soc.core.hk_dat_i\[4\],806.87
net785,806.12
_01193_,805.99
net1973,805.84
net558,804.98
soc.core.VexRiscv.decode_to_execute_RS2\[30\],804.92
_05398_,804.72
soc.core.bus_dat_r\[12\],804.12
net660,803.88
net623,803.27
net575,802.86
net1889,802.51
soc.core.VexRiscv.decode_to_execute_RS2\[15\],802.24
net1628,801.62
net868,800.41
mgmt_io_out_hk\[33\],800.15
net743,799.88
net1095,799.4
soc.core.hk_dat_i\[26\],799.08
net2153,798.96
net637,798.7
soc.core.la_out_storage\[13\],797.83
net497,797.73
net1869,797.38
_09769_,797.13
soc.core.la_oe_storage\[62\],797.12
net1489,796.93
net2136,796.7
net1507,796.64
soc.core.hk_dat_i\[1\],796.23
soc.core.VexRiscv.decode_to_execute_RS2\[8\],796.2
_05916_,795.03
net1226,794.35
net2547,794.19
net700,791.65
net2098,791.51
net749,791.46
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[0\],789.62
net1125,789.37
soc.core.hk_dat_i\[29\],789.05
net1552,789
net1189,788.47
net1108,788.45
_10056_,787.85
net695,787.5
net1957,787.44
_05405_,787.36
net2099,786.07
soc.core.la_out_storage\[14\],785.83
net2135,785.8
soc.core.VexRiscv.decode_to_execute_RS2\[16\],785.37
net2096,785.15
net830,785.08
net1150,784.97
net1857,783.35
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[3\],782.42
mgmt_io_out_hk\[36\],781.11
net690,781.09
net1922,779.99
soc.core.VexRiscv.decode_to_execute_RS2\[27\],779.91
mgmt_buffers.mprj_dat_i_user\[25\],779.53
net692,779.24
_09898_,778.96
mgmt_buffers.mprj_dat_o_core\[12\],778.5
net48,778.26
mgmt_buffers.mprj_dat_o_core\[20\],777.57
net738,776.15
net1085,775.24
net2381,774.9
net1429,774.09
net776,773.35
_09984_,773.07
net1054,772.48
mgmt_buffers.la_data_in_core\[0\],772.1
mgmt_buffers.mprj_dat_i_core_bar\[8\],771.78
net1902,771.72
mgmt_buffers.la_data_out_core\[5\],771.03
net1443,770.63
net2745,770.61
soc.core.VexRiscv.decode_to_execute_RS2\[25\],769.41
mgmt_io_out_hk\[17\],769.35
net437,768.02
soc.core.VexRiscv._zz_execute_SRC2\[22\],767.45
mgmt_buffers.mprj_adr_o_core\[5\],766.7
soc.core.VexRiscv._zz_execute_SRC2\[20\],765.73
net50,764.82
net2495,764.82
soc.core.hk_dat_i\[24\],764.36
net2128,763.8
net2095,763.25
mgmt_buffers.mprj_dat_o_core\[30\],763.16
net1412,762.09
mgmt_buffers.mprj_dat_o_core\[29\],761.75
mgmt_buffers.mprj_dat_o_core\[24\],760.54
net818,760.25
net1149,760.18
_12849_,759.97
net2,759.78
net2640,759.41
_15116_,759.28
mgmt_buffers.mprj_dat_o_core\[31\],758.69
mgmt_io_out_hk\[26\],758.66
soc.core.gpioin2_gpioin2_irq,758.54
net2094,758.18
soc.core.la_out_storage\[15\],757.78
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[26\],757.75
net594,756.91
net960,756.68
net1305,756.39
net537,755.76
net1495,755.46
net642,755.32
net1931,754.92
net500,754.34
mgmt_buffers.la_data_in_core\[4\],753.77
net1574,753.37
mgmt_buffers.mprj_we_o_core,752.9
soc.core.hk_dat_i\[10\],750.36
mgmt_buffers.mprj_adr_o_core\[11\],750.29
net1488,750.01
mgmt_buffers.mprj_dat_o_core\[10\],749.89
mgmt_buffers.mprj_dat_o_core\[25\],749.43
gpio_buf_mgmt_io_out_buf\[8\],748.73
soc.core.la_out_storage\[16\],747.75
mgmt_buffers.la_data_out_core\[16\],747.05
user_io_out\[28\],746.47
net663,746.33
net1564,746.26
mgmt_buffers.la_data_in_core\[2\],745.22
net2347,744.95
soc.core.hk_dat_i\[30\],744.81
soc.core.VexRiscv._zz_execute_SRC2\[18\],744.63
soc.core.hk_dat_i\[12\],744.2
mgmt_buffers.la_data_in_core\[8\],744.1
soc.core.la_oe_storage\[5\],744.02
net1147,743.99
net779,743.86
net1888,743.7
net521,743.48
net789,743
net1522,743
net1221,741.46
net810,741.24
net1482,741.08
net1186,740.96
net2479,740.94
net1603,740.59
mgmt_buffers.mprj_dat_i_core_bar\[16\],739.2
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[8\],739.13
soc.core.VexRiscv.decode_to_execute_RS2\[26\],738.89
net1113,738.71
net538,738.55
mgmt_buffers.la_data_out_core\[9\],738.19
user_io_oeb\[35\],736.82
net795,735.87
soc.core.hk_dat_i\[8\],735.7
_05737_,734.56
net1895,734.38
_07242_,734.04
net1971,733.92
mgmt_buffers.mprj_dat_o_core\[16\],733.75
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[7\],733.72
net897,733.19
net683,732.59
mgmt_buffers.mprj_dat_o_core\[26\],731.99
net1032,731.99
gpio_buf_mgmt_io_out_buf\[0\],731.22
net7,730.9
net2487,729.03
net807,728.1
net1264,727.95
mgmt_buffers.mprj_dat_o_core\[13\],727.71
_05917_,726.42
mgmt_buffers.mprj_dat_i_user\[22\],726.28
net2689,725.25
soc.core.VexRiscv._zz_execute_SRC2\[24\],725.22
soc.core.hk_dat_i\[27\],725.16
net788,724.79
net862,724.29
soc.core.hk_dat_i\[15\],724.09
_09949_,723.93
net504,723.88
_10058_,722.93
net543,722.79
net848,722.39
net760,721.27
user_io_out\[29\],721.07
net1241,720.97
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[4\],720.41
net2174,720.41
net1152,719.49
net548,718.61
soc.core.hk_dat_i\[14\],718.49
net566,718.08
clknet_4_0_0_clock_ctrl.core_clk,717.66
soc.core.gpioin1_gpioin1_irq,717.56
mgmt_buffers.mprj_dat_i_core_bar\[26\],717.51
net2284,717.38
soc.core.hk_dat_i\[13\],717.32
net1416,717.16
net653,716.2
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[5\],715.37
net607,715.3
net2142,714.81
mask_rev\[23\],714.79
net1926,714.63
soc.core.la_oe_storage\[7\],712.71
user_io_out\[25\],711.41
net469,711.36
net1486,711.05
net2441,709.77
net2748,709.72
net29,709.67
mgmt_buffers.la_data_out_core\[7\],709.38
net2139,709.01
_01865_,708.45
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[27\],707.07
mask_rev\[28\],705.37
net436,705.32
_11719_,705.26
_07359_,705.09
mgmt_buffers.mprj_dat_o_core\[11\],704.97
mask_rev\[24\],704.81
soc.core.mgmtsoc_litespisdrphycore_dq_o,704.53
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[14\],704.5
net1096,704.48
net2020,703.58
net812,703.57
net1155,703.56
_09940_,703.46
net2633,703.32
net1302,703.06
soc.core.la_oe_storage\[9\],702.85
_13224_,702.82
net28,702.76
mgmt_io_out_hk\[7\],702.66
mask_rev\[17\],702.19
net1330,701.2
net666,700.97
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[28\],700.29
soc.core.VexRiscv.dBusWishbone_CYC,699.7
mask_rev\[31\],698.09
net2258,697.87
net924,697.86
net904,697.3
net1202,697.14
net1621,696.79
_11202_,696.42
net1553,695.67
soc.core.la_oe_storage\[61\],695.45
net634,695.22
soc.core.VexRiscv.decode_to_execute_RS2\[10\],694.96
soc.core.VexRiscv.decode_to_execute_RS2\[14\],694.79
_05789_,694.74
_10066_,694.52
gpio_buf_mgmt_io_in_buf\[15\],694.46
net658,693.09
net940,692.94
mask_rev\[29\],692.63
net546,692.61
_00130_,692.18
net540,692.12
mask_rev\[30\],691.885
net843,691.88
net37,691.14
_05271_,691.01
_05571_,690.79
net911,690.79
net1082,690.04
net1,690.02
mgmt_buffers.mprj_dat_i_core_bar\[17\],689.41
net452,689.32
net428,689.29
net772,688.93
net2109,688.74
net26,688.71
net640,687.65
net592,687.48
mask_rev\[27\],687.45
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[14\],686.71
net705,686.66
net605,685.89
net2121,685.69
net615,685.02
net676,684.74
net1254,684.49
gpio_control_in_1\[7\].serial_load_out,683.86
mgmt_buffers.mprj_dat_i_core_bar\[18\],683.86
_09939_,682.52
net2112,682.06
net1310,681.49
net1554,681.43
net1442,681.3
mask_rev\[13\],681.19
net734,680.63
net778,680.02
net787,679.88
mgmt_io_out_hk\[24\],679.8
net975,679.22
mask_rev\[25\],678.655
mask_rev\[26\],678.505
net2405,678.07
net777,677.45
net672,677.4
net1223,677.37
net1000,677.09
net750,676.69
net1480,675.43
net2026,675.3
net2123,675.14
net1758,674.15
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[17\],673.93
net2126,673.91
net2124,673.85
net626,673.72
net1563,673.59
user_io_out\[26\],673.54
net2400,672.9
net2119,672.6
net959,672.5
_06018_,672.44
net2674,672.1
mgmt_buffers.mprj_dat_i_core_bar\[23\],672.05
mgmt_buffers.la_data_in_core\[5\],671.96
net1434,671.66
net675,671.38
net578,671.35
net1506,671.13
net1898,670.86
net767,670.45
mgmt_buffers.mprj_adr_o_core\[8\],670.18
net802,670.15
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[7\],669.13
_01794_,668.79
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[19\],668.66
mask_rev\[21\],668.51
_09991_,668.23
net527,668.05
net1312,667.77
mask_rev\[4\],666.96
mask_rev\[22\],665.865
net2117,663.62
mgmt_buffers.mprj_dat_i_core_bar\[27\],663.14
net1084,662.84
net8,662.44
net516,661.92
net496,660.61
mask_rev\[19\],660.57
mask_rev\[20\],660.5
gpio_control_in_2\[13\].serial_clock,660.31
soc.core.bus_dat_r\[6\],659.54
_07596_,658.71
net618,658.64
net1432,658.58
net1981,658.5
mgmt_buffers.la_data_in_core\[9\],657.35
net711,656.5
net682,656.36
net2627,655.91
gpio_control_in_2\[13\].serial_load,655.86
net2360,655.76
mgmt_buffers.mprj_dat_i_user\[17\],655.62
_05406_,655.3
soc.core.la_oe_storage\[63\],654.89
net709,654.85
net438,653.74
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[11\],653.62
net823,653.32
mask_rev\[6\],653.265
mask_rev\[7\],652.91
net770,652.85
net2146,652.84
mask_rev\[9\],652.73
net1286,652.55
_14532_,652.09
net1947,651.79
_14531_,651.43
net1456,651.43
net1093,650.86
soc.core.dbg_uart_tx_data\[0\],650.77
gpio_control_in_1\[7\].serial_clock_out,650.57
mask_rev\[14\],650.11
mask_rev\[12\],649.93
mask_rev\[0\],649.37
net1083,649.13
_05404_,648.53
mask_rev\[18\],648.34
mask_rev\[8\],648.25
mask_rev\[15\],647.73
net2154,647.72
net1145,647.54
net1760,647.27
net1924,647.08
net753,647.06
gpio_control_in_2\[5\].serial_data_in,645.78
net1389,645.58
net1431,645.38
net877,644.75
net1454,643.83
net1483,643.71
net478,642.93
mask_rev\[16\],642.74
net879,642.54
net1717,642.36
net852,642.28
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[7\],642.1
net568,641.46
net2250,641.23
user_io_oeb\[25\],640.85
net674,640.7
net1287,640.69
net419,640.28
mask_rev\[10\],639.29
net2631,639.01
mgmt_io_out_hk\[37\],638.92
gpio_control_in_2\[13\].resetn,638.55
net2505,638.46
mgmt_io_out_hk\[16\],638.36
net1283,638.12
_11441_,637.96
net794,637.89
net958,637.85
net2162,637.64
net2483,637.24
net2176,636.98
net499,636.93
_06249_,636.92
net1938,636.73
net1242,635.62
mask_rev\[5\],635.37
mgmt_buffers.mprj_dat_i_core_bar\[10\],634.63
net2013,634.45
mgmt_buffers.mprj_dat_o_core\[17\],634.36
net464,634.04
net892,633.65
net1231,633.65
net2131,633.64
mask_rev\[11\],633.46
net2359,632.9
net680,632.13
net761,631.54
net2227,631.29
net2358,631.12
soc.core.la_oe_storage\[55\],630.9
net1530,630.05
net1114,629.42
_06240_,628.98
net2503,628.89
net406,628.82
_09737_,628.54
net1561,628.23
net1174,628.09
mgmt_buffers.mprj_dat_i_core_bar\[9\],627.86
net2234,627.48
net1403,627.17
net2226,627.17
soc.core.la_oe_storage\[51\],626.98
net1962,626.71
_09889_,626.49
mgmt_buffers.mprj_dat_i_core_bar\[25\],626.28
net800,625.95
net1629,625.52
net554,625.43
net1444,625.35
net2039,625.35
net1498,625.18
net447,624.66
net422,624.56
_08964_,624.5
mgmt_buffers.mprj_adr_o_core\[14\],624.4
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[24\],624.11
net884,623.15
net1949,622.4
net2407,622.21
net651,621.87
net1208,621.81
net1160,621.65
soc.core.VexRiscv.decode_to_execute_RS2\[13\],621.53
net1636,621.52
mgmt_buffers.mprj_dat_i_core_bar\[31\],621.09
net2151,621.03
net1205,620.89
net1075,620.75
net1533,620.57
net2192,620.44
net1893,620.38
net659,620.15
net797,619.69
_07243_,619.51
mgmt_buffers.mprj_dat_i_core_bar\[15\],619.46
net1557,619.46
net882,619.35
net881,619.03
net577,618.98
net808,618.52
net57,618.49
mask_rev\[2\],617.6
soc.core.la_oe_storage\[53\],617.19
_14574_,616.76
_01705_,616.66
mgmt_buffers.mprj_dat_o_core\[27\],616.66
net706,616.58
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[15\],616.56
net2011,616.55
soc.core.uartwishbonebridge_rs232phytx_state,616.2
net2200,615.99
net719,615.25
mask_rev\[3\],615.21
_09633_,615.17
net1036,615.05
net1400,615.02
_05727_,614.66
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[0\],614.59
soc.core.VexRiscv._zz_execute_SRC2\[17\],614.35
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[3\],613.96
net857,612.84
net1218,612.66
mask_rev\[1\],612.56
net1448,612.2
net880,610.8
_09968_,609.48
net2264,609.22
net2204,609.06
net2130,609
net716,608.86
gpio_control_in_1\[3\].serial_load_out,608.76
gpio_buf_mgmt_io_out_buf\[12\],608.58
mgmt_buffers.mprj_sel_o_core\[1\],608.5
net1196,608.27
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[25\],607.67
net714,607
mgmt_buffers.la_data_out_core\[61\],606.9
net1049,606.77
net491,606.76
net424,606.6
soc.core.la_oe_storage\[50\],606.58
user_io_out\[36\],606.34
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[2\],606.21
net1124,605.54
mgmt_io_out_hk\[4\],605.27
net780,605.13
mgmt_buffers.mprj_cyc_o_core,604.49
net465,604.09
net472,603.17
net684,603.09
net2282,602.95
_09962_,602.61
_09895_,602.29
net2145,601.75
net2632,601.59
net2260,601.31
_10388_,601.09
net2149,600.76
user_io_out\[27\],600.33
net878,599.83
net1329,599.81
net1112,599.51
net2737,599.4
net923,599.17
net1334,599.08
net2628,599.06
net426,598.92
net941,597.71
net1311,597.59
mgmt_io_out_hk\[27\],596.97
net2152,596.95
soc.core.VexRiscv.decode_to_execute_RS2\[11\],596.69
gpio_control_in_1\[3\].serial_clock_out,596.28
_14612_,596.09
net1003,596.02
net919,595.55
mgmt_buffers.mprj_dat_o_core\[0\],595.48
soc.core.la_oe_storage\[60\],593.57
mgmt_buffers.la_data_in_core\[7\],593.46
net786,593.22
net1683,593.14
soc.core.la_oe_storage\[49\],592.92
net2372,592.48
mgmt_buffers.mprj_dat_o_core\[1\],592.12
_06316_,592.07
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[7\],591.43
net2436,591.41
net2254,591.22
net687,591.14
net1263,590.67
mgmt_io_out_hk\[28\],589.69
net573,589.51
clknet_4_1_0_clock_ctrl.core_clk,589.46
net2170,589.29
_13701_,588.61
net1632,588.41
net445,588.26
net650,587.63
net2228,587.31
clknet_4_12_0_clock_ctrl.core_clk,587.17
net1398,587.13
_13768_,587.03
mgmt_buffers.mprj_dat_i_user\[18\],586.79
net1946,586.71
mgmt_io_out_hk\[32\],586.28
net2675,585.81
net833,585.43
_06016_,584.98
soc.core.la_oe_storage\[52\],583.76
net2670,583.16
net2209,583.14
mgmt_buffers.mprj_dat_o_core\[3\],582.89
net664,582.79
net2699,581.99
soc.core.la_oe_storage\[58\],581.95
net241,581.89
net2370,581.84
net2029,581.83
net2617,581.38
net2710,581.33
clock_ctrl.porb,581.24
net677,580.84
net2369,580.77
clknet_7_48_0_clock_ctrl.core_clk,580.58
net1455,580.45
net2437,580.31
net1428,580.14
net2410,579.9
net2622,579.51
net2621,579.14
net1948,579.11
net1430,578.46
net2247,578.46
net1546,578.39
net2709,578.02
net2654,577.27
_01058_,576.9
net1276,576.9
net661,576.68
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[24\],576.59
user_io_out\[31\],576.2
soc.core.la_ien_storage\[53\],576.07
_11198_,575.88
net2364,575.73
net2715,575.22
net2637,575.03
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[26\],574.51
net450,574.29
net2440,574.1
net783,574.02
net1215,573.89
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[21\],573.88
net52,573.86
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[10\],573.49
net811,573.38
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[8\],573.13
net1151,573.01
net2167,572.95
user_io_oeb\[26\],572.92
soc.core.bus_dat_r\[24\],572.84
user_io_oeb\[27\],572.74
net2618,572.74
net2645,572.74
net2213,572.42
net644,571.8
mgmt_buffers.la_data_out_core\[63\],571.62
net816,571.46
net2193,571.37
_09773_,571.13
net693,570.9
user_io_out\[30\],570.79
net2718,570.69
net842,570.47
_09641_,570.23
net2218,569.96
net813,569.82
net2650,569.67
net1457,569.59
net2411,569.52
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[1\],569.4
soc.core.mgmtsoc_litespisdrphycore_sr_in\[1\],569.25
net1307,569.21
net2368,569.01
net1002,568.84
_08525_,568.6
net1281,568.28
net461,568.14
net791,567.62
net2402,567.62
net948,567.49
net1452,567.11
net2738,566.21
_10015_,566.03
net1301,565.91
_11439_,565.77
net1316,565.72
net997,565.7
soc.core.VexRiscv._zz_execute_SRC2\[19\],565.6
net440,565.35
_06019_,565.14
net1427,565.06
net2236,565.05
net1295,564.92
net1104,564.63
gpio_control_in_2\[3\].serial_load,564.33
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[25\],564.1
net1252,564.04
soc.core.VexRiscv.CsrPlugin_exceptionPendings_3,563.19
net2008,562.68
net1529,562.65
net1433,562.39
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[15\],561.38
net1035,561.16
net1211,559.22
net1759,559.08
_05612_,558.71
soc.core.la_oe_storage\[56\],558.61
net1492,558.5
soc.core.la_ien_storage\[55\],558.37
net1107,558.2
net949,557.96
net885,557.92
net510,557.13
soc.core.la_oe_storage\[10\],556.64
net2144,555.94
net1512,555.82
_01029_,555.62
net1471,555.3
net2653,555.11
_09592_,554.96
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[8\],554.93
net1110,554.5
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[20\],554.45
net2365,554.45
_10048_,554.32
net1562,554.09
soc.core.la_out_storage\[10\],553.89
net854,553.8
soc.core.dbg_uart_rx_data\[5\],553.67
net1275,553.62
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[22\],553.57
soc.core.la_oe_storage\[26\],553.57
net1566,553.38
net581,553.29
soc.core.VexRiscv.execute_CsrPlugin_csr_3008,552.82
net1986,552.39
net1634,552.04
net1763,551.9
_09987_,551.85
net441,551.75
net655,551.61
soc.core.sram.ram512x32.WEN\[1\],551.43
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[12\],551.3
_10042_,550.82
_14567_,550.4
net2118,550.15
net1624,550.05
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[3\],549.97
net1475,549.97
mgmt_buffers.mprj_dat_o_core\[23\],549.94
net544,549.79
net2361,549.41
net9,549.1
net728,548.96
_10030_,548.87
net2404,548.85
net1206,548.82
gpio_control_bidir_2\[2\].mgmt_ena,548.8
mgmt_io_out_hk\[30\],548.66
_13792_,548.39
net583,548.34
_09926_,548.14
net979,548.02
soc.core.VexRiscv.decode_to_execute_RS1\[9\],547.51
soc.core.mgmtsoc_litespisdrphycore_sr_in\[2\],547.48
net1517,547.46
net2223,547.23
net1622,546.54
net1446,546.4
_07551_,546.05
net1459,545.84
gpio_control_in_1\[4\].serial_clock_out,545.75
mgmt_buffers.mprj_dat_i_core_bar\[24\],545.49
soc.core.la_oe_storage\[57\],545.49
net507,545.33
clknet_7_83_0_clock_ctrl.core_clk,545.04
net1523,545.03
net1425,544.95
net1901,544.9
net1282,544.85
net647,544.67
net1217,544.59
net2183,544.59
net585,544.39
mgmt_buffers.la_data_in_enable\[50\],544.32
net820,544.18
_07692_,543.91
net686,543.84
net2408,543.81
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[18\],543.49
net2068,543.25
clknet_7_112_0_clock_ctrl.core_clk,542.89
net2156,542.58
net1293,542.43
_09745_,542.37
net872,542.34
net1326,542.28
mgmt_buffers.la_data_out_core\[10\],541.94
net2137,541.94
net1424,541.35
soc.core.VexRiscv._zz_execute_SRC2\[25\],541.25
_10400_,540.65
net1033,540.5
mgmt_buffers.la_data_in_enable\[49\],540.4
net698,540.34
net2232,540.09
_11438_,539.76
_12245_,539.62
net446,539.59
net938,539.12
net1404,538.84
net2100,538.77
mgmt_buffers.mprj_dat_o_core\[28\],538.68
net869,537.93
_14564_,536.92
clknet_7_94_0_clock_ctrl.core_clk,536.74
net1978,536.64
_15599_,536.6
net3121,535.93
net588,535.89
net53,535.78
net943,535.69
net1402,535.29
net2034,535.26
net2379,534.71
_11440_,534.67
net636,534.64
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[16\],534.63
net1130,533.94
_01189_,533.88
net2723,533.78
net1333,533.61
net444,533.2
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[20\],533.17
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[14\],533.15
_06372_,533.12
net717,533.03
_15664_,533.01
net1950,532.31
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[2\],531.09
net2398,530.47
_07244_,530.42
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[11\],530.39
net580,530.08
net951,529.8
net1952,529.8
net1555,529.76
net524,529.51
_05376_,529.3
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[14\],529.3
net1166,529.22
soc.core.bus_dat_r\[11\],529.21
net1146,529.14
net534,528.2
net2659,528.13
net2690,528.13
net2734,528.13
net2210,527.8
net657,527.73
_14528_,527.52
net886,527.39
net525,526.97
user_io_oeb\[7\],526.92
net1193,526.89
net2212,526.55
_12214_,526.37
_14623_,526.04
soc.core.la_out_storage\[63\],525.67
net860,525.57
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[29\],525.53
soc.core.VexRiscv.decode_to_execute_RS1\[6\],524.74
net542,524.71
mgmt_buffers.mprj_ack_i_user,524.22
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[13\],524.21
net2219,523.89
net2396,523.75
net1156,523.62
net1510,523.57
net2157,523.22
net1064,523.17
_06164_,522.68
net1420,522.5
mgmt_io_out_hk\[34\],522.39
net582,521.99
net1031,521.03
_13776_,520.8
user_io_out\[8\],520.71
net942,520.57
_10387_,520.12
net608,519.97
soc.core.VexRiscv._zz_execute_SRC2\[16\],519.89
net1207,519.88
_09830_,519.81
clknet_7_127_0_clock_ctrl.core_clk,519.18
user_io_oeb\[28\],518.9
net473,518.86
net2641,518.66
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid,518.64
net898,518.61
net1349,518.56
net2164,518.53
net522,518.19
net2682,518
net1071,517.99
net963,517.84
_05276_,517.43
_14597_,517.03
net36,516.79
net2301,516.04
_10391_,515.93
net1394,515.73
_11444_,515.58
net1210,514.61
net1461,513.57
_10017_,513.01
net1626,512.88
soc.core.debug_oeb_storage,512.74
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[16\],512.66
net947,512.63
_11442_,512.46
net1979,511.3
net828,511.27
net1465,511.03
net1213,510.74
net1504,510.7
soc.core.la_oe_storage\[59\],510.69
user_io_oeb\[36\],510.63
net806,510.57
net2279,510.34
net579,509.45
net2010,509.06
net571,508.35
net572,507.88
_09788_,507.61
net2028,507.26
net1473,506.87
net2434,506.85
user_io_oeb\[8\],506.66
net51,506.66
clknet_7_11_0_clock_ctrl.core_clk,506.33
clknet_7_116_0_clock_ctrl.core_clk,506.33
net1294,506.12
net889,505.89
net936,505.88
_10080_,505.83
gpio_control_in_1\[4\].serial_load_out,505.82
soc.core.VexRiscv.decode_to_execute_RS1\[29\],505.78
clknet_7_1_0_clock_ctrl.core_clk,505.32
net896,505.27
net1004,504.66
clknet_7_96_0_clock_ctrl.core_clk,504.6
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[6\],504.56
net2431,504.39
net1968,504.2
net846,503.99
net2265,503.78
_14620_,503.73
_01122_,503.64
gpio_buf_mgmt_io_oeb\[0\],503.4
net1324,502.93
net1024,502.89
user_io_oeb\[30\],502.79
_09755_,502.77
net1419,502.69
net1724,502.52
net556,502.44
net2693,502.37
mgmt_buffers.mprj_dat_i_user\[1\],502.33
net492,502.2
net3,502.18
net1639,502.01
_09844_,501.41
net1560,501.4
soc.core.debug_mode_storage,501.35
mgmt_buffers.la_data_out_core\[62\],501.16
_05907_,500.23
net1463,498.93
net1318,498.79
net1220,498.74
_11865_,498.4
clknet_7_126_0_clock_ctrl.core_clk,498.37
net1111,498.29
_09902_,497.57
mgmt_buffers.mprj_adr_o_core\[12\],497.57
net1500,497.48
net1499,497.28
net541,497.14
net1070,497.14
net2299,496.82
net1212,496.64
user_io_oeb\[31\],496.58
_10672_,496.26
gpio_buf_mgmt_io_out_buf\[9\],496.12
soc.core.la_out_storage\[61\],495.89
net1259,495.76
gpio_control_in_1\[4\].resetn_out,495.75
user_io_oeb\[29\],495.75
net883,495.55
_09980_,495.43
net1260,495.43
_11443_,494.71
net1435,494.69
net891,494.51
net855,494.42
net2032,494.17
user_io_oeb\[9\],493.78
_11201_,493.75
net1173,493.66
net1204,493.28
net2215,492.98
net1300,492.12
net1450,491.94
_07241_,491.32
_00933_,491.22
net955,490.95
net2237,490.61
_14580_,490.29
_15458_,490.05
net2202,489.67
_05878_,489.41
net1037,489.08
_15443_,488.42
net1005,488.23
net1505,488.02
_10050_,487.86
_15448_,487.35
net1100,487.3
clknet_7_86_0_clock_ctrl.core_clk,487.06
_14590_,486.98
_10021_,486.9
gpio_control_in_1\[7\].serial_data_out,486.64
user_io_oeb\[10\],486.6
net15,486.6
net1006,486.5
net1550,485.72
net2242,485.48
net482,485.22
_09955_,485.21
_09906_,484.73
_06050_,484.5
net1469,483.35
_06030_,482.92
net1980,482.61
soc.core.sram.ram512x32.WEN\[3\],482.6
_10020_,481.8
net1162,481.67
soc.core.la_out_storage\[25\],480.6
net2679,480.53
gpio_control_in_1\[7\].resetn_out,480.21
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[10\],480.02
_12340_,479.16
net793,479.09
_05375_,478.95
soc.core.sram.ram512x32.WEN\[0\],478.52
net1545,478.44
_09953_,478.29
net888,478.2
net1172,477.93
_15660_,477.86
user_io_out\[7\],477.59
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[19\],477.51
net1885,477
soc.core.VexRiscv._zz_execute_SRC2\[13\],476.53
net2108,476.45
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[17\],476.1
mgmt_buffers.la_data_out_core\[60\],475.86
net2199,475.34
net2155,475.14
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[10\],475.03
clknet_4_11_0_clock_ctrl.core_clk,474.93
net1864,474.66
mgmt_buffers.mprj_dat_i_core_bar\[28\],474.47
net894,474.32
net1001,473.96
_14561_,473.86
net1027,473.64
net1274,473.44
_15383_,473.25
net1418,472.61
gpio_control_in_1\[3\].resetn_out,472.18
net1009,472.15
net721,471.88
mgmt_buffers.la_data_out_core\[22\],471.53
_14586_,471.4
user_io_oeb\[11\],471.06
net929,470.14
net2035,470.03
_13406_,469.89
soc.core.dbg_uart_dbg_uart_tx,469.33
soc.core.la_oe_storage\[54\],469.2
net1543,469.14
net2107,468.92
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[14\],468.5
soc.core.VexRiscv.execute_CsrPlugin_csr_835,468.45
net1030,468.44
mgmt_buffers.la_data_out_core\[26\],468.02
net2225,467.98
clknet_7_101_0_clock_ctrl.core_clk,467.96
net1383,467.86
_09971_,467.85
net2644,467.65
net2467,467.24
soc.core.VexRiscv._zz_execute_SRC2\[30\],467.21
_09141_,466.63
net723,466.47
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[12\],466.07
_11418_,465.84
net631,465.75
net2190,465.62
net1325,465.61
soc.core.state,465.46
net2239,465.15
net567,465.01
_05618_,464.63
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[2\],464.39
soc.core.la_ien_storage\[52\],463.92
net2277,463.08
_10399_,463
net1280,462.61
mgmt_buffers.mprj_adr_o_core\[9\],462.52
soc.core.VexRiscv.IBusCachedPlugin_cache.reset,462.22
net2111,462.12
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[10\],462.1
_15654_,461.92
_11996_,461.83
net2186,461.59
gpio_control_in_2\[13\].shift_register\[9\],461.54
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[31\],461.49
_05380_,461.03
net1476,460.95
user_io_oeb\[12\],460.84
_05613_,460.72
net495,460.61
_05582_,460.37
net1445,460.29
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[24\],460.15
net1559,460.14
net403,460.1
net1131,460.09
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[15\],459.91
_11437_,459.85
net836,459.4
_09772_,459.35
_09036_,459.3
_15665_,458.88
_06325_,458.74
_14601_,458.74
net2428,458.13
net1411,457.16
_07549_,457.06
soc.core.la_out_storage\[62\],456.7
net895,455.94
net1944,455.89
mgmt_buffers.mprj_adr_o_core\[16\],455.76
_09945_,455.63
net6,455.43
net1963,455.33
net2371,455.33
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[5\],454.87
_14583_,454.82
_13780_,454.72
mgmt_buffers.mprj_dat_i_user\[2\],454.68
net1927,453.81
net1536,453.53
soc.core.VexRiscv._zz_execute_SHIFT_CTRL\[0\],453.14
soc.core.VexRiscv.CsrPlugin_hadException,452.58
net2159,452.5
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[10\],452.41
net3133,452.34
soc.core.la_out_storage\[24\],452.26
net1548,452.02
net2274,451.88
net1440,451.58
clknet_7_82_0_clock_ctrl.core_clk,451.55
_08957_,451.46
mgmt_buffers.la_data_out_core\[25\],451.22
net1494,450.49
net1426,450.4
_00064_,450.29
clknet_4_5_0_clock_ctrl.core_clk,450.29
net1716,449.89
net2253,449.7
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[11\],449.05
net939,448.94
soc.core.VexRiscv.execute_CsrPlugin_csr_833,448.1
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[11\],448.05
soc.core.VexRiscv._zz_execute_SRC2\[12\],447.73
net564,447.7
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[13\],447.42
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[19\],447.19
net703,446.28
soc.core.mgmtsoc_litespisdrphycore_dq_i\[1\],446.15
soc.core.VexRiscv._zz_execute_SRC2\[27\],445.93
_05365_,445.91
net2138,445.25
net2298,444.85
_01863_,444.79
net870,443.78
_03831_,443.57
_05875_,442.96
net1194,442.79
net722,442.68
clknet_7_106_0_clock_ctrl.core_clk,442.47
clknet_7_15_0_clock_ctrl.core_clk,442.2
_05237_,441.92
net1101,441.64
net1265,441.53
net1466,441.08
clknet_7_87_0_clock_ctrl.core_clk,440.8
user_io_out\[10\],440.78
net1414,440.72
net2297,440.68
net1335,440.55
net1449,440.5
net2393,440.47
net859,440.42
net1288,440.33
net2730,440.21
net1170,439.83
_05924_,439.8
net1967,439.73
_05378_,439.65
mgmt_buffers.la_data_out_core\[24\],439.46
net670,439.35
net532,439.27
net2626,439.14
_05734_,438.45
net1406,438.38
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[28\],437.99
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[9\],437.57
net893,437.51
net1439,437.38
net928,436.9
net2037,436.9
net1192,436.87
_08473_,436.78
net1470,436.41
user_io_out\[9\],436.2
soc.core.la_oe_storage\[22\],435.83
net1317,435.7
soc.core.slave_sel_r\[3\],434.85
net1547,434.66
net17,434.52
_14571_,434.29
soc.core.VexRiscv._zz_execute_SRC2\[15\],434.29
_14615_,434.15
clknet_7_69_0_clock_ctrl.core_clk,433.96
_14594_,433.87
mgmt_buffers.mprj_adr_o_core\[10\],433.55
_10046_,433.49
soc.core.interface6_bank_bus_dat_r\[1\],433.49
net421,433.43
net2256,433.38
net1648,433.17
clknet_7_104_0_clock_ctrl.core_clk,433.09
gpio_control_in_2\[2\].serial_clock,433.05
clknet_7_12_0_clock_ctrl.core_clk,432.87
_08918_,432.42
net1511,432.38
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[5\],432.37
clknet_7_92_0_clock_ctrl.core_clk,431.68
soc.core.dbg_uart_rx_data\[2\],431.5
mgmt_buffers.mprj_sel_o_core\[3\],431.25
net1537,431.17
net1115,431
clknet_4_2_0_clock_ctrl.core_clk,430.94
net1977,430.86
soc.core.VexRiscv.decode_to_execute_RS1\[31\],430.74
net2187,429.93
soc.core.la_out_storage\[22\],429.91
_05005_,429.69
net1887,429.59
soc.core.la_oe_storage\[42\],429.35
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[17\],428.5
net1649,428.23
net1722,428.15
_13349_,428.08
net616,428.05
mgmt_buffers.la_data_out_core\[20\],427.14
soc.core.VexRiscv._zz_execute_SRC2\[5\],426.82
soc.core.la_oe_storage\[24\],426.31
_12249_,425.8
_06173_,425.65
_10376_,425.43
soc.core.mgmtsoc_master_cs_storage,425.43
net766,424.32
net662,424.15
net2180,424.15
net547,424.13
mgmt_buffers.mprj_dat_o_core\[2\],424.02
net526,423.89
net1390,423.75
net2391,423.51
soc.core.la_out_storage\[60\],423
net874,423
gpio_control_bidir_2\[1\].mgmt_ena,422.85
net1074,422.84
net480,422.17
mgmt_io_out_hk\[3\],422.15
_12586_,421.78
_05218_,421.65
net645,421.51
_08921_,421.17
net1863,421
net40,420.98
net407,420.13
_11995_,419.68
gpio_control_bidir_1\[0\].serial_clock,419.59
_15388_,419.54
mgmt_buffers.mprj_dat_i_user\[4\],419.3
net933,419.03
net925,418.9
net1038,418.6
net2262,418.21
soc.core.la_ien_storage\[54\],417.73
_09825_,417.68
_09854_,417.65
_10082_,417.49
net937,417.32
_13788_,417.25
net708,416.9
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[7\],416.85
_10383_,416.79
_09943_,416.37
_14559_,416.28
clknet_7_125_0_clock_ctrl.core_clk,416.21
soc.core.la_ien_storage\[56\],416.13
clknet_4_15_0_clock_ctrl.core_clk,415.62
_12760_,415.42
net2300,415.42
soc.core.VexRiscv.decode_to_execute_RS1\[30\],415.35
_09783_,415.09
clknet_7_121_0_clock_ctrl.core_clk,415.03
net1518,414.55
_05384_,414.5
mgmt_buffers.la_data_out_core\[42\],414.26
net931,413.43
_01858_,413.38
soc.core.la_out_storage\[20\],413.16
mgmt_buffers.user_irq_core\[2\],413.14
net41,413.14
net418,412.72
_05374_,412.26
clknet_7_13_0_clock_ctrl.core_clk,412.01
net1985,411.89
net2268,411.89
net1544,411.75
_11862_,411.7
net839,411.7
soc.core.la_oe_storage\[20\],411.65
net1105,411.59
user_io_out\[11\],411.46
net3097,411.46
_09795_,411.33
_12379_,411.33
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[16\],411.09
net1870,411.01
net1524,410.36
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[23\],410.28
net2055,410.08
net702,409.91
net2023,409.86
_05217_,409.84
_09877_,409.81
_09965_,409.66
net22,409.41
net930,409
net2507,408.85
net477,408.57
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[11\],407.6
mgmt_buffers.la_data_out_core\[27\],407.59
net2683,407.59
mgmt_io_out_hk\[12\],407.54
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[2\],407.51
clknet_7_20_0_clock_ctrl.core_clk,407.29
net1642,407.09
_14642_,406.9
_01186_,406.71
_10023_,406
_10392_,405.83
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[9\],405.78
_14728_,405.59
net809,405.26
_01389_,405.17
_03868_,405.03
_11699_,405.03
net858,405
_09448_,404.98
net1638,404.95
_15463_,404.93
net781,404.91
soc.core.dbg_uart_rx_data\[3\],404.85
net2113,404.66
soc.core.la_oe_storage\[25\],404.61
net35,404.37
net1017,404.09
soc.core.dbg_uart_rx_data\[6\],404.05
net2158,403.92
clknet_4_14_0_clock_ctrl.core_clk,403.91
net455,403.73
soc.core.la_out_storage\[26\],403.58
net1415,403.46
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[4\],402.1
clknet_7_81_0_clock_ctrl.core_clk,401.93
_10078_,401.86
clknet_7_109_0_clock_ctrl.core_clk,401.54
net1058,401.51
_13729_,401.06
net1059,401.02
net1422,400.79
soc.core.la_oe_storage\[19\],400.5
net840,400.44
_05937_,400.4
net2244,399.03
soc.core.la_oe_storage\[41\],398.97
net801,398.93
net18,398.87
_10029_,398.77
pll.ireset,398.72
net1344,398.7
net2185,398.68
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[0\],398.36
_15655_,398.26
mgmt_buffers.la_data_in_enable\[51\],398.16
clknet_7_118_0_clock_ctrl.core_clk,398.07
net1539,397.98
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[14\],397.7
soc.core.bus_dat_r\[16\],397.65
net2251,397.3
_05614_,396.51
clknet_7_102_0_clock_ctrl.core_clk,396.5
_04413_,396.07
clknet_4_9_0_clock_ctrl.core_clk,396.07
soc.core.dbg_uart_rx_data\[1\],395.91
net2088,395.46
mgmt_buffers.mprj_dat_i_core_bar\[29\],395.41
net1862,395.38
net545,395.06
net1883,395.04
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[4\],394.95
clknet_7_8_0_clock_ctrl.core_clk,394.74
user_io_out\[12\],394.66
clknet_7_97_0_clock_ctrl.core_clk,394.31
net845,394.23
net1965,394.09
clknet_7_117_0_clock_ctrl.core_clk,393.99
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[3\],393.89
mgmt_buffers.user_irq_core\[0\],393.54
net1556,393.22
_05145_,393.17
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[3\],393.12
clknet_7_10_0_clock_ctrl.core_clk,392.76
clknet_7_119_0_clock_ctrl.core_clk,392.68
net1528,392.66
net2115,392.57
_11193_,392.34
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[11\],392.1
net1859,391.89
_08478_,391.65
net673,391.52
net909,390.62
net1103,390.6
_07274_,390.42
net990,390.06
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[13\],389.96
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[11\],389.83
_10027_,389.78
mgmt_buffers.la_data_out_core\[58\],389.62
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[10\],389.54
net449,389.53
net935,389.3
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[8\],389.25
clknet_7_84_0_clock_ctrl.core_clk,389.22
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[7\],389.2
_05812_,388.67
net1097,388.53
net887,387.78
net863,387.74
_10090_,387.72
net481,387.7
soc.core.interface6_bank_bus_dat_r\[5\],387.62
_05250_,387.26
soc.core.la_oe_storage\[17\],387.25
net1010,387.07
_01602_,387.01
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[16\],386.96
user_io_out\[37\],386.87
net2291,386.7
_10409_,386.5
net1969,386.42
clknet_7_80_0_clock_ctrl.core_clk,386.42
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[5\],386.13
net493,386.07
clknet_7_108_0_clock_ctrl.core_clk,386.07
net988,386.04
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[16\],386
net864,386
clknet_7_95_0_clock_ctrl.core_clk,385.96
net2667,385.94
soc.core.VexRiscv.decode_to_execute_RS1\[4\],385.89
net1299,385.84
soc.core.dbg_uart_rx_data\[4\],385.54
clknet_4_10_0_clock_ctrl.core_clk,385.38
_09883_,384.77
net2468,384.68
soc.core.VexRiscv._zz_execute_SRC2\[26\],384.64
_10416_,384.55
_14742_,384.31
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[11\],384.31
net58,384.21
net470,383.95
gpio_control_in_2\[4\].serial_clock,383.58
soc.core.VexRiscv._zz_execute_SRC2\[31\],383.52
net1421,383.47
clknet_7_64_0_clock_ctrl.core_clk,383.11
soc.core.mgmtsoc_master_phyconfig_storage\[10\],383.09
net1392,382.97
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[5\],382.77
gpio_buf_mgmt_io_oeb\[1\],382.49
net2027,382.45
net1342,382.39
net1106,382.28
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[0\],382.26
_14514_,382.21
soc.core.la_out_storage\[27\],381.92
net560,381.82
_12065_,381.8
_09812_,381.75
net1423,381.7
_00930_,381.6
_09930_,381.56
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[22\],381.43
net1768,381.41
net1328,380.85
_09976_,380.8
net1860,380.78
_05925_,380.39
_05382_,380.34
clknet_7_120_0_clock_ctrl.core_clk,380.23
clknet_7_14_0_clock_ctrl.core_clk,380.18
soc.core.VexRiscv._zz_execute_SRC2\[3\],380.16
soc.core.VexRiscv.dBusWishbone_ADR\[2\],379.78
_01101_,379.68
soc.core.VexRiscv.decode_to_execute_RS1\[7\],379.68
net2182,379.67
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[0\],379.56
net596,379.36
net2031,379.32
net917,378.76
_10088_,378.71
net1453,378.24
_12211_,378.16
_04965_,378.1
net844,377.57
soc.core.VexRiscv._zz_execute_SRC2\[2\],377.41
_10407_,377.22
_09893_,377.19
net1474,377.13
clknet_7_99_0_clock_ctrl.core_clk,376.66
_05617_,376.39
mgmt_buffers.mprj_dat_i_user\[3\],376.38
clknet_7_70_0_clock_ctrl.core_clk,376.25
net1750,376.23
clknet_1_0_4_clock_ctrl.core_clk,375.86
net2636,375.86
_09910_,375.32
_01901_,375.25
_12380_,375.25
soc.core.VexRiscv._zz_execute_SRC2\[29\],375.22
net505,374.95
_01666_,374.79
_09985_,374.79
net2469,374.69
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[17\],374.64
clknet_7_59_0_clock_ctrl.core_clk,374.57
clknet_7_9_0_clock_ctrl.core_clk,374.53
soc.core.la_oe_storage\[27\],374.42
net1905,374.27
soc.core.VexRiscv.DebugPlugin_resetIt_regNext,374.18
_05586_,373.67
net1937,373.52
net962,373.42
gpio_control_in_1\[0\].serial_clock,373.31
_15096_,373.25
_06251_,373.11
net2520,372.96
net2014,372.89
net1549,372.74
net2017,372.74
net2373,372.13
_13796_,372.09
net1558,371.84
clknet_4_13_0_clock_ctrl.core_clk,371.72
_09918_,371.69
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[7\],371.62
_09744_,371.49
soc.core.VexRiscv.decode_to_execute_RS1\[11\],371.43
net432,371.37
clknet_7_2_0_clock_ctrl.core_clk,371.08
clknet_7_37_0_clock_ctrl.core_clk,370.93
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[8\],370.77
soc.core.VexRiscv._zz_execute_SRC2\[8\],370.74
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[1\],370.41
_13282_,370.37
soc.core.VexRiscv.dBusWishbone_ADR\[29\],370.36
clknet_7_113_0_clock_ctrl.core_clk,370.01
net1375,369.8
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[11\],369.38
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[23\],369.19
net1379,369.06
_05611_,368.97
net1230,368.87
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[12\],368.77
_09819_,368.47
net1008,368.39
_09864_,368.36
net1778,368.34
clknet_7_41_0_clock_ctrl.core_clk,368.2
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[28\],368.17
net2177,367.8
clknet_6_3_0_clock_ctrl.core_clk,367.41
soc.core.spi_enabled_storage,367.27
clknet_4_7_0_clock_ctrl.core_clk,366.95
net1966,366.48
_09941_,366.44
net2003,366.38
net890,366.21
net2203,366.09
net927,365.75
mgmt_buffers.user_irq_core\[1\],365.59
net1135,365.59
soc.core.la_ien_storage\[57\],365.56
mgmt_io_out_hk\[19\],365.54
net1666,365.37
_14721_,365.27
mgmt_buffers.mprj_dat_i_core_bar\[30\],365.17
soc.core.la_oe_storage\[35\],365.12
_09874_,364.9
clknet_7_100_0_clock_ctrl.core_clk,364.78
mgmt_buffers.mprj_adr_o_core\[17\],364.77
net1664,364
soc.core.slave_sel_r\[5\],363.92
mgmt_buffers.la_data_out_core\[29\],363.91
net978,363.86
clknet_7_0_0_clock_ctrl.core_clk,363.29
_09988_,362.76
gpio_control_in_1a\[4\].serial_clock_out,362.58
net471,362.47
_10068_,362.02
_15196_,361.83
clknet_7_19_0_clock_ctrl.core_clk,361.64
net1253,361.44
gpio_control_in_2\[0\].resetn,361.39
soc.core.mgmtsoc_litespisdrphycore_sr_in\[13\],361.22
_09736_,361.2
net2021,360.9
_08985_,360.84
_06477_,360.79
net707,360.49
_09738_,360.38
clknet_7_49_0_clock_ctrl.core_clk,360.02
net1016,359.99
soc.core.la_oe_storage\[21\],359.86
net402,359.83
clknet_7_68_0_clock_ctrl.core_clk,359.78
net1464,359.73
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[3\],359.67
net2280,359.46
_10038_,359.25
_09134_,359.22
_14734_,359.11
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[4\],359.11
net1467,358.95
net1011,358.79
_01860_,358.74
net1976,358.37
mgmt_buffers.mprj_dat_i_user\[6\],358.26
_05266_,358.13
soc.core.VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED,358.13
net998,357.99
_05445_,357.89
_10060_,357.78
net1611,357.66
net2038,357.49
_10052_,357.25
net42,357.24
gpio_buf_mgmt_io_oeb\[2\],356.58
soc.core.mgmtsoc_litespisdrphycore_sr_in\[15\],356.45
clknet_7_67_0_clock_ctrl.core_clk,356.42
net2248,356.2
soc.core.VexRiscv._zz_execute_SRC1_CTRL\[0\],356.04
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[27\],355.99
net1481,355.89
net442,355.61
_05252_,355.53
gpio_control_in_2\[4\].serial_load,355.16
_15468_,355.14
gpio_control_in_1\[10\].resetn,355
net667,354.88
gpio_control_in_1\[1\].serial_clock_out,354.84
net2275,353.99
clknet_7_107_0_clock_ctrl.core_clk,353.99
_04988_,353.51
soc.core.bus_dat_r\[29\],353.32
net632,353.28
soc.core.la_out_storage\[17\],353.09
net1643,353.01
clknet_3_4_2_clock_ctrl.core_clk,352.85
_01279_,352.8
net1988,352.8
net20,352.34
_09967_,352.26
soc.core.VexRiscv.decode_to_execute_RS2\[20\],351.97
net1219,351.94
soc.core.VexRiscv._zz_execute_BRANCH_CTRL\[0\],351.89
gpio_control_in_2\[3\].serial_clock,351.83
net2733,351.83
net1761,351.78
net2259,351.73
clknet_7_93_0_clock_ctrl.core_clk,351.43
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[30\],351.42
net1468,351.38
net489,351.23
_08922_,350.81
gpio_control_in_1\[6\].serial_load_out,350.36
mgmt_buffers.mprj_dat_o_core\[8\],350.2
_01474_,350.15
mgmt_buffers.mprj_adr_o_core\[3\],350.15
net55,350.15
_04402_,350.05
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[17\],349.8
_01063_,349.49
net1007,349.48
_11180_,349.46
net1983,349.44
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[5\],349.22
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[0\],349.03
net2175,349.03
net1341,349
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[7\],348.98
clknet_7_85_0_clock_ctrl.core_clk,348.9
_12664_,348.87
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[0\],348.67
_15121_,348.61
_10026_,348.42
_14062_,348
_05408_,347.86
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[27\],347.86
_05275_,347.73
_11185_,347.73
mgmt_buffers.la_data_out_core\[28\],347.62
_10018_,347.6
_01767_,347.44
gpio_control_in_1\[0\].serial_clock_out,347.29
_09880_,347.2
soc.core.la_oe_storage\[23\],347.17
net713,346.98
net908,346.89
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[16\],346.74
_09590_,346.69
_11179_,346.33
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[0\],346.32
_09998_,346.28
net1670,346.18
net2538,346.13
_10076_,346
net1437,346
_14735_,345.77
clknet_7_124_0_clock_ctrl.core_clk,345.59
clknet_7_105_0_clock_ctrl.core_clk,345.37
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[18\],345.35
net431,345.15
soc.core.bus_dat_r\[30\],344.92
net784,344.9
clknet_7_114_0_clock_ctrl.core_clk,344.74
_13800_,344.7
soc.core.dbg_uart_data\[9\],344.02
_15437_,343.89
net2195,343.81
net56,343.33
soc.core.uart_enabled_storage,343.25
mgmt_io_out_hk\[9\],343.14
gpio_control_in_1\[2\].serial_clock_out,343.11
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[19\],342.65
net2101,342.37
_08524_,342.21
net2537,342.16
net665,342.12
_09963_,341.85
_05368_,341.75
_07464_,341.75
net240,341.65
net961,341
clknet_7_123_0_clock_ctrl.core_clk,340.93
_05091_,340.82
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[25\],340.63
net3118,340.63
net1451,340.5
mgmt_buffers.la_data_out_core\[41\],340.34
net54,340.07
mgmt_io_out_hk\[15\],339.78
_11453_,339.62
net2211,339.48
net953,339.43
net1441,339.33
net1072,339.28
net1721,339.2
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[0\],339.09
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[0\],339.05
net2056,339
clknet_7_111_0_clock_ctrl.core_clk,338.79
net1487,338.48
net2104,338.41
net1047,338.23
net1625,337.97
_09726_,337.51
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[21\],337.06
net511,336.87
soc.core.VexRiscv._zz_execute_SRC2\[7\],336.66
_05407_,336.56
soc.core.VexRiscv._zz_2,336.53
mgmt_buffers.mprj_adr_o_core\[7\],336.1
mgmt_buffers.la_data_out_core\[19\],335.86
net1675,335.59
net1438,335.12
net875,334.9
clknet_7_16_0_clock_ctrl.core_clk,334.87
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[5\],334.61
clknet_7_79_0_clock_ctrl.core_clk,334.54
_05373_,334.42
soc.core.la_oe_storage\[37\],334.24
net1181,334.05
net999,333.91
soc.core.multiregimpl72_regs1,333.54
_13021_,333.3
clknet_7_71_0_clock_ctrl.core_clk,333.29
_10074_,333.03
net922,332.93
soc.core.mgmtsoc_litespisdrphycore_sr_in\[8\],332.88
net2240,332.86
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[16\],332.69
mgmt_buffers.la_data_out_core\[17\],332.5
clknet_7_3_0_clock_ctrl.core_clk,332.49
soc.core.la_oe_storage\[44\],332.08
gpio_control_bidir_2\[1\].serial_clock,332.02
net2105,332
mgmt_buffers.mprj_dat_i_user\[5\],331.99
net1752,331.99
_14727_,331.62
mgmt_io_out_hk\[14\],331.38
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[7\],331.3
clknet_3_0_0_clock_ctrl.core_clk,331.01
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[5\],330.93
mgmt_buffers.la_data_out_core\[39\],330.87
soc.core.VexRiscv.execute_LightShifterPlugin_isActive,330.74
_09801_,330.66
net996,330.65
_09042_,330.55
_03876_,330.5
net1668,330.5
_08506_,330.37
soc.core.VexRiscv.IBusCachedPlugin_fetchPc_booted,330.32
net699,330.18
net648,330.17
net995,329.94
_03832_,329.84
clknet_7_60_0_clock_ctrl.core_clk,329.82
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[3\],329.62
soc.core.la_out_storage\[19\],329.57
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[0\],329.52
net3135,329.48
_09048_,329.43
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[29\],329.43
net720,329.35
_10393_,329.25
_10084_,329.11
_09807_,328.98
soc.core.la_oe_storage\[29\],328.77
net1225,328.4
_11199_,328.26
_14446_,328.21
_09934_,327.78
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[0\],327.53
net2188,327.49
clknet_7_63_0_clock_ctrl.core_clk,327.46
net27,327.19
soc.core.la_out_storage\[21\],327.04
net1025,326.81
net1896,326.77
_08936_,326.68
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[2\],326.63
net584,326.6
gpio_control_in_1\[0\].serial_load,326.52
soc.core.la_out_storage\[59\],326.48
net488,326.4
net685,326.36
net2224,326.2
_01805_,326.12
_10386_,325.97
clknet_4_8_0_clock_ctrl.core_clk,325.97
net798,325.86
net2302,325.81
_09887_,325.59
soc.core.interface9_bank_bus_dat_r\[15\],325.41
net1970,325.33
mgmt_buffers.la_data_out_core\[21\],325.27
net401,325.05
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[11\],325.04
_05241_,325.01
_15453_,324.95
_05227_,324.93
net2194,324.93
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[25\],324.9
soc.core.la_out_storage\[18\],324.77
soc.core.VexRiscv._zz_execute_SRC2\[11\],324.53
soc.core.la_out_storage\[29\],324.53
_05239_,324.49
_12320_,324.48
_01570_,324.39
clknet_5_1_0_clock_ctrl.core_clk,324.34
mgmt_buffers.la_data_out_core\[35\],324.1
net12,324.1
_05880_,324.07
net1960,323.99
net1472,323.43
net1094,323.41
_05240_,323.04
net2196,323.01
gpio_control_in_1\[2\].serial_load_out,323
soc.core.mgmtsoc_vexriscv_transfer_in_progress,322.85
net587,322.56
mgmt_buffers.mprj_dat_o_core\[21\],322.39
net1998,322.18
net2110,322.12
net1396,322.1
net2652,322.1
net1751,322.05
soc.core.la_oe_storage\[18\],321.83
clknet_7_53_0_clock_ctrl.core_clk,321.61
gpio_control_in_1\[6\].serial_clock_out,321.6
net1387,321.56
_00028_,321.54
gpio_control_in_2\[2\].serial_load,321.52
soc.core.mgmtsoc_litespisdrphycore_sr_in\[9\],321.43
mgmt_buffers.la_data_out_core\[31\],321.3
soc.core.memdat_3\[6\],321.22
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[0\],320.66
_09813_,320.61
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[2\],320.61
soc.core.mgmtsoc_litespisdrphycore_sr_in\[3\],320.61
net2106,320.53
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[11\],320.37
soc.core.mgmtsoc_litespisdrphycore_sr_in\[14\],320.34
net977,320.15
_09849_,320.07
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[13\],320.05
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[4\],319.96
clknet_4_4_0_clock_ctrl.core_clk,319.86
_10298_,318.89
net1240,318.88
soc.core.mgmtsoc_litespisdrphycore_sr_in\[23\],318.42
_13291_,318.37
net1679,318.33
_03798_,318.13
soc.core.la_oe_storage\[28\],317.76
soc.core.memdat_3\[3\],317.57
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[1\],317.22
soc.core.VexRiscv.DebugPlugin_debugUsed,316.96
net1779,316.96
mgmt_buffers.mprj_dat_i_user\[7\],316.82
soc.core.la_out_storage\[58\],316.69
_15478_,316.55
_10035_,316.45
gpio_control_in_1\[4\].serial_data_out,316.45
soc.core.la_out_storage\[28\],316.45
_09725_,316.37
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[29\],315.99
_05015_,315.91
clknet_7_5_0_clock_ctrl.core_clk,315.91
gpio_control_in_2\[0\].serial_load,315.86
gpio_control_in_2\[2\].resetn,315.57
net681,315.22
net2216,315.04
soc.core.dbg_uart_data\[10\],314.96
soc.core.VexRiscv.dBusWishbone_ADR\[20\],314.92
_09901_,314.87
net2397,314.87
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[24\],314.77
clknet_4_6_0_clock_ctrl.core_clk,314.72
net462,314.1
_05101_,314.08
gpio_control_bidir_2\[0\].serial_clock_out,313.92
gpio_control_bidir_2\[0\].serial_clock,313.91
_05402_,313.6
clknet_7_18_0_clock_ctrl.core_clk,313.11
_06373_,313.09
soc.core.multiregimpl70_regs0,313.04
net1996,312.73
net1782,312.63
_00962_,312.58
soc.core.VexRiscv.decode_to_execute_RS1\[17\],312.53
net2474,312.53
_05372_,312.12
_10764_,312.12
net934,312.07
_09656_,311.97
mgmt_buffers.mprj_dat_o_core\[22\],311.97
net1462,311.94
clknet_7_51_0_clock_ctrl.core_clk,311.82
soc.core.VexRiscv.decode_to_execute_RS1\[28\],311.46
_12856_,311.41
clknet_7_115_0_clock_ctrl.core_clk,311.11
_09942_,311.04
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[11\],310.95
_01735_,310.9
_12470_,310.38
net2475,310.24
gpio_control_in_1\[8\].serial_clock_out,309.93
net517,309.83
net2511,309.78
_05242_,309.7
_05280_,309.68
net803,309.67
soc.core.VexRiscv.dBusWishbone_ADR\[3\],309.46
_05745_,309.41
soc.core.VexRiscv._zz_execute_SRC2\[28\],309.36
net1780,308.98
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[2\],308.95
_05576_,308.66
_08507_,308.61
soc.core.interface6_bank_bus_dat_r\[15\],308.56
net932,308.2
_01732_,308.15
_09969_,308.05
net2271,307.3
gpio_control_in_2\[1\].serial_clock,306.92
gpio_control_bidir_2\[0\].serial_load,306.85
mgmt_buffers.la_data_out_core\[59\],306.74
net586,306.68
net2184,306.63
_14661_,306.1
net13,306.01
net3102,305.91
net479,305.8
soc.core.VexRiscv.dBusWishbone_ADR\[23\],305.76
mgmt_buffers.la_data_out_core\[34\],305.62
net1029,305.61
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[2\],305.3
soc.core.VexRiscv.decode_to_execute_RS1\[5\],305.3
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[11\],305.25
_05841_,305.22
soc.core.dbg_uart_rx_data\[0\],305.17
soc.core.VexRiscv._zz_execute_SRC2_CTRL\[1\],305.14
mgmt_buffers.la_data_out_core\[18\],305.11
soc.core.dbg_uart_data\[8\],304.93
net987,304.79
_05001_,304.74
_09343_,304.74
net1144,304.61
net3109,304.6
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[18\],304.25
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[6\],304.23
gpio_control_bidir_2\[1\].serial_load,304.15
gpio_control_in_1\[5\].serial_data_out,304.13
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[7\],304.1
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[23\],303.57
net439,303.57
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[6\],303.25
_05334_,303.06
soc.core.interface6_bank_bus_dat_r\[14\],303.06
net1764,303.06
gpio_control_bidir_2\[0\].serial_load_out,302.76
soc.core.VexRiscv.decode_to_execute_RS2\[21\],302.69
soc.core.dbg_uart_address\[12\],302.42
net459,302.42
net1936,302.4
soc.core.bus_dat_r\[31\],302.26
gpio_control_bidir_1\[1\].serial_clock_out,302.15
_09947_,302.13
net1756,302.08
gpio_control_in_1a\[4\].serial_load_out,301.91
gpio_buf_mgmt_io_in_buf\[0\],301.75
_04971_,301.11
net1066,301
mgmt_buffers.la_data_out_core\[23\],300.63
soc.core.sram.ram512x32.WEN\[2\],300.26
_01741_,300.21
net1945,300.2
_13476_,299.86
soc.core.la_out_storage\[23\],299.84
_07426_,299.65
net991,299.6
mgmt_buffers.mprj_dat_i_user\[20\],299.46
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[21\],299.43
soc.core.VexRiscv.CsrPlugin_mepc\[11\],299.19
net912,299.19
_10304_,299.09
clknet_7_103_0_clock_ctrl.core_clk,299.02
net19,298.95
gpio_control_in_1\[8\].serial_load_out,298.79
soc.core.mgmtsoc_litespisdrphycore_sr_in\[26\],298.79
_10005_,298.72
_13469_,298.6
_13769_,298.48
net34,298.48
soc.core.mgmtsoc_litespisdrphycore_sr_in\[17\],298.45
net1410,298.26
_09259_,298.21
gpio_control_in_2\[12\].serial_clock,298.13
_01730_,297.97
net39,297.66
net1395,297.6
gpio_control_in_1\[1\].serial_load_out,297.43
net1447,297.41
_14662_,297.38
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[18\],297.36
net404,297.35
soc.core.dbg_uart_bytes_count\[0\],297.11
net1026,297.01
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[22\],296.9
soc.core.interface9_bank_bus_dat_r\[13\],296.85
soc.core.interface9_bank_bus_dat_r\[16\],296.8
gpio_control_in_2\[11\].serial_clock,296.53
net1917,296.53
gpio_control_in_1\[10\].serial_load,296.47
gpio_control_in_1a\[0\].serial_clock_out,295.99
_09839_,295.95
_10064_,295.73
_05616_,295.41
soc.core.VexRiscv.decode_to_execute_RS1\[8\],295.36
soc.core.VexRiscv.decode_to_execute_RS2\[17\],295.32
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid,295.24
_10024_,295.17
net1132,294.77
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[4\],294.76
_00057_,294.61
clknet_7_91_0_clock_ctrl.core_clk,294.55
gpio_buf_mgmt_io_out_buf\[13\],294.42
clknet_7_26_0_clock_ctrl.core_clk,294.07
soc.core.interface6_bank_bus_dat_r\[6\],294.05
clknet_7_31_0_clock_ctrl.core_clk,294.02
net408,293.81
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[2\],293.78
net1907,293.75
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[15\],293.74
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[2\],293.59
clknet_2_2_1_clock_ctrl.core_clk,293.22
net994,293.12
net1102,292.58
net1958,292.58
_11086_,292.42
net1714,292.37
net1610,292
soc.core.uart_rx_fifo_consume\[0\],291.86
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[19\],291.81
net1754,291.25
soc.core.slave_sel_r\[4\],291.17
net1920,290.88
_00034_,290.84
_10372_,290.79
_08943_,290.74
_14679_,290.74
_10434_,290.37
net2270,290.29
_08549_,290.18
soc.core.la_out_storage\[42\],290.13
net817,290.05
mgmt_buffers.mprj_dat_i_user\[8\],289.94
soc.core.VexRiscv.decode_to_execute_RS1\[10\],289.86
gpio_control_in_1a\[4\].resetn_out,289.62
_03877_,289.57
net535,289.51
net1872,289.5
mgmt_buffers.la_data_out_core\[37\],289.43
_10404_,289.11
_01095_,289.01
_13594_,288.98
soc.core.la_ien_storage\[62\],288.96
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[5\],288.65
net2272,288.63
gpio_control_in_2\[10\].serial_clock,288.59
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[15\],288.5
_09637_,288.37
_11456_,288.29
gpio_control_in_2\[8\].serial_load,288.02
net1994,287.94
gpio_control_in_1\[0\].resetn_out,287.89
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[9\],287.67
_10389_,287.62
soc.core.VexRiscv._zz_execute_SRC2_CTRL\[0\],287.35
_13513_,287.28
_14603_,287.28
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[15\],287.01
_11461_,286.98
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[5\],286.97
gpio_control_in_1\[5\].serial_clock_out,286.89
net2395,286.72
clknet_7_46_0_clock_ctrl.core_clk,286.5
_11466_,286.45
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[0\],286.33
_05731_,286.21
gpio_control_in_1\[10\].serial_clock,286.04
net1964,285.81
_05269_,285.6
_13023_,285.6
mgmt_buffers.la_data_out_core\[33\],285.46
_09868_,285.19
_11424_,285.04
net14,284.95
_09990_,284.64
gpio_control_in_2\[10\].serial_clock_out,284.52
soc.core.bus_dat_r\[15\],284.34
user_io_oeb\[37\],284.34
soc.core.dbg_uart_data\[11\],284.2
_14627_,284.12
_07595_,284.02
clknet_7_98_0_clock_ctrl.core_clk,283.99
_15433_,283.97
clknet_7_89_0_clock_ctrl.core_clk,283.84
net1128,283.67
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[9\],283.56
_13741_,283.51
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[9\],283.51
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[29\],283.38
_09800_,283.33
net1540,283.28
net1200,283.09
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[10\],282.9
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[30\],282.9
soc.core.mgmtsoc_litespisdrphycore_sr_in\[10\],282.9
mgmt_buffers.mprj_sel_o_core\[0\],282.68
_15393_,282.29
soc.core.slave_sel_r\[1\],282.21
gpio_control_in_2\[14\].serial_clock,281.75
mgmt_buffers.mprj_ack_i_core_bar,281.73
clknet_7_36_0_clock_ctrl.core_clk,281.65
gpio_control_bidir_1\[0\].serial_load,281.56
gpio_control_in_2\[14\].serial_load,281.51
gpio_control_in_1\[0\].resetn,281.46
net992,281.12
clknet_7_27_0_clock_ctrl.core_clk,281.09
net2163,281.04
gpio_control_in_1a\[1\].serial_load_out,280.87
net2161,280.87
_05371_,280.76
gpio_control_in_2\[8\].serial_clock,280.44
_15103_,280.39
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[26\],280.29
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[0\],280.28
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[6\],280.15
soc.core.VexRiscv._zz_execute_SRC1_CTRL\[1\],280.12
net2722,280.05
clknet_7_56_0_clock_ctrl.core_clk,280.02
soc.core.la_out_storage\[41\],280
_11181_,279.97
net918,279.7
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[7\],279.64
_10649_,279.49
clknet_7_21_0_clock_ctrl.core_clk,279.28
net1376,279.23
net457,278.98
_14607_,278.93
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[7\],278.93
_05746_,278.85
net1646,278.85
gpio_control_in_2\[7\].serial_load,278.82
soc.core.interface6_bank_bus_dat_r\[9\],278.42
net1984,278.29
_08550_,277.92
_04993_,277.91
_09784_,277.86
net1460,277.83
clknet_4_3_0_clock_ctrl.core_clk,277.54
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[1\],277.49
clknet_7_57_0_clock_ctrl.core_clk,277.37
net2473,277.25
net2086,277.2
clknet_7_78_0_clock_ctrl.core_clk,277.09
gpio_buf_mgmt_io_in_buf\[1\],277.06
_09869_,276.95
net2392,276.69
_05538_,276.61
clknet_7_90_0_clock_ctrl.core_clk,276.58
gpio_control_in_2\[7\].serial_clock,276.34
_09986_,276.18
gpio_control_in_1a\[1\].serial_clock_out,276.15
gpio_control_bidir_1\[1\].serial_load_out,275.88
_05806_,275.81
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[2\],275.62
net901,275.2
net2704,275.01
net2712,275.01
net1407,274.45
net2399,274.45
gpio_control_in_2\[11\].serial_load,274.18
_05146_,273.99
_00997_,273.89
_09749_,273.69
gpio_control_bidir_1\[0\].serial_load_out,273.67
_01668_,273.62
soc.core.memdat_3\[5\],273.57
_10130_,273.33
_10568_,273.33
net2201,273.11
gpio_control_in_2\[12\].serial_load,273.03
clknet_7_72_0_clock_ctrl.core_clk,273.03
net555,273.01
_05370_,272.92
soc.core.multiregimpl71_regs0,272.77
soc.core.VexRiscv._zz_execute_SRC2\[9\],272.64
net2276,272.47
net443,272.45
net520,272.37
soc.core.mgmtsoc_litespisdrphycore_sr_in\[0\],272.08
_12469_,272.05
_06297_,271.6
clknet_2_3_1_clock_ctrl.core_clk,271.6
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess,271.38
_09768_,271.24
_08920_,271.19
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[23\],271.09
net985,271.09
clknet_7_58_0_clock_ctrl.core_clk,271.09
gpio_buf_mgmt_io_in_buf\[2\],270.9
mgmt_buffers.la_data_out_core\[44\],270.9
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[0\],270.72
_10406_,270.64
gpio_control_in_1a\[0\].serial_load_out,270.6
net2087,270.58
gpio_control_in_1a\[5\].shift_register\[9\],270.53
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[29\],270.45
clknet_7_28_0_clock_ctrl.core_clk,270.31
soc.core.VexRiscv.decode_to_execute_RS1\[26\],270.21
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[7\],270.07
gpio_control_in_2\[6\].serial_clock,270.04
net2536,269.97
soc.core.memdat_3\[7\],269.92
_00941_,269.46
_09003_,269.41
_14460_,269.41
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[1\],269
_09411_,268.9
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[7\],268.9
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[14\],268.85
_13820_,268.8
net1065,268.6
clknet_7_50_0_clock_ctrl.core_clk,268.58
net1187,268.57
gpio_control_in_2\[6\].serial_load,268.5
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[28\],268.48
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[5\],268.29
_10032_,268.24
net1034,268.21
net3250,268.1
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[0\],268.07
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[23\],267.97
net1399,267.97
_07380_,267.88
_15240_,267.78
net1935,267.73
_11420_,267.46
soc.core.VexRiscv.decode_to_execute_RS1\[27\],267.41
net1635,267.28
_07597_,267.12
_09060_,267.12
_09959_,266.76
_01090_,266.71
_01346_,266.66
net980,266.53
soc.core.la_oe_storage\[31\],266.34
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[31\],266.29
net1715,266.26
soc.core.la_oe_storage\[39\],266.24
net2025,266.07
net1551,266.05
gpio_control_in_2\[10\].serial_load,266.02
net1925,266.02
_03942_,266
_09072_,266
_14033_,266
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[23\],265.97
net1092,265.73
mgmt_buffers.mprj_adr_o_core\[24\],265.68
_10040_,265.54
soc.core.mgmtsoc_litespisdrphycore_sr_in\[4\],265.22
soc.core.VexRiscv._zz_execute_BRANCH_CTRL\[1\],265.12
_09925_,265.03
_08956_,264.93
_14462_,264.93
net2261,264.66
_15428_,264.47
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[11\],264.42
net1853,264.32
clknet_7_29_0_clock_ctrl.core_clk,264.07
_12341_,263.83
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[0\],263.81
net926,263.49
_01796_,263.3
soc.core.mgmtsoc_litespisdrphycore_clk,263.22
_05264_,263.2
_09402_,262.69
soc.core.interface6_bank_bus_dat_r\[16\],262.64
net562,262.48
_10072_,262.47
soc.core.VexRiscv.dBusWishbone_ADR\[28\],262.18
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[11\],262.13
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[21\],262.13
net2624,262.13
net1153,262.05
net3139,261.77
net1915,261.44
clknet_7_30_0_clock_ctrl.core_clk,261.41
_09316_,261.35
_10044_,261.3
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[5\],261.3
soc.core.bus_dat_r\[23\],260.82
_15473_,260.55
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[5\],260.55
net2033,260.5
_05930_,260.45
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[4\],260.33
clknet_7_25_0_clock_ctrl.core_clk,260.24
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[2\],260.13
_15423_,259.84
clknet_7_40_0_clock_ctrl.core_clk,259.59
_03906_,259.43
_09936_,259.43
net2030,259.3
_13793_,258.87
_10385_,258.77
_09853_,258.72
_05656_,258.45
net2269,258.33
gpio_control_in_1\[4\].shift_register\[5\],258.26
_04985_,257.94
net847,257.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[31\],257.75
_09771_,257.7
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[5\],257.65
user_io_out\[20\],257.46
_04996_,257.38
_08950_,257.09
soc.core.memdat_3\[4\],257.09
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[3\],257.09
soc.core.VexRiscv.execute_CsrPlugin_csr_834,256.96
soc.core.VexRiscv.decode_to_execute_RS1\[15\],256.77
gpio_control_in_1a\[0\].resetn_out,256.72
_08992_,256.58
net485,256.36
soc.core.la_oe_storage\[40\],256.21
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[17\],256.16
_03943_,256.02
net1178,256.02
_05090_,255.65
net1982,255.28
gpio_control_in_1\[5\].serial_load_out,254.87
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[28\],254.85
net1843,254.85
_05799_,254.82
clknet_7_17_0_clock_ctrl.core_clk,254.82
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[2\],254.77
_09859_,254.68
_05781_,254.53
_09355_,254.53
net3241,254.29
net1705,254.24
net458,254.16
net718,253.97
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[1\],253.92
_14016_,253.78
soc.core.mgmtsoc_master_phyconfig_storage\[11\],253.78
net2197,253.75
_11919_,253.73
net494,253.73
net474,253.68
net627,253.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[31\],253.41
net1694,253.22
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[25\],253.12
pll.pll_control.tint\[1\],252.98
net841,252.61
_12988_,252.56
gpio_control_bidir_1\[0\].serial_clock_out,252.25
_12048_,252.21
_05268_,252.16
_09740_,252.1
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[3\],252.1
_00000_,252.05
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[9\],252.05
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[14\],251.69
net1914,251.68
_05711_,251.56
net751,251.54
clknet_7_110_0_clock_ctrl.core_clk,251.36
_12582_,251.17
gpio_control_in_2\[12\].resetn,251.12
net3142,251.03
clknet_5_7_0_clock_ctrl.core_clk,250.93
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[0\],250.85
soc.core.VexRiscv.decode_to_execute_RS1\[23\],250.34
net1770,250.05
clknet_7_65_0_clock_ctrl.core_clk,249.83
net704,249.78
_14768_,249.76
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[11\],249.76
net1209,249.68
mgmt_buffers.mprj_dat_i_user\[0\],249.62
_09254_,249.49
_13773_,249.35
_09724_,248.93
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[3\],248.69
_11990_,248.66
clknet_7_22_0_clock_ctrl.core_clk,248.61
gpio_control_in_1\[0\].serial_load_out,248.57
_05615_,248.46
_08514_,248.2
_15105_,248.2
_05796_,248.18
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[7\],248.13
net1696,248.13
_15195_,247.96
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[0\],247.91
net1067,247.91
clknet_7_42_0_clock_ctrl.core_clk,247.86
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[5\],247.81
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[5\],247.77
_01773_,247.67
_14774_,247.52
net1867,247.3
clknet_2_1_1_clock_ctrl.core_clk,247.26
net2191,247.22
soc.core.uart_rx_fifo_consume\[1\],247.07
net3161,247.01
_05905_,246.64
_09209_,246.55
_09163_,246.4
net561,246.37
net1699,246.04
clknet_7_4_0_clock_ctrl.core_clk,246.01
gpio_control_in_2\[10\].resetn,245.94
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[30\],245.89
_11449_,245.83
mgmt_io_out_hk\[2\],245.75
soc.core.mgmtsoc_scratch_storage\[18\],245.33
_05922_,245.3
_10062_,245.25
clknet_7_7_0_clock_ctrl.core_clk,245.16
_05270_,244.96
_09886_,244.77
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[29\],244.77
net3249,244.77
_05929_,244.69
_03905_,244.26
net2663,244.21
net2208,244.18
gpio_buf_mgmt_io_in_buf\[3\],244.07
_00021_,243.75
_01250_,243.65
net1874,243.62
_09733_,243.57
clock_ctrl.resetb_sync,243.46
net2731,243.46
net1023,243.3
gpio_control_in_1\[0\].shift_register\[5\],243.19
_05426_,243.14
_09073_,243.14
soc.core.interface6_bank_bus_dat_r\[10\],243.09
_05397_,243.04
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[1\],242.82
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[1\],242.77
net1999,242.69
_11194_,242.53
net851,242.5
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[2\],242.48
_11455_,242.26
_05436_,241.97
_09130_,241.51
_00025_,241.46
_09929_,241.14
net1773,240.9
soc.core.mgmtsoc_bus_errors\[15\],240.8
net2022,240.8
mgmt_io_out_hk\[11\],240.66
_09828_,240.63
_04409_,240.53
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[0\],240.53
_12640_,240.34
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[2\],240.29
soc.core.VexRiscv.decode_to_execute_RS1\[3\],240.24
net2719,240.15
net1844,240.12
net1871,240.07
_12953_,239.97
_05809_,239.68
net565,239.36
_09863_,239.32
_13713_,239.27
_05552_,239.19
_05890_,239.17
net1842,239.17
_11431_,239.09
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[5\],239.09
soc.core.mgmtsoc_litespisdrphycore_storage\[7\],239.09
gpio_control_in_2\[0\].serial_clock,239
net1048,238.77
_09064_,238.66
_01093_,238.56
soc.core.dbg_uart_data\[15\],238.56
soc.core.mgmtsoc_litespisdrphycore_sr_in\[25\],238.29
_09635_,238.24
gpio_control_in_1\[2\].shift_register\[3\],238.05
soc.core.sys_uart_tx,238.05
mgmt_buffers.mprj_dat_i_user\[23\],237.86
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[7\],237.68
_11760_,237.59
_14982_,237.54
gpio_control_in_1\[4\].shift_register\[1\],237.54
_15109_,237.44
_15101_,237.41
clock_ctrl.ext_clk_sel,237.3
soc.core.mgmtsoc_litespisdrphycore_sr_in\[27\],237.17
gpio_control_in_1\[1\].resetn_out,236.98
net1677,236.98
net853,236.8
soc.core.VexRiscv.decode_to_execute_MEMORY_ENABLE,236.61
_09989_,236.56
_08978_,236.52
net861,236.33
soc.core.la_oe_storage\[43\],236.29
soc.core.bus_dat_r\[21\],236.28
gpio_buf_mgmt_io_in_buf\[4\],236.23
clknet_7_52_0_clock_ctrl.core_clk,236.15
_11462_,236.1
soc.core.dbg_uart_address\[0\],236.1
soc.core.dbg_uart_address\[1\],236.1
soc.core.mgmtsoc_bus_errors\[29\],236.01
_09970_,236
_09029_,235.91
mgmt_buffers.la_data_out_core\[43\],235.62
net2660,235.62
_15110_,235.54
_09085_,235.45
soc.core.la_out_storage\[35\],235.44
_05248_,235.25
_14048_,235.25
mgmt_buffers.la_oenb_core\[34\],235.11
soc.core.mgmtsoc_bus_errors\[18\],234.98
_09225_,234.88
_05369_,234.74
gpio_control_in_2\[4\].resetn,234.69
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[2\],234.66
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[0\],234.64
net1098,234.64
soc.core.mgmtsoc_value\[31\],234.37
_01097_,234.33
_11206_,234.08
_09202_,234.05
gpio_control_in_1\[1\].shift_register\[5\],233.67
_08556_,233.62
_08971_,233.57
net1022,233.57
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[3\],233.52
soc.core.spimaster_storage\[15\],233.44
net523,233.17
soc.core.dbg_uart_data\[24\],233.01
_12323_,232.97
net710,232.93
_12809_,232.9
_05816_,232.79
_05544_,232.71
_14957_,232.45
soc.core.la_out_storage\[39\],232.4
_05539_,232.37
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[0\],232.28
_11851_,232.13
_05719_,232.08
net1028,232.08
_05092_,231.62
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[30\],231.57
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[7\],231.57
_08513_,231.52
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[12\],231.43
_08930_,231.38
_01833_,231.28
clknet_1_1_4_clock_ctrl.core_clk,231.06
_08935_,230.82
_03930_,230.77
mgmt_buffers.mprj_adr_o_core\[27\],230.77
clknet_7_54_0_clock_ctrl.core_clk,230.69
gpio_control_bidir_1\[1\].resetn_out,230.5
gpio_control_in_2\[1\].serial_load,230.33
gpio_control_in_2\[3\].resetn,230.26
_15659_,230.21
soc.core.mgmtsoc_litespisdrphycore_storage\[2\],230.16
_11774_,230.04
net619,229.94
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[7\],229.84
soc.core.interface9_bank_bus_dat_r\[8\],229.75
net476,229.7
mgmt_buffers.la_data_out_core\[57\],229.51
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[23\],229.43
_10433_,229.33
soc.core.mgmtsoc_litespimmap_storage\[0\],229.33
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[20\],229.11
_09030_,229.09
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[29\],229.04
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[3\],228.87
_15097_,228.82
clknet_7_24_0_clock_ctrl.core_clk,228.82
soc.core.interface6_bank_bus_dat_r\[11\],228.63
_05228_,228.53
gpio_control_in_1a\[1\].resetn_out,228.53
_09899_,228.5
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[28\],228.48
net3242,228.34
gpio_control_in_1a\[0\].shift_register\[9\],228.31
soc.core.VexRiscv.dBusWishbone_ADR\[0\],228.26
net1133,228.22
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[27\],228.21
net2614,228.02
_01195_,227.97
gpio_control_in_2\[10\].resetn_out,227.97
soc.core.VexRiscv.when_DebugPlugin_l261,227.97
net1661,227.97
soc.core.mgmtsoc_litespisdrphycore_sr_in\[11\],227.92
clknet_7_55_0_clock_ctrl.core_clk,227.75
_09905_,227.46
net856,227.41
net1659,227.36
net3146,227.36
soc.core.bus_dat_r\[22\],227.22
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[27\],227.19
_05328_,227.14
_08537_,227.14
_09921_,227.04
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[26\],227.04
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[11\],227.04
_05255_,226.95
net1056,226.95
_09964_,226.9
soc.core.uart_tx_fifo_consume\[2\],226.9
net1951,226.48
clknet_7_76_0_clock_ctrl.core_clk,226.4
gpio_control_in_1\[1\].shift_register\[3\],226.29
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[13\],226.29
net2677,226.29
_15302_,226.24
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[30\],226.24
gpio_buf_mgmt_io_out_buf\[1\],226.15
_09369_,226.02
_08500_,225.78
_11451_,225.75
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[24\],225.46
gpio_control_in_2\[8\].resetn,225.41
soc.core.mgmtsoc_litespisdrphycore_sr_in\[29\],225.41
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[24\],225.22
net2534,225.22
_09966_,225.17
soc.core.dbg_uart_address\[4\],225.09
soc.core.VexRiscv._zz_execute_SRC2\[6\],224.77
_02539_,224.71
clknet_3_2_0_clock_ctrl.core_clk,224.71
net3261,224.61
net1069,224.53
net1669,224.1
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[21\],223.97
net1875,223.83
_12059_,223.73
gpio_control_in_2\[10\].serial_load_out,223.7
_05413_,223.65
_09054_,223.59
_09357_,223.59
net1043,223.49
net1856,223.49
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[2\],223.14
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[2\],223.12
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[18\],222.98
gpio_control_in_1\[2\].resetn_out,222.93
_07131_,222.88
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[20\],222.88
_05518_,222.86
mgmt_buffers.la_data_out_core\[47\],222.74
clknet_7_23_0_clock_ctrl.core_clk,222.63
net1129,222.57
_01381_,222.42
soc.core.mgmtsoc_litespisdrphycore_sr_in\[19\],222.37
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[15\],222.32
soc.core.memdat_3\[2\],222.32
soc.core.la_oe_storage\[34\],222.24
net834,222.1
_10036_,222
net1674,221.86
_09264_,221.73
net1175,221.61
net434,221.51
soc.core.dbg_uart_data\[1\],221.49
net1686,221.4
_13804_,221.2
soc.core.VexRiscv.dBusWishbone_ADR\[22\],221.2
_05533_,221.17
gpio_control_in_2\[0\].shift_register\[0\],220.93
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[1\],220.88
_10089_,220.79
net1180,220.79
_03866_,220.74
gpio_control_in_2\[14\].resetn,220.69
_14151_,220.61
_05522_,220.52
soc.core.la_ien_storage\[58\],220.32
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[18\],220.18
_14750_,220.13
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[13\],220.13
clknet_7_62_0_clock_ctrl.core_clk,220.02
_05808_,219.76
soc.core.dbg_uart_data\[12\],219.76
_09101_,219.67
_06156_,219.52
net2235,219.49
net1671,219.06
net2472,219.01
_08545_,218.96
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[5\],218.96
_11716_,218.69
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[9\],218.69
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[2\],218.69
_00049_,218.45
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[11\],218.45
net2081,218.45
_05558_,218.37
soc.core.dbg_uart_address\[13\],218.37
_05044_,218.18
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[8\],218.08
net1120,218.08
_01442_,217.89
_10401_,217.76
_08484_,217.57
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[26\],217.57
gpio_control_in_2\[11\].resetn,217.38
_00934_,217.28
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[16\],217.28
_11780_,217.01
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[29\],217.01
soc.core.la_ien_storage\[59\],217.01
clknet_6_14_0_clock_ctrl.core_clk,217.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[21\],216.96
_10070_,216.79
net38,216.77
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[0\],216.4
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[12\],216.4
soc.core.interface6_bank_bus_dat_r\[28\],216.36
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[22\],216.26
net1865,216.04
pll.dco,216.02
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[23\],215.89
soc.core.VexRiscv.dBusWishbone_ADR\[26\],215.65
_10012_,215.6
net1784,215.6
net2278,215.11
_01419_,215.09
_15007_,215.04
_05747_,215.01
net1882,214.98
_10033_,214.82
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[11\],214.82
soc.core.dbg_uart_data\[13\],214.77
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[24\],214.53
net33,214.53
_11464_,214.5
_13714_,214.48
net1781,214.48
_10369_,214.4
user_io_oeb\[18\],214.34
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[0\],214.26
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[3\],214.21
soc.core.VexRiscv.decode_to_execute_RS1\[25\],214.16
clknet_7_122_0_clock_ctrl.core_clk,214.02
soc.core.VexRiscv.decode_to_execute_RS1\[24\],213.97
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[15\],213.92
_11777_,213.46
_05230_,213.41
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[7\],213.41
soc.core.interface6_bank_bus_dat_r\[29\],213.41
net2083,213.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[31\],212.9
_14008_,212.8
net553,212.77
_12994_,212.48
_01737_,212.34
_07473_,212.34
_15579_,212.29
_09873_,212.24
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[11\],212.24
net30,212.24
clknet_6_11_0_clock_ctrl.core_clk,212.24
soc.core.gpio_ien_storage,212.16
gpio_buf_mgmt_io_in_buf\[5\],212.1
gpio_buf_mgmt_io_in_buf\[6\],212.1
_09270_,212.02
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[0\],211.97
soc.core.VexRiscv.dBusWishbone_WE,211.92
net1663,211.83
_09896_,211.78
_11991_,211.78
net2085,211.73
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[18\],211.46
net513,211.41
_11816_,211.17
_14756_,211.17
net1846,211.17
_09858_,211.12
gpio_control_in_1\[6\].resetn_out,211.12
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[9\],211.09
soc.core.VexRiscv._zz_execute_SRC2\[10\],210.9
_11831_,210.85
soc.core.la_oe_storage\[47\],210.85
_01634_,210.56
net2471,210.56
_09256_,210.53
_09890_,210.34
_05414_,210.29
clknet_7_88_0_clock_ctrl.core_clk,210.29
_09764_,210.24
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[5\],210.24
_15112_,210.1
gpio_control_in_1\[2\].shift_register\[1\],210.1
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[3\],210.05
_11465_,209.7
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[10\],209.68
_13781_,209.59
_09199_,209.54
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[31\],209.54
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[1\],209.49
soc.core.mgmtsoc_en_storage,209.49
mgmt_buffers.la_data_out_core\[40\],209.3
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[5\],209.17
_11841_,209.09
soc.core.grant\[0\],209.04
net1691,209.03
gpio_control_bidir_1\[0\].resetn,208.98
_11765_,208.88
_08530_,208.53
net1667,208.47
_00045_,208.37
clknet_1_0_2_clock_ctrl.core_clk,208.37
_09742_,208.29
soc.core.spimaster_storage\[14\],208.29
mgmt_buffers.la_data_in_core\[34\],208.23
net2289,208.23
soc.core.rs232phy_rs232phytx_state,208.1
_15115_,208.02
net1701,208.01
_05932_,207.81
_06232_,207.81
_05553_,207.8
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[19\],207.76
soc.core.interface6_bank_bus_dat_r\[8\],207.35
_05331_,207.3
_15639_,207.3
_11864_,207.25
clknet_7_75_0_clock_ctrl.core_clk,207.03
_09008_,206.84
_05244_,206.74
_13679_,206.74
net2532,206.74
_05534_,206.66
_15658_,206.61
net900,206.56
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[1\],206.47
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[3\],206.37
net1710,206.23
net475,206.18
_10626_,206.08
_15107_,206
mgmt_buffers.la_data_out_core\[46\],205.94
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[22\],205.76
_13602_,205.57
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[3\],205.57
_05100_,205.54
net1972,205.53
_11741_,205.52
_13000_,205.52
_12863_,205.49
net1919,205.49
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[1\],205.3
net1337,205.11
gpio_control_bidir_1\[0\].serial_data_out,205.01
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[7\],205.01
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[5\],205.01
net456,205.01
net2639,205.01
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[31\],204.96
soc.core.la_oe_storage\[48\],204.96
net423,204.88
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[7\],204.74
soc.core.dbg_uart_address\[10\],204.74
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[30\],204.69
net549,204.69
_05332_,204.55
_15032_,204.45
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[13\],204.45
net1868,204.39
_05738_,203.94
_05741_,203.89
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[1\],203.89
soc.core.memdat_3\[0\],203.89
soc.core.dbg_uart_address\[9\],203.84
net508,203.57
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[0\],203.52
soc.core.dbg_uart_data\[29\],203.38
net1997,203.3
_10545_,203.28
_05278_,203.25
_05535_,203.16
_05231_,203.01
net1534,203.01
gpio_control_in_1\[6\].serial_data_out,202.82
soc.core.interface6_bank_bus_dat_r\[30\],202.82
soc.core.spimaster_storage\[0\],202.74
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[12\],202.72
_09277_,202.69
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[24\],202.4
_13005_,202.26
_13808_,202.21
_11454_,202.18
_12808_,202.16
net1753,202.16
gpio_control_in_1\[2\].shift_register\[5\],201.89
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[31\],201.84
net2535,201.65
_15106_,201.62
_09079_,201.6
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[23\],201.6
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[14\],201.6
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[0\],201.57
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[7\],201.43
_09767_,201.38
net1045,201.3
clknet_7_61_0_clock_ctrl.core_clk,201.3
soc.core.VexRiscv._zz_execute_SRC2\[4\],201.28
_09076_,201.19
gpio_control_in_2\[7\].resetn,201.09
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[7\],201.09
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[4\],200.77
net1232,200.77
net1852,200.72
clknet_7_33_0_clock_ctrl.core_clk,200.58
soc.core.la_out_storage\[7\],200.53
net2470,200.53
_04976_,200.48
soc.core.mgmtsoc_litespisdrphycore_sr_in\[7\],200.45
_09182_,200.42
user_io_oeb\[13\],200.34
_09750_,200.26
_09345_,200.04
_06945_,199.97
_13797_,199.97
net1665,199.97
net1690,199.97
soc.core.spimaster_state\[0\],199.94
_09067_,199.92
_05702_,199.84
_05257_,199.57
_11427_,199.53
_09167_,199.46
soc.core.mgmtsoc_bus_errors\[19\],199.41
net1673,199.41
_05903_,199.36
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[24\],199.36
mgmt_buffers.la_data_out_core\[36\],199.22
_09933_,199.19
_10366_,198.95
net2533,198.9
_05536_,198.87
_15403_,198.85
net762,198.8
net1681,198.39
net2296,198.31
soc.core.litespi_state\[1\],198.26
_11448_,198.24
net966,197.97
_13152_,197.75
_12758_,197.73
_08557_,197.62
_01188_,197.32
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[22\],197.27
_05517_,197.16
_10329_,197.04
clknet_6_60_0_clock_ctrl.core_clk,196.8
_07291_,196.76
net916,196.61
_09937_,196.24
soc.core.la_out_storage\[34\],196.24
gpio_control_in_2\[2\].shift_register\[0\],196.1
net1692,196.05
net2084,196.05
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[24\],195.97
soc.core.spi_master_loopback_storage,195.97
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[1\],195.83
_05888_,195.73
soc.core.dbg_uart_address\[11\],195.73
net1656,195.73
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[13\],195.6
net1141,195.51
_08511_,195.49
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[20\],195.49
net715,195.36
clock_ctrl.divider.even_0.N\[2\],195.17
_09013_,194.98
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[22\],194.93
net2681,194.93
mgmt_buffers.mprj_dat_i_user\[24\],194.74
net1921,194.66
net519,194.61
_04121_,194.57
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[9\],194.57
soc.core.dbg_uart_address\[8\],194.29
soc.core.mgmtsoc_litespisdrphycore_sr_in\[20\],194.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[25\],194.1
net1702,194.06
_10374_,194.05
pll.ringosc.dstage\[5\].id.out,194
_12040_,193.92
_13733_,193.76
soc.core.mgmtsoc_litespisdrphycore_storage\[0\],193.76
net1711,193.76
net2529,193.76
_08552_,193.73
gpio_control_in_1\[5\].shift_register\[3\],193.59
net1531,193.59
soc.core.mgmtsoc_litespisdrphycore_sr_out\[8\],193.54
clknet_7_66_0_clock_ctrl.core_clk,193.46
_11430_,193.44
gpio_control_in_1\[4\].shift_register\[3\],193.44
_07456_,193.35
gpio_control_in_2\[6\].resetn,193.3
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[25\],193.25
_01125_,193.2
soc.core.dbg_uart_data\[19\],193.2
net1904,193
_01769_,192.79
_09973_,192.74
_03904_,192.69
_05783_,192.69
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[4\],192.69
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[8\],192.69
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[1\],192.69
soc.core.VexRiscv.when_DebugPlugin_l260,192.64
net1118,192.64
soc.core.bus_dat_r\[20\],192.5
_05541_,192.47
_09752_,192.42
_09239_,192.32
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[5\],192.32
net2294,192.29
_13004_,192.23
_13623_,192.23
soc.core.interface9_bank_bus_dat_r\[11\],192.18
soc.core.la_oe_storage\[36\],192.18
soc.core.spi_master_cs_mode,192.13
_09946_,192.08
net1709,192.08
gpio_control_in_1\[3\].shift_register\[5\],192.05
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[11\],192
net2726,191.99
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[11\],191.96
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[7\],191.62
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[9\],191.62
net1684,191.62
_05965_,191.44
_12764_,191.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[23\],191.3
_14063_,191.25
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[29\],191.25
_05748_,191.2
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[5\],191.2
soc.core.spi_master_mosi_storage\[5\],191.2
net1767,191.2
clknet_7_44_0_clock_ctrl.core_clk,191.2
_14337_,190.96
net1091,190.96
net1203,190.69
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[29\],190.64
_09831_,190.61
_01733_,190.55
_05477_,190.45
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[3\],190.45
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[7\],190.42
_09265_,190.4
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[8\],190.39
net1933,190.32
clknet_opt_2_1_clock_ctrl.core_clk,190.31
soc.core.dbg_uart_address\[7\],190.23
_10344_,190.08
_10370_,190.08
_11853_,189.94
gpio_control_in_1\[1\].shift_register\[1\],189.89
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[3\],189.89
_11829_,189.84
_13825_,189.84
net429,189.52
_01709_,189.48
_11463_,189.48
gpio_control_in_1\[3\].shift_register\[3\],189.48
_11860_,189.33
_14548_,189.33
soc.core.VexRiscv.decode_to_execute_RS1\[14\],189.33
net448,189.3
_09660_,189.28
_14635_,189.28
clknet_5_25_0_clock_ctrl.core_clk,189.28
_11426_,189.25
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[2\],189.2
net1613,189.2
gpio_control_in_1\[1\].shift_register\[0\],189.06
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid,189.01
soc.core.la_out_storage\[57\],188.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[20\],188.87
net1652,188.77
net574,188.69
_05545_,188.55
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[22\],188.4
clknet_7_73_0_clock_ctrl.core_clk,188.32
net3229,188.21
_13001_,188.16
gpio_control_bidir_2\[0\].resetn_out,188.16
gpio_control_bidir_2\[1\].resetn,188.16
_05714_,188.13
net1866,188.08
_09734_,187.94
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[22\],187.94
_05481_,187.89
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[24\],187.89
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[6\],187.84
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[9\],187.84
soc.core.mgmtsoc_scratch_storage\[20\],187.7
soc.core.multiregimpl2_regs0,187.65
net1658,187.6
_13223_,187.57
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[3\],187.57
_14731_,187.53
soc.core.uart_tx_fifo_consume\[1\],187.25
net1749,187.24
clknet_1_0_0_clock_ctrl.core_clk,187.19
_05705_,187.16
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[1\],187.14
_14638_,187.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[25\],187.09
_05742_,187.04
_08976_,187.04
_10299_,187.04
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[26\],187.04
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[1\],186.82
net1772,186.72
net2708,186.58
_01897_,186.53
_10087_,186.53
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[29\],186.53
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[6\],186.53
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[15\],186.5
_14762_,186.48
net1932,186.4
clknet_7_74_0_clock_ctrl.core_clk,186.36
net3140,186.21
_14020_,186.07
_03941_,186.02
_09816_,185.97
_01311_,185.92
_11447_,185.75
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[3\],185.46
_13567_,185.38
gpio_buf_mgmt_io_out_buf\[10\],185.22
mgmt_buffers.la_data_out_core\[56\],185.22
_05543_,185.18
gpio_control_in_1\[4\].shift_register\[0\],185.09
clknet_7_47_0_clock_ctrl.core_clk,185.09
gpio_control_bidir_2\[0\].resetn,184.85
gpio_control_in_1\[2\].shift_register\[7\],184.85
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[29\],184.58
soc.core.litespi_state\[2\],184.58
_09994_,184.53
_05525_,184.31
_10695_,184.29
net1995,184.29
clknet_2_0_1_clock_ctrl.core_clk,184.29
net3178,184.29
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[18\],183.97
net2207,183.94
soc.core.la_oe_storage\[45\],183.92
soc.core.uartwishbonebridge_state\[2\],183.92
net1906,183.89
_05019_,183.84
_15100_,183.8
net1700,183.78
net1089,183.73
_05906_,183.68
_09404_,183.68
_13837_,183.68
soc.core.mgmtsoc_litespisdrphycore_sr_in\[28\],183.6
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[20\],183.46
_08383_,183.27
_08923_,183.27
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[10\],183.27
net1687,183.27
net2696,183.17
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[23\],183.14
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[29\],183.12
net1849,183.12
user_io_out\[16\],182.98
soc.core.VexRiscv.dBusWishbone_ADR\[14\],182.9
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[4\],182.85
net557,182.8
net1916,182.72
_05732_,182.61
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[21\],182.61
clknet_6_20_0_clock_ctrl.core_clk,182.61
_09497_,182.58
_03774_,182.56
clknet_5_5_0_clock_ctrl.core_clk,182.56
clknet_7_45_0_clock_ctrl.core_clk,182.5
gpio_buf_mgmt_io_in_buf\[8\],182.42
mgmt_buffers.mprj_dat_i_user\[10\],182.42
soc.core.mgmtsoc_bus_errors\[16\],182.34
_15661_,182.29
net1179,182.29
gpio_control_in_1a\[2\].serial_load_out,182.16
_13777_,182.15
_09221_,182.05
gpio_control_in_1\[2\].shift_register\[0\],182.05
_09909_,182
_10390_,182
net610,181.92
_07388_,181.74
clock_ctrl.divider2.even_0.N\[1\],181.7
_11216_,181.68
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[21\],181.6
_10511_,181.54
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[2\],181.49
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[14\],181.44
soc.core.dbg_uart_address\[6\],181.41
net1955,181.36
_05881_,181.17
gpio_control_in_1a\[2\].resetn_out,181.17
_13560_,181.12
net1680,181.03
pll.ringosc.dstage\[0\].id.in,180.85
soc.core.dbg_uart_cmd\[1\],180.76
net551,180.56
_09022_,180.32
_09323_,180.29
_09753_,180.29
_09983_,180.15
net1954,180.12
soc.core.uartwishbonebridge_rs232phyrx_state,180.07
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[23\],180.05
soc.core.la_out_storage\[30\],180.05
net2198,179.8
_15114_,179.78
_08143_,179.76
_09023_,179.76
gpio_control_in_1\[6\].shift_register\[5\],179.59
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[7\],179.54
net2283,179.44
soc.core.dbg_uart_data\[26\],179.3
soc.core.la_oe_storage\[46\],179.3
_05530_,179.29
_05330_,179.25
_06026_,179.25
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[24\],179.17
_05546_,178.9
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[22\],178.88
_07259_,178.79
_15442_,178.74
_01762_,178.69
_09027_,178.64
net221,178.64
clknet_5_8_0_clock_ctrl.core_clk,178.64
net1688,178.28
soc.core.interface11_bank_bus_dat_r\[1\],178.18
net1713,178.18
soc.core.uartwishbonebridge_state\[0\],178.15
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[14\],178.13
net411,178.13
clknet_7_32_0_clock_ctrl.core_clk,178.13
_11738_,178.08
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[1\],178.08
net1134,177.91
_12162_,177.88
_05002_,177.86
_04980_,177.76
_04102_,177.62
_09951_,177.57
_13843_,177.57
_15212_,177.57
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[6\],177.57
_07532_,177.52
_08565_,177.52
_05540_,177.45
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[20\],177.25
net1881,177.25
net569,177.2
_10129_,177.06
net1712,177.06
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[0\],177.01
_08483_,176.96
net1706,176.96
net899,176.95
_15098_,176.88
_15113_,176.76
soc.core.mgmtsoc_litespisdrphycore_sr_in\[22\],176.74
gpio_control_in_1a\[1\].serial_data_out,176.45
soc.core.mgmtsoc_scratch_storage\[25\],176.45
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[22\],176.18
clknet_2_3_0_clock_ctrl.core_clk,175.99
_11217_,175.94
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[30\],175.89
_09084_,175.84
net1845,175.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[30\],175.62
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[25\],175.62
net867,175.62
clknet_2_0_0_clock_ctrl.core_clk,175.53
_05870_,175.33
_08485_,175.28
clknet_6_6_0_clock_ctrl.core_clk,175.28
mgmt_buffers.la_data_in_core\[35\],175.19
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[9\],175.01
_09193_,174.98
clknet_5_28_0_clock_ctrl.core_clk,174.77
_09109_,174.72
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[29\],174.69
_09954_,174.45
_12796_,174.45
_14028_,174.21
_09255_,174.18
net1992,174.16
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[9\],173.94
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[29\],173.89
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[6\],173.84
net759,173.84
_00059_,173.75
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[31\],173.7
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[3\],173.65
net1890,173.62
net1079,173.6
clknet_7_34_0_clock_ctrl.core_clk,173.57
_05532_,173.4
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[2\],173.33
_01861_,173.19
net1689,173.14
_05578_,173.09
_08141_,173.09
_06479_,173.04
_05550_,172.98
_05537_,172.97
_05004_,172.77
soc.core.dbg_uart_data\[31\],172.77
clknet_3_6_0_clock_ctrl.core_clk,172.73
gpio_control_in_1\[0\].shift_register\[8\],172.72
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[4\],172.72
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[9\],172.72
net1660,172.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[31\],172.53
clknet_6_15_0_clock_ctrl.core_clk,172.53
_05233_,172.48
_11993_,172.48
_14490_,172.48
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[29\],172.48
net1910,172.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[26\],172.16
_06865_,171.97
clknet_2_1_0_clock_ctrl.core_clk,171.97
soc.core.mgmtsoc_litespisdrphycore_sr_out\[22\],171.94
net1698,171.92
clknet_6_8_0_clock_ctrl.core_clk,171.92
_05523_,171.56
_05876_,171.51
net1122,171.46
net1685,171.46
clock_ctrl.divider.even_0.N\[1\],171.43
_09016_,171.36
_13483_,171.36
user_io_out\[19\],171.22
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[31\],171.1
clknet_6_39_0_clock_ctrl.core_clk,171.05
_08673_,171.04
_13237_,171.04
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[9\],171.04
soc.core.VexRiscv.dBusWishbone_ADR\[27\],170.95
_04803_,170.85
_08357_,170.85
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[2\],170.85
net964,170.85
_09114_,170.8
_13801_,170.8
_13809_,170.8
net1013,170.8
net1708,170.44
_01892_,170.29
_09015_,170.29
net1662,170.29
_11767_,170.24
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[9\],170.24
net1619,170.21
clknet_7_43_0_clock_ctrl.core_clk,169.89
_05383_,169.73
_10902_,169.73
_08384_,169.68
soc.core.VexRiscv.dBusWishbone_ADR\[15\],169.68
soc.core.mgmtsoc_bus_errors\[17\],169.6
gpio_control_in_1\[0\].shift_register\[3\],169.51
soc.core.mgmtsoc_litespimmap_burst_adr\[0\],169.42
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[11\],169.38
_02655_,169.37
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[22\],169.36
net1060,169.36
clknet_6_7_0_clock_ctrl.core_clk,169.36
gpio_control_in_1\[3\].shift_register\[1\],169.32
_00027_,169.27
_14529_,169.27
_05549_,169.24
net2387,169.22
_12614_,169.17
net971,169.17
clknet_5_17_0_clock_ctrl.core_clk,169.17
_07399_,169.12
_08942_,169.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[31\],169.12
net1121,169.12
clknet_5_4_0_clock_ctrl.core_clk,169.12
soc.core.la_oe_storage\[30\],168.9
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[1\],168.85
net1723,168.85
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[21\],168.8
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[6\],168.8
clknet_5_27_0_clock_ctrl.core_clk,168.8
_08558_,168.77
_01282_,168.76
_02129_,168.66
_13712_,168.66
_05256_,168.61
_08965_,168.61
soc.core.dbg_uart_data\[3\],168.61
net1021,168.61
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[3\],168.56
net754,168.48
gpio_control_in_2\[10\].shift_register\[5\],168.29
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[2\],168.29
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[5\],168.24
net1099,168.24
_09009_,168.2
net2702,168.1
_10810_,168.05
_11544_,168.05
_11779_,168
net1993,168
mgmt_buffers.la_data_out_core\[48\],167.86
_13561_,167.59
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[6\],167.59
net1878,167.59
gpio_control_in_1\[5\].shift_register\[5\],167.54
gpio_control_in_2\[11\].shift_register\[4\],167.54
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[3\],167.54
clknet_2_2_0_clock_ctrl.core_clk,167.54
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[19\],167.49
soc.core.multiregimpl38_regs1,167.49
_01895_,167.44
_06015_,167.44
_04997_,167.36
soc.core.la_oe_storage\[33\],167.36
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[22\],167.27
soc.core.mgmtsoc_litespisdrphycore_sr_out\[0\],167.22
net1199,167.22
_11435_,167.17
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[5\],167.12
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[17\],167.12
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[5\],167.12
_03939_,166.93
_11450_,166.93
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[23\],166.93
net410,166.88
net2252,166.88
mgmt_buffers.la_oenb_core\[35\],166.74
_09818_,166.71
_10380_,166.61
soc.core.mgmtsoc_litespisdrphycore_sr_out\[11\],166.61
clknet_7_39_0_clock_ctrl.core_clk,166.61
gpio_control_in_1a\[5\].shift_register\[5\],166.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[21\],166.32
clknet_3_4_0_clock_ctrl.core_clk,166.32
gpio_control_in_2\[0\].gpio_defaults\[2\],166.225
user_io_oeb\[1\],166.18
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[3\],166.1
soc.core.mgmtsoc_litespisdrphycore_sr_out\[13\],166.07
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[31\],166
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[29\],165.86
clknet_6_55_0_clock_ctrl.core_clk,165.81
_09834_,165.78
_13789_,165.76
clknet_6_49_0_clock_ctrl.core_clk,165.76
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[21\],165.68
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[11\],165.54
_15748_,165.49
_11850_,165.45
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[3\],165.44
_06068_,165.4
_01543_,165.35
_11428_,165.33
_03936_,165.25
_10054_,165.25
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[8\],165.2
net414,165.2
clknet_5_14_0_clock_ctrl.core_clk,165.2
soc.core.dbg_uart_address\[15\],165.17
soc.core.la_out_storage\[31\],164.88
_00969_,164.69
_06099_,164.69
gpio_control_in_1\[10\].pad_gpio_outen,164.69
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[23\],164.69
_03841_,164.64
_15788_,164.64
net1012,164.64
net2426,164.64
soc.core.VexRiscv._zz_execute_SRC2\[14\],164.61
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[16\],164.42
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[29\],164.37
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[1\],164.37
soc.core.memdat_3\[1\],164.37
_05524_,164.1
_08564_,164.1
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[14\],164
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[9\],163.81
soc.core.la_out_storage\[0\],163.81
_04100_,163.77
net1014,163.76
gpio_control_in_1a\[2\].serial_clock_out,163.67
_13155_,163.62
gpio_control_in_1a\[2\].serial_data_out,163.57
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[29\],163.57
soc.core.dbg_uart_data\[14\],163.57
net2078,163.57
_04407_,163.52
net1787,163.52
soc.core.mgmtsoc_litespisdrphycore_sr_out\[23\],163.3
soc.core.dbg_uart_data\[18\],163.06
gpio_control_in_1\[5\].shift_register\[2\],163.01
net1697,163.01
_12295_,162.96
_14828_,162.96
clknet_3_7_2_clock_ctrl.core_clk,162.96
clknet_5_19_0_clock_ctrl.core_clk,162.96
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[27\],162.88
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[6\],162.74
net1653,162.74
_10419_,162.6
_13596_,162.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[26\],162.55
gpio_control_in_1\[6\].shift_register\[3\],162.45
net1042,162.45
clknet_6_25_0_clock_ctrl.core_clk,162.45
clknet_6_52_0_clock_ctrl.core_clk,162.45
_10938_,162.4
soc.core.mgmtsoc_litespisdrphycore_sr_in\[6\],162.4
_14492_,162.32
soc.core.mgmtsoc_bus_errors\[14\],162.32
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[1\],162.28
_05548_,162.22
_09838_,162.12
net3122,161.94
_11075_,161.89
net1854,161.89
net1535,161.86
_05739_,161.84
mgmt_buffers.mprj_dat_i_core_bar\[22\],161.84
net412,161.84
net1057,161.84
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[11\],161.52
net415,161.48
_05757_,161.43
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[29\],161.41
gpio_control_bidir_2\[0\].mgmt_ena,161.33
net239,161.33
_04085_,161.28
_11446_,161.25
_11460_,161.25
soc.core.spi_master_mosi_sel\[0\],161.11
_05769_,160.96
_01092_,160.92
_13785_,160.87
clknet_6_9_0_clock_ctrl.core_clk,160.87
_05519_,160.86
net2688,160.77
net1612,160.74
_01407_,160.72
_09413_,160.72
net47,160.58
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[5\],160.45
_10240_,160.42
soc.core.dbg_uart_tx_tick,160.4
_13998_,160.31
_01218_,160.21
_09944_,160.21
clknet_6_12_0_clock_ctrl.core_clk,160.21
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[26\],160.16
soc.core.interface9_bank_bus_dat_r\[3\],160.16
clknet_3_3_2_clock_ctrl.core_clk,160.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[5\],159.94
soc.core.count\[19\],159.89
_14551_,159.84
gpio_control_in_2\[0\].gpio_defaults\[4\],159.685
_11157_,159.65
soc.core.mgmtsoc_litespisdrphycore_sr_out\[20\],159.62
_01219_,159.6
_07361_,159.6
_10660_,159.6
_11172_,159.6
net973,159.6
soc.core.dbg_uart_address\[14\],159.49
soc.core.dbg_uart_address\[16\],159.43
clknet_7_38_0_clock_ctrl.core_clk,159.38
_01191_,159.33
soc.core.dbg_uart_data\[20\],159.33
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[0\],159.28
_00015_,159.19
_11204_,159.14
_08707_,159.09
_11848_,159.09
clknet_6_63_0_clock_ctrl.core_clk,159.09
_12180_,159.06
soc.core.VexRiscv.decode_to_execute_RS1\[19\],159.04
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[6\],159.04
net416,159.04
net1783,159.04
clknet_5_18_0_clock_ctrl.core_clk,159.04
_04981_,159.01
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW\[1\],158.82
soc.core.spi_master_control_storage\[8\],158.82
soc.core.VexRiscv._zz_when_DebugPlugin_l244,158.72
soc.core.mgmtsoc_litespisdrphycore_sr_in\[30\],158.72
_01348_,158.63
_01645_,158.63
net1676,158.63
gpio_control_in_2\[1\].resetn,158.53
clknet_5_10_0_clock_ctrl.core_clk,158.53
_05400_,158.48
_07373_,158.48
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[1\],158.48
soc.core.dbg_uart_incr,158.4
_12302_,158.26
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[7\],158.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[26\],158.21
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[16\],158.02
_11778_,157.97
gpio_control_in_1\[5\].shift_register\[9\],157.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[23\],157.97
net3130,157.97
_12996_,157.92
_15057_,157.92
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[24\],157.92
clknet_5_0_0_clock_ctrl.core_clk,157.75
gpio_control_in_1a\[2\].shift_register\[9\],157.65
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[9\],157.6
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[11\],157.6
net1651,157.51
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[2\],157.46
_09125_,157.41
soc.core.VexRiscv.externalInterruptArray_regNext\[3\],157.41
net1672,157.41
clknet_5_11_0_clock_ctrl.core_clk,157.41
clknet_6_41_0_clock_ctrl.core_clk,157.41
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[24\],157.36
net1650,157.33
clock_ctrl.divider.even_0.N\[0\],157.29
soc.core.mgmtsoc_litespimmap_storage\[4\],157.28
soc.core.spi_master_mosi_storage\[7\],157.14
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[5\],157.04
_13816_,156.9
net2179,156.82
_13821_,156.8
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[11\],156.8
soc.core.gpio_mode0_storage,156.8
soc.core.multiregimpl37_regs1,156.8
mgmt_buffers.la_data_in_core\[33\],156.66
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[5\],156.63
_13230_,156.58
soc.core.mgmtsoc_bus_errors\[13\],156.53
clknet_5_24_0_clock_ctrl.core_clk,156.53
_11063_,156.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[12\],156.48
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[9\],156.48
clock_ctrl.divider2.out,156.45
_00060_,156.39
net1040,156.34
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[22\],156.29
clknet_6_44_0_clock_ctrl.core_clk,156.29
_04083_,156.24
clknet_5_21_0_clock_ctrl.core_clk,156.24
clknet_6_53_0_clock_ctrl.core_clk,156.24
soc.core.mgmtsoc_litespisdrphycore_sr_out\[7\],156.16
mgmt_buffers.la_oenb_core\[33\],156.1
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[4\],155.92
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[30\],155.92
clknet_6_61_0_clock_ctrl.core_clk,155.92
_01037_,155.78
_04103_,155.73
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[5\],155.73
net1704,155.73
net3177,155.73
_09213_,155.6
_10001_,155.36
clknet_6_34_0_clock_ctrl.core_clk,155.36
net46,155.18
_12851_,155.17
_14658_,155.17
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[3\],155.17
_00020_,155.12
_09120_,155.12
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[22\],155.12
net417,155.12
clknet_6_2_0_clock_ctrl.core_clk,155.12
gpio_control_in_2\[0\].gpio_defaults\[5\],155.1
_11840_,154.9
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[6\],154.9
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[11\],154.85
soc.core.VexRiscv.execute_to_memory_BRANCH_DO,154.85
_05788_,154.71
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[2\],154.66
_06061_,154.61
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[4\],154.61
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[1\],154.61
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[3\],154.61
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[1\],154.61
soc.core.VexRiscv.decode_to_execute_RS1\[16\],154.61
_09247_,154.57
_01384_,154.56
_05057_,154.56
_08952_,154.56
_05909_,154.53
mgmt_buffers.la_oenb_core\[36\],154.42
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[29\],154.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[18\],154.24
_06867_,154.05
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[24\],154.05
_01336_,154
_01797_,154
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[31\],154
soc.core.interface9_bank_bus_dat_r\[6\],154
clknet_6_57_0_clock_ctrl.core_clk,154
mgmt_buffers.la_data_out_core\[51\],153.86
_09766_,153.83
soc.core.la_out_storage\[56\],153.78
gpio_control_in_1\[3\].shift_register\[0\],153.73
_08902_,153.68
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[2\],153.68
_01562_,153.54
_01061_,153.44
_10451_,153.44
gpio_control_in_1\[2\].shift_register\[6\],153.44
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[1\],153.44
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[30\],153.44
soc.core.VexRiscv.execute_CsrPlugin_csr_772,153.22
_10004_,153.17
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[1\],153.17
_05058_,153.12
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[22\],153.12
clknet_6_17_0_clock_ctrl.core_clk,153.12
_15555_,153.03
clknet_3_1_2_clock_ctrl.core_clk,152.98
_04813_,152.93
_07266_,152.93
_09146_,152.93
gpio_control_in_1\[8\].shift_register\[9\],152.93
soc.core.mgmtsoc_master_phyconfig_storage\[16\],152.93
net1039,152.93
_05245_,152.9
_09058_,152.88
_09061_,152.88
_11827_,152.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[3\],152.61
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[22\],152.61
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[12\],152.61
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[23\],152.42
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[22\],152.37
clknet_3_7_0_clock_ctrl.core_clk,152.37
soc.core.mgmtsoc_litespisdrphycore_sr_in\[12\],152.34
_10449_,152.32
_11709_,152.32
_13598_,152.15
_08547_,152.05
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[4\],152.05
_15562_,152
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[11\],152
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[31\],151.86
_09153_,151.81
_09333_,151.81
_15099_,151.81
clknet_3_3_0_clock_ctrl.core_clk,151.81
clknet_6_33_0_clock_ctrl.core_clk,151.81
_00048_,151.76
_07207_,151.76
_09097_,151.76
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[21\],151.76
soc.core.VexRiscv.execute_CsrPlugin_csr_4032,151.73
_05772_,151.68
gpio_buf_mgmt_io_out_buf\[15\],151.67
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[6\],151.54
_10373_,151.44
_14510_,151.44
_01764_,151.3
_14932_,151.25
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[1\],151.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[27\],151.2
user_io_out\[13\],151.06
_15780_,150.98
_14524_,150.89
soc.core.VexRiscv.execute_CsrPlugin_csr_768,150.88
clknet_5_2_0_clock_ctrl.core_clk,150.88
_00037_,150.74
_02515_,150.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[27\],150.69
net3208,150.69
_00053_,150.64
_11182_,150.61
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[31\],150.61
_11652_,150.56
_14655_,150.37
net1719,150.37
clknet_6_58_0_clock_ctrl.core_clk,150.37
_05313_,150.24
_11168_,150.23
soc.core.spimaster_storage\[7\],150.15
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[6\],150.13
net629,150.13
clknet_3_5_2_clock_ctrl.core_clk,150.13
_01635_,150.08
gpio_control_in_1a\[1\].shift_register\[9\],150.08
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[3\],150.08
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[9\],150.08
net409,150.08
net1908,150.02
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[4\],149.86
net2290,149.86
_05895_,149.81
_05551_,149.73
net1707,149.72
_08925_,149.67
_04404_,149.62
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[21\],149.62
net21,149.62
_07703_,149.57
_09231_,149.57
gpio_control_in_1\[10\].pad_gpio_out,149.57
_15592_,149.52
soc.core.count\[0\],149.44
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[8\],149.3
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[5\],149.25
soc.core.dbg_uart_data\[28\],149.25
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[23\],149.06
_08949_,149.01
clock_ctrl.user_clk,149.01
net2664,149.01
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[10\],148.98
_07397_,148.96
soc.core.mgmtsoc_scratch_storage\[14\],148.96
net914,148.96
mgmt_buffers.la_data_out_core\[49\],148.82
_02547_,148.65
_09735_,148.64
_15720_,148.64
soc.core.mgmtsoc_litespisdrphycore_sr_out\[17\],148.64
clknet_6_45_0_clock_ctrl.core_clk,148.64
soc.core.mgmtsoc_litespisdrphycore_sr_out\[24\],148.61
_06969_,148.5
_09129_,148.5
_01855_,148.45
clknet_6_4_0_clock_ctrl.core_clk,148.45
clknet_6_40_0_clock_ctrl.core_clk,148.45
soc.core.la_out_storage\[37\],148.4
net413,148.4
soc.core.VexRiscv.decode_to_execute_CSR_WRITE_OPCODE,148.37
mgmt_buffers.la_data_out_core\[30\],148.26
soc.core.dbg_uart_data\[0\],148.18
soc.core.mgmtsoc_litespisdrphycore_sr_out\[6\],148.13
clknet_6_48_0_clock_ctrl.core_clk,148.13
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[29\],147.94
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[24\],147.89
clknet_6_0_0_clock_ctrl.core_clk,147.89
net2295,147.86
_04036_,147.84
_09089_,147.84
_10417_,147.84
soc.core.mgmtsoc_litespisdrphycore_sr_out\[26\],147.57
_05527_,147.52
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[6\],147.52
net967,147.44
_02351_,147.43
_05580_,147.38
soc.core.spimaster_storage\[5\],147.38
soc.core.spimaster_storage\[13\],147.35
_10128_,147.33
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[9\],147.33
soc.core.mgmtsoc_litespisdrphycore_storage\[5\],147.3
_00924_,147.28
_05107_,147.28
gpio_control_in_1\[9\].shift_register\[1\],147.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[0\],147.11
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[13\],147.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[18\],146.96
clknet_5_6_0_clock_ctrl.core_clk,146.96
soc.core.mgmtsoc_litespisdrphycore_sr_out\[19\],146.93
net3150,146.87
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[27\],146.77
clknet_5_26_0_clock_ctrl.core_clk,146.77
_05003_,146.72
_08719_,146.72
soc.core.la_ien_storage\[60\],146.72
soc.core.uart_phy_rx_data\[7\],146.72
net969,146.72
net1143,146.72
net1987,146.72
net3126,146.72
net1140,146.69
_12255_,146.45
clknet_6_23_0_clock_ctrl.core_clk,146.45
_11173_,146.41
gpio_control_in_1\[7\].shift_register\[9\],146.4
net1015,146.37
soc.core.interface9_bank_bus_dat_r\[7\],146.36
_12585_,146.26
_01378_,146.21
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[0\],146.21
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[9\],146.21
_01669_,146.16
_08732_,146.16
clknet_5_16_0_clock_ctrl.core_clk,146.16
clknet_6_59_0_clock_ctrl.core_clk,146.16
soc.core.mgmtsoc_litespisdrphycore_storage\[3\],146.13
soc.core.hk_dat_i\[22\],146.02
soc.core.spi_master_mosi_storage\[0\],145.99
_11756_,145.94
soc.core.VexRiscv.CsrPlugin_mepc\[16\],145.94
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[12\],145.89
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[9\],145.89
soc.core.spi_master_mosi_storage\[2\],145.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[0\],145.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[26\],145.65
net2530,145.65
clknet_1_1_0_clock_ctrl.core_clk,145.65
_14799_,145.6
gpio_control_in_1\[5\].shift_register\[0\],145.6
soc.core.interface6_bank_bus_dat_r\[31\],145.6
soc.core.spimaster_state\[1\],145.57
gpio_control_in_2\[6\].gpio_defaults\[9\],145.395
_05547_,145.38
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[8\],145.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[23\],145.28
net2245,145.28
_07133_,145.14
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[3\],145.14
_01736_,145.09
_05401_,145.09
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[2\],145.09
clknet_6_37_0_clock_ctrl.core_clk,145.09
_13010_,145.06
soc.core.uart_tx_fifo_produce\[2\],145.05
_08951_,145.04
_11729_,145.04
_11997_,145.04
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[4\],145.04
net3154,145.04
gpio_control_in_1\[0\].mgmt_ena,144.82
_05461_,144.77
_08534_,144.77
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[15\],144.77
soc.core.mgmtsoc_litespisdrphycore_sr_in\[21\],144.77
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[17\],144.72
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[3\],144.72
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[21\],144.72
_11757_,144.58
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[11\],144.48
soc.core.interface9_bank_bus_dat_r\[9\],144.48
net1041,144.48
_13453_,144.42
user_io_out\[21\],144.39
mgmt_buffers.mprj_dat_i_user\[26\],144.34
net518,144.26
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[23\],144.21
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[2\],144.21
soc.core.dbg_uart_address\[18\],144.21
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[2\],144.16
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[5\],144.16
gpio_control_in_1\[0\].shift_register\[1\],143.97
gpio_control_in_1a\[3\].shift_register\[9\],143.97
_12950_,143.94
_07240_,143.92
_15413_,143.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[31\],143.92
soc.core.VexRiscv.lastStagePc\[15\],143.65
clknet_6_29_0_clock_ctrl.core_clk,143.65
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[2\],143.61
_04987_,143.6
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[2\],143.6
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[11\],143.6
soc.core.mgmtsoc_scratch_storage\[21\],143.6
soc.core.mgmtsoc_vexriscv_i_cmd_payload_wr,143.6
_05059_,143.41
_09694_,143.41
_15756_,143.41
net96,143.41
net1693,143.36
net2741,143.36
clock_ctrl.divider2.even_0.N\[0\],143.25
_09470_,143.04
_09958_,143.04
_01069_,142.95
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[1\],142.9
soc.core.mgmtsoc_litespisdrphycore_sr_in\[31\],142.9
_09595_,142.85
gpio_control_in_1a\[4\].shift_register\[4\],142.85
clknet_6_35_0_clock_ctrl.core_clk,142.85
gpio_control_in_2\[0\].gpio_defaults\[3\],142.81
_01123_,142.8
_02347_,142.8
_07254_,142.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[27\],142.8
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[3\],142.8
net1044,142.8
net2080,142.8
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[12\],142.58
_05093_,142.53
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[0\],142.53
_11769_,142.48
_12037_,142.48
_04994_,142.34
_05568_,142.29
_09020_,142.29
_10488_,142.29
clknet_6_13_0_clock_ctrl.core_clk,142.29
soc.core.mgmtsoc_litespisdrphycore_sr_out\[2\],142.26
clknet_7_77_0_clock_ctrl.core_clk,142.26
_06327_,142.24
_11432_,142.24
soc.core.count\[17\],142.24
clknet_5_23_0_clock_ctrl.core_clk,142.24
clknet_6_21_0_clock_ctrl.core_clk,142.24
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[22\],142.21
net435,141.97
_09162_,141.92
soc.core.mgmtsoc_bus_errors\[22\],141.92
_10534_,141.83
_01325_,141.73
mgmt_buffers.mprj_stb_o_core,141.73
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[5\],141.73
clknet_5_20_0_clock_ctrl.core_clk,141.73
_08498_,141.7
_05042_,141.68
_06059_,141.68
_13812_,141.68
soc.core.dbg_uart_data\[27\],141.68
net1703,141.68
clknet_6_22_0_clock_ctrl.core_clk,141.68
mgmt_buffers.la_data_in_core\[31\],141.54
mgmt_buffers.la_data_out_core\[38\],141.54
net1909,141.52
_13461_,141.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[16\],141.41
_11543_,141.36
_14152_,141.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[23\],141.36
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[11\],141.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[0\],141.22
_05438_,141.17
gpio_control_in_1\[2\].shift_register\[9\],141.17
soc.core.mgmtsoc_scratch_storage\[9\],141.17
_01067_,141.12
_01314_,141.12
_15488_,141.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[20\],141.12
user_io_out\[22\],140.98
_05526_,140.92
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[20\],140.9
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[31\],140.9
_12862_,140.85
clknet_leaf_562_clock_ctrl.core_clk,140.85
_09748_,140.71
_04970_,140.66
_00022_,140.61
clknet_6_5_0_clock_ctrl.core_clk,140.61
_01485_,140.56
_04112_,140.56
_10091_,140.56
_13599_,140.56
soc.core.interface9_bank_bus_dat_r\[1\],140.56
soc.core.spi_master_control_storage\[9\],140.53
soc.core.VexRiscv.execute_arbitration_isValid,140.48
_08466_,140.34
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[2\],140.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[12\],140.24
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[9\],140.24
net1774,140.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[20\],140.15
net1682,140.1
_08361_,140.05
gpio_control_in_1\[7\].pad_gpio_outen,140.05
soc.core.mgmtsoc_litespisdrphycore_sr_out\[1\],140.05
_06069_,140
_06871_,140
net1678,140
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[5\],139.92
soc.core.mgmtsoc_litespisdrphycore_sr_in\[18\],139.92
soc.core.hk_dat_i\[21\],139.86
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[22\],139.73
soc.core.uart_rx_fifo_consume\[2\],139.73
_09477_,139.7
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[25\],139.68
soc.core.rs232phy_rs232phyrx_state,139.6
_05520_,139.53
_05761_,139.49
_10346_,139.49
gpio_buf_mgmt_io_out_buf\[16\],139.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[20\],139.49
soc.core.interface9_bank_bus_dat_r\[10\],139.49
net1912,139.49
net3188,139.49
_08656_,139.44
_09034_,139.44
_09302_,139.44
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[12\],139.36
soc.core.VexRiscv.lastStagePc\[16\],139.32
mgmt_buffers.la_data_out_core\[52\],139.3
_05886_,139.22
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[27\],138.98
clknet_5_9_0_clock_ctrl.core_clk,138.98
_00054_,138.93
_06088_,138.93
clknet_1_1_2_clock_ctrl.core_clk,138.93
_09103_,138.88
_09774_,138.88
_10219_,138.88
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[23\],138.88
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[5\],138.88
_11856_,138.8
mgmt_buffers.la_data_out_core\[32\],138.74
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[2\],138.61
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[9\],138.61
net1154,138.61
clknet_6_10_0_clock_ctrl.core_clk,138.61
_11205_,138.56
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[1\],138.56
_06449_,138.47
soc.core.VexRiscv.dBusWishbone_ADR\[1\],138.47
_01059_,138.37
soc.core.mgmtsoc_bus_errors\[20\],138.34
_01698_,138.32
_13813_,138.32
pll.pll_control.tint\[4\],138.29
clknet_5_3_0_clock_ctrl.core_clk,138.05
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[11\],138
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[1\],138
soc.core.count\[1\],138
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[1\],137.91
soc.core.spi_mosi,137.91
clknet_5_12_0_clock_ctrl.core_clk,137.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[18\],137.81
soc.core.dbg_uart_data\[2\],137.81
clknet_6_32_0_clock_ctrl.core_clk,137.81
_14843_,137.76
_15553_,137.76
soc.core.interface9_bank_bus_dat_r\[14\],137.76
_10396_,137.68
_05528_,137.59
clknet_6_36_0_clock_ctrl.core_clk,137.54
_01639_,137.3
_07293_,137.3
_15082_,137.25
_00991_,137.2
_08387_,137.2
_08903_,137.2
_11458_,137.2
_13868_,137.2
_14294_,137.17
clknet_opt_5_1_clock_ctrl.core_clk,137.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[21\],136.88
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[11\],136.88
clknet_6_38_0_clock_ctrl.core_clk,136.88
_04405_,136.79
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[23\],136.69
_08193_,136.64
_09693_,136.64
soc.core.VexRiscv.CsrPlugin_mstatus_MIE,136.64
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[15\],136.61
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[1\],136.61
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[11\],136.61
net1720,136.61
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[5\],136.56
user_io_oeb\[2\],136.5
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[24\],136.37
net1142,136.37
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[4\],136.32
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[23\],136.32
_09222_,136.18
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[29\],136.18
soc.core.VexRiscv.decode_to_execute_RS1\[12\],136.18
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[0\],136.13
clknet_3_0_2_clock_ctrl.core_clk,136.13
_03961_,136.08
_06175_,136.08
_08119_,136.08
_14065_,135.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[18\],135.81
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[0\],135.81
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[29\],135.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[24\],135.76
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[3\],135.76
_15764_,135.62
clknet_6_62_0_clock_ctrl.core_clk,135.62
_00014_,135.57
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[9\],135.57
_05061_,135.52
_12063_,135.52
soc.core.interface4_bank_bus_dat_r\[6\],135.52
soc.core.mgmtsoc_litespisdrphycore_sr_out\[4\],135.52
net2531,135.52
soc.core.litespi_state\[3\],135.3
_13595_,135.2
clknet_3_2_2_clock_ctrl.core_clk,135.2
_00061_,135.06
_09177_,135.06
_00046_,134.96
_05782_,134.96
_06134_,134.96
_10424_,134.96
clknet_3_5_0_clock_ctrl.core_clk,134.96
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[11\],134.93
_10368_,134.69
_14646_,134.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[27\],134.64
gpio_control_in_1\[8\].gpio_defaults\[4\],134.545
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[6\],134.5
_10126_,134.45
_10418_,134.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[27\],134.45
_05542_,134.43
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[24\],134.4
gpio_control_in_2\[7\].gpio_defaults\[8\],134.275
_05901_,134.13
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[12\],134.08
_05521_,133.96
_06289_,133.94
soc.core.sram.ram512x32.GWEN,133.94
_01351_,133.89
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[24\],133.89
clknet_6_43_0_clock_ctrl.core_clk,133.89
_00032_,133.84
_01506_,133.84
_02157_,133.84
_06035_,133.84
_11433_,133.84
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[3\],133.84
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[7\],133.84
net1063,133.84
_10384_,133.62
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[12\],133.57
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[29\],133.57
_05018_,133.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[31\],133.43
_09957_,133.38
_08533_,133.35
_05944_,133.33
_08085_,133.33
_11734_,133.33
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[2\],133.33
_09043_,133.28
soc.core.multiregimpl38_regs0,133.28
net1055,133.28
net1695,133.28
clknet_6_30_0_clock_ctrl.core_clk,133.28
_09305_,133.25
gpio_buf_mgmt_io_in_buf\[10\],133.19
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[31\],133.11
_08561_,133.06
soc.core.VexRiscv.CsrPlugin_mepc\[7\],133.06
soc.core.uart_rx_fifo_produce\[2\],132.96
soc.core.dbg_uart_address\[17\],132.87
_11023_,132.82
_15713_,132.82
clknet_3_1_0_clock_ctrl.core_clk,132.82
_09490_,132.79
soc.core.VexRiscv.DebugPlugin_isPipBusy,132.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[3\],132.77
soc.core.la_ien_storage\[61\],132.77
net3131,132.77
_09961_,132.72
_14002_,132.72
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[6\],132.72
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[1\],132.72
net69,132.72
net3067,132.72
mgmt_buffers.la_data_out_core\[54\],132.63
gpio_buf_mgmt_io_out_buf\[17\],132.58
soc.core.VexRiscv.CsrPlugin_mepc\[3\],132.45
soc.core.la_out_storage\[36\],132.45
_05759_,132.4
soc.core.spi_clk,132.35
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[4\],132.21
_01128_,132.16
_14489_,132.16
gpio_control_bidir_1\[0\].pad_gpio_out,132.16
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_1,132.16
net1841,132.16
soc.core.hk_ack,132.02
gpio_control_in_2\[5\].gpio_defaults\[9\],131.995
gpio_control_in_2\[8\].gpio_defaults\[9\],131.995
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[11\],131.94
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[3\],131.89
clknet_6_19_0_clock_ctrl.core_clk,131.84
_02419_,131.7
_02542_,131.65
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[0\],131.65
_10465_,131.6
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[5\],131.6
soc.core.dbg_uart_cmd\[5\],131.6
soc.core.mgmtsoc_reload_storage\[0\],131.6
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[2\],131.57
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[2\],131.52
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[23\],131.33
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[2\],131.33
soc.core.la_ien_storage\[63\],131.33
soc.core.spimaster_storage\[2\],131.33
_08651_,131.09
_09793_,131.09
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[1\],131.09
clknet_6_16_0_clock_ctrl.core_clk,131.09
clknet_6_56_0_clock_ctrl.core_clk,131.09
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[6\],131.04
net748,131.04
clknet_leaf_823_clock_ctrl.core_clk,130.82
_15333_,130.77
_05938_,130.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[20\],130.72
_11080_,130.63
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter\[1\],130.6
_06137_,130.58
_11820_,130.58
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[22\],130.53
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[23\],130.53
soc.core.VexRiscv.decode_to_execute_RS1\[22\],130.53
_00963_,130.48
_05433_,130.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[28\],130.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[26\],130.48
net97,130.48
user_io_oeb\[20\],130.34
soc.core.VexRiscv.lastStageIsFiring,130.21
net1848,130.21
_08548_,130.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[25\],130.16
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[24\],130.16
_02121_,130.07
_04095_,130.07
_01453_,130.02
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[21\],130.02
_08686_,129.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[27\],129.97
clknet_5_29_0_clock_ctrl.core_clk,129.97
_01893_,129.92
_02850_,129.92
_13706_,129.92
net1068,129.92
_13026_,129.89
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[7\],129.84
gpio_buf_mgmt_io_oeb_buf\[0\],129.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[26\],129.65
net694,129.65
net745,129.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[18\],129.6
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[11\],129.6
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[7\],129.6
soc.core.mgmtsoc_litespisdrphycore_sr_out\[18\],129.6
soc.core.spimaster_storage\[1\],129.57
_00967_,129.51
_01026_,129.46
_01475_,129.46
_00925_,129.41
_11745_,129.41
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[30\],129.41
_01131_,129.36
_01604_,129.36
_07673_,129.36
_09588_,129.36
_13737_,129.36
_14649_,129.36
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[31\],129.36
soc.core.VexRiscv.memory_arbitration_isValid,129.09
soc.core.dbg_uart_address\[3\],129.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[0\],129.04
_05790_,128.96
clock_ctrl.divider.odd_0.rst_pulse,128.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[27\],128.9
_05267_,128.85
_08538_,128.85
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[19\],128.85
soc.core.mgmtsoc_bus_errors\[10\],128.85
soc.core.mgmtsoc_litespisdrphycore_storage\[4\],128.85
net80,128.85
_01319_,128.8
_11047_,128.8
_13678_,128.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[25\],128.8
soc.core.spi_master_mosi_storage\[6\],128.8
clknet_6_28_0_clock_ctrl.core_clk,128.8
_09385_,128.77
_12704_,128.77
soc.core.dbg_uart_address\[19\],128.77
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[3\],128.53
soc.core.mgmtsoc_litespisdrphycore_sr_out\[9\],128.53
gpio_control_in_2\[4\].shift_register\[0\],128.34
_02252_,128.29
_04989_,128.29
_06149_,128.24
_07283_,128.24
gpio_control_in_1a\[5\].shift_register\[0\],128.24
soc.core.VexRiscv.dBusWishbone_ADR\[21\],128.24
net73,128.24
_09780_,127.97
clock_ctrl.divider2.even_0.N\[2\],127.94
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[22\],127.78
_02647_,127.73
_14380_,127.68
_15447_,127.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[23\],127.68
net2528,127.68
net3212,127.68
soc.core.mgmtsoc_litespisdrphycore_sr_out\[16\],127.6
gpio_control_in_2\[6\].gpio_defaults\[8\],127.555
_12641_,127.51
_09184_,127.41
_10092_,127.41
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[6\],127.41
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[23\],127.41
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[4\],127.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[18\],127.36
clknet_5_30_0_clock_ctrl.core_clk,127.36
clknet_6_50_0_clock_ctrl.core_clk,127.36
_02649_,127.27
_01701_,127.22
_08559_,127.22
clknet_6_42_0_clock_ctrl.core_clk,127.22
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[23\],127.17
net2249,127.17
_01274_,127.12
_05715_,127.12
_08355_,127.12
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[24\],127.12
soc.core.uart_tx_fifo_readable,127
gpio_control_bidir_2\[1\].gpio_defaults\[8\],126.995
_05258_,126.9
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[31\],126.85
net483,126.63
_01480_,126.61
_03874_,126.61
soc.core.interface6_bank_bus_dat_r\[18\],126.61
soc.core.mgmtsoc_scratch_storage\[28\],126.61
clknet_6_51_0_clock_ctrl.core_clk,126.61
_02350_,126.56
_03791_,126.56
_03895_,126.56
_05106_,126.56
_14632_,126.56
mgmt_buffers.la_oenb_core\[46\],126.47
gpio_control_in_2\[5\].gpio_defaults\[8\],126.435
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[26\],126.39
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[12\],126.34
_05261_,126.29
_13288_,126.29
_14326_,126.29
gpio_control_in_1a\[5\].shift_register\[3\],126.29
soc.core.VexRiscv.CsrPlugin_mepc\[10\],126.29
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[22\],126.29
_14456_,126.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[23\],126.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[26\],126.24
_06097_,126.15
_08980_,126.05
_01572_,126
_01613_,126
_02411_,126
_05725_,126
_07251_,126
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[18\],126
clknet_5_31_0_clock_ctrl.core_clk,126
pll.ext_trim\[0\],125.86
net1618,125.83
_10328_,125.68
soc.core.VexRiscv.decode_to_execute_RS1\[20\],125.68
_07321_,125.54
_11024_,125.49
_14464_,125.49
gpio_control_in_1a\[4\].mgmt_ena,125.49
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[0\],125.49
clknet_5_22_0_clock_ctrl.core_clk,125.49
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[30\],125.46
_10890_,125.44
_13824_,125.44
_15914_,125.33
gpio_control_in_2\[9\].shift_register\[5\],125.17
net1385,125.17
_11684_,125.12
soc.core.VexRiscv.decode_to_execute_RS1\[0\],125.12
soc.core.spi_master_clk_divider1\[15\],125.12
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[30\],125.03
_02383_,124.98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[18\],124.93
_01347_,124.88
_04817_,124.88
_05926_,124.88
_07250_,124.88
_10410_,124.88
_11309_,124.88
_13677_,124.88
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[9\],124.88
soc.core.interface5_bank_bus_dat_r\[0\],124.88
net873,124.85
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[23\],124.66
soc.core.mgmtsoc_bus_errors\[0\],124.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[24\],124.61
soc.core.dbg_uart_data\[16\],124.61
_02650_,124.52
_09238_,124.34
_01028_,124.32
_09425_,124.32
_10798_,124.32
_12296_,124.32
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[7\],124.32
soc.core.mgmtsoc_litespisdrphycore_cnt\[4\],124.32
soc.core.dbg_uart_address\[20\],124.1
_10403_,124.05
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[18\],124.05
clknet_5_15_0_clock_ctrl.core_clk,124.05
_04120_,123.81
_10086_,123.81
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[9\],123.81
net95,123.81
_07135_,123.76
_08784_,123.76
_13003_,123.76
_09488_,123.73
soc.core.VexRiscv.DebugPlugin_haltIt,123.73
net976,123.73
irq_spi\[2\],123.67
mgmt_buffers.la_data_in_core\[41\],123.67
soc.core.debug_in,123.62
user_io_oeb\[3\],123.62
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[21\],123.44
soc.core.mgmtsoc_litespisdrphycore_sr_in\[24\],123.44
net1745,123.36
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[4\],123.25
_01768_,123.2
_03792_,123.2
_08926_,123.2
_13830_,123.2
net3110,123.2
soc.core.mgmtsoc_master_phyconfig_storage\[9\],123.17
soc.core.mgmtsoc_litespisdrphycore_sr_out\[3\],123.12
_11434_,122.93
_10444_,122.88
_09148_,122.79
_01192_,122.69
_01581_,122.69
_11761_,122.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[28\],122.69
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[29\],122.69
net3060,122.69
_09447_,122.66
_00043_,122.64
_01368_,122.64
_01524_,122.64
_05773_,122.64
_07502_,122.64
_08972_,122.64
_08994_,122.64
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[8\],122.64
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[6\],122.64
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[11\],122.64
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[4\],122.64
net376,122.64
net2079,122.64
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[7\],122.61
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[19\],122.56
gpio_buf_mgmt_io_in_buf\[11\],122.55
mgmt_buffers.mprj_dat_i_user\[9\],122.5
_08467_,122.37
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[3\],122.37
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[28\],122.37
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[11\],122.37
_05573_,122.32
_05579_,122.32
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[4\],122.32
_04986_,122.13
_13805_,122.13
_01411_,122.08
_03817_,122.08
_07445_,122.08
_10683_,122.08
_11717_,122.08
_14494_,122.08
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[31\],122.08
_08505_,122.05
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[20\],121.81
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[24\],121.81
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[11\],121.81
soc.core.spi_master_clk_divider1\[14\],121.81
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[7\],121.76
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[19\],121.76
soc.core.mgmtsoc_litespimmap_storage\[1\],121.76
_01541_,121.67
_05366_,121.62
soc.core.mgmtsoc_litespimmap_storage\[7\],121.62
soc.core.mgmtsoc_litespisdrphycore_sr_out\[12\],121.59
_13764_,121.57
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[9\],121.57
_05733_,121.52
_10402_,121.52
_15583_,121.52
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[31\],121.52
soc.core.interface9_bank_bus_dat_r\[12\],121.52
gpio_control_bidir_1\[1\].gpio_defaults\[4\],121.325
_14362_,121.3
net915,121.25
clknet_6_27_0_clock_ctrl.core_clk,121.25
soc.core.la_out_storage\[40\],121.2
_01283_,121.06
_12046_,121.06
_04431_,121.01
_08961_,121.01
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[21\],121.01
soc.core.VexRiscv._zz_iBusWishbone_ADR\[1\],121.01
clknet_6_47_0_clock_ctrl.core_clk,121.01
_09550_,120.96
net1855,120.96
gpio_control_in_2\[14\].gpio_defaults\[5\],120.92
_12471_,120.64
soc.core.dbg_uart_address\[28\],120.64
_13018_,120.5
soc.core.uart_rx_fifo_consume\[3\],120.47
_01829_,120.45
_03787_,120.45
_07331_,120.45
_15117_,120.45
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[22\],120.45
_06971_,120.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[3\],120.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[26\],120.4
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[28\],120.4
net972,120.4
gpio_control_in_2\[1\].gpio_defaults\[3\],120.35
soc.core.mgmtsoc_litespisdrphycore_sr_out\[10\],120.32
soc.core.spi_master_count\[0\],120.32
soc.core.uartwishbonebridge_state\[1\],120.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[16\],120.08
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[4\],120.08
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[2\],119.94
_07170_,119.84
_08091_,119.84
_09692_,119.84
_11678_,119.84
_11826_,119.84
gpio_control_in_2\[8\].gpio_inen,119.84
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[22\],119.84
clknet_6_31_0_clock_ctrl.core_clk,119.84
soc.core.spimaster_storage\[11\],119.76
soc.core.hk_dat_i\[23\],119.7
_06012_,119.57
_09747_,119.57
soc.core.dbg_uart_address\[29\],119.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[23\],119.52
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[6\],119.52
_07449_,119.43
_01731_,119.38
_13234_,119.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[5\],119.28
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[18\],119.25
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[22\],119.06
_11755_,119.01
_11679_,118.96
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[14\],118.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[23\],118.96
gpio_control_in_2\[3\].shift_register\[0\],118.82
_00996_,118.77
_02651_,118.77
_09739_,118.77
_13993_,118.77
soc.core.interface10_bank_bus_dat_r\[19\],118.77
soc.core.mgmtsoc_scratch_storage\[27\],118.77
clknet_6_24_0_clock_ctrl.core_clk,118.77
net219,118.72
net3265,118.72
soc.core.bus_dat_r\[25\],118.58
gpio_control_in_2\[15\].shift_register\[4\],118.55
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[9\],118.5
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[18\],118.45
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[25\],118.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[0\],118.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[12\],118.4
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[2\],118.4
_06278_,118.31
_05802_,118.26
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[30\],118.26
_06392_,118.21
_11035_,118.21
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[11\],118.21
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[18\],118.21
net76,118.21
net1645,118.21
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[21\],118.18
_02284_,118.16
_02311_,118.16
_04769_,118.16
_08702_,118.16
_09993_,118.16
_11832_,118.16
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[26\],117.89
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[18\],117.89
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[7\],117.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[20\],117.75
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[12\],117.65
soc.core.spi_master_count\[1\],117.65
_00973_,117.6
_06460_,117.6
_10873_,117.6
gpio_control_in_2\[7\].gpio_inen,117.6
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[0\],117.6
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[3\],117.6
net67,117.6
net1644,117.6
net3123,117.6
_14265_,117.52
mgmt_buffers.la_data_out_core\[55\],117.51
mgmt_buffers.la_oenb_core\[38\],117.46
_13446_,117.33
soc.core.dbg_uart_address\[2\],117.33
soc.core.mgmtsoc_master_phyconfig_storage\[1\],117.28
_10869_,117.24
_01667_,117.19
_13020_,117.19
_05529_,117.17
_09754_,117.14
_01451_,117.09
_05043_,117.09
_05062_,117.09
_05063_,117.09
_07475_,117.09
_13753_,117.09
gpio_control_in_1a\[4\].shift_register\[3\],117.09
gpio_control_in_2\[9\].gpio_schmitt_sel,117.09
_13710_,117.04
soc.core.VexRiscv.CsrPlugin_mstatus_MPIE,116.77
soc.core.VexRiscv.lastStagePc\[10\],116.77
soc.core.mgmtsoc_scratch_storage\[29\],116.72
clknet_leaf_1102_clock_ctrl.core_clk,116.69
gpio_control_in_1\[1\].shift_register\[7\],116.58
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[22\],116.58
_06221_,116.53
_11057_,116.53
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[2\],116.53
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[6\],116.53
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[14\],116.53
net1157,116.53
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[23\],116.5
_01210_,116.48
_02386_,116.48
_04424_,116.48
_08089_,116.48
_08968_,116.48
soc.core.VexRiscv.decode_to_execute_RS1\[21\],116.48
soc.core.VexRiscv._zz_lastStageRegFileWrite_valid,116.4
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[24\],116.26
soc.core.mgmtsoc_bus_errors\[11\],116.21
_05934_,116.16
mprj_io_drive_sel[34],116.08
_05335_,116.02
soc.core.dbg_uart_words_count\[5\],116.02
_01035_,115.97
_11707_,115.97
gpio_control_in_1\[0\].shift_register\[7\],115.97
net3086,115.97
_00002_,115.92
_00011_,115.92
_01317_,115.92
_01507_,115.92
_01765_,115.92
_02289_,115.92
_05531_,115.92
_13619_,115.92
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[2\],115.92
net3088,115.92
net3113,115.92
_05657_,115.89
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[13\],115.89
net1538,115.89
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[9\],115.84
mgmt_buffers.la_oenb_core\[39\],115.78
soc.core.VexRiscv.execute_CsrPlugin_csr_836,115.7
gpio_control_in_1\[4\].shift_register\[7\],115.65
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[18\],115.65
soc.core.mgmtsoc_litespisdrphycore_sr_in\[16\],115.65
clknet_leaf_837_clock_ctrl.core_clk,115.65
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[3\],115.6
gpio_control_in_2\[13\].gpio_defaults\[1\],115.595
gpio_control_in_1\[8\].gpio_defaults\[5\],115.535
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[5\],115.43
_03913_,115.36
_04767_,115.36
_05729_,115.36
_09212_,115.36
_13711_,115.36
soc.core.mgmtsoc_litespisdrphycore_storage\[1\],115.33
mgmt_buffers.la_oenb_core\[43\],115.27
gpio_control_bidir_2\[1\].gpio_defaults\[9\],115.195
gpio_control_bidir_1\[0\].gpio_defaults\[0\],115.165
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[24\],115.14
net3077,114.9
_01091_,114.85
_02308_,114.85
_03918_,114.85
net1615,114.85
net3083,114.85
_06017_,114.8
_11763_,114.8
gpio_control_bidir_2\[2\].shift_register\[6\],114.8
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[29\],114.8
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[0\],114.8
net1725,114.8
net1340,114.77
gpio_control_bidir_2\[0\].gpio_defaults\[9\],114.685
soc.core.hk_dat_i\[20\],114.66
net829,114.58
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[12\],114.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[24\],114.48
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[22\],114.48
_15293_,114.39
_01357_,114.29
_14703_,114.29
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[10\],114.29
_06422_,114.24
_15635_,114.24
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[23\],114.24
net1088,114.24
gpio_control_bidir_2\[0\].shift_register\[4\],113.97
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[3\],113.97
clknet_6_54_0_clock_ctrl.core_clk,113.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[0\],113.92
soc.core.VexRiscv.decode_to_execute_REGFILE_WRITE_VALID,113.92
net3079,113.78
_09098_,113.73
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[24\],113.73
soc.core.VexRiscv.dBusWishbone_ADR\[9\],113.73
soc.core.la_out_storage\[5\],113.73
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[9\],113.73
_02217_,113.68
_06048_,113.68
_14141_,113.68
gpio_control_in_1\[6\].shift_register\[7\],113.68
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[29\],113.68
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[31\],113.68
net736,113.68
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[23\],113.65
clknet_leaf_520_clock_ctrl.core_clk,113.6
gpio_control_in_1\[0\].shift_register\[9\],113.41
soc.core.la_ien_storage\[48\],113.41
net613,113.41
soc.core.VexRiscv.CsrPlugin_mepc\[2\],113.36
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[2\],113.36
clknet_5_13_0_clock_ctrl.core_clk,113.36
_05621_,113.33
soc.core.interface10_bank_bus_dat_r\[25\],113.22
_02182_,113.17
_04979_,113.17
_08110_,113.17
_09187_,113.17
gpio_control_bidir_1\[0\].mgmt_ena,113.17
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[26\],113.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[18\],113.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[21\],113.17
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[29\],113.17
soc.core.multiregimpl2_regs1,113.17
_01538_,113.12
_02507_,113.12
_03931_,113.12
_05488_,113.12
_05564_,113.12
_11359_,113.12
_14046_,113.12
_14780_,113.12
gpio_control_in_2\[9\].gpio_inen,113.12
soc.core.count\[7\],113.12
mprj_io_schmitt_sel[17],113.11
_12810_,113.09
net906,113.09
soc.core.litespi_state\[0\],113.04
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[2\],113.04
gpio_control_in_2\[8\].gpio_defaults\[8\],112.995
_05708_,112.89
_09765_,112.85
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[7\],112.8
soc.core.dbg_uart_data\[30\],112.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[23\],112.71
_01165_,112.61
_01887_,112.61
_03995_,112.61
_10426_,112.61
_15427_,112.61
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[11\],112.61
_01672_,112.56
_01942_,112.56
_03997_,112.56
_09662_,112.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[5\],112.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[27\],112.56
net3107,112.56
gpio_control_in_1\[5\].shift_register\[8\],112.29
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[7\],112.29
_04982_,112.24
_05127_,112.24
soc.core.la_ien_storage\[0\],112.24
_05945_,112.1
_12583_,112.05
clknet_leaf_773_clock_ctrl.core_clk,112.02
_02374_,112
_02579_,112
_06080_,112
_07159_,112
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[0\],112
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[9\],112
soc.core.VexRiscv.IBusCachedPlugin_fetchPc_inc,111.97
net2292,111.97
mgmt_buffers.la_data_in_core\[44\],111.86
mgmt_buffers.la_data_in_core\[46\],111.86
_15248_,111.83
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[13\],111.73
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[6\],111.73
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[1\],111.73
clock_ctrl.divider.even_0.clk,111.68
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[9\],111.68
soc.core.VexRiscv.decode_to_execute_RS1\[1\],111.68
_08515_,111.49
soc.core.VexRiscv._zz_execute_ALU_CTRL\[1\],111.49
net2004,111.49
_02313_,111.44
_02575_,111.44
_07646_,111.44
_11081_,111.44
_11824_,111.44
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[8\],111.44
mgmt_buffers.la_data_out_core\[45\],111.3
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[9\],111.27
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[24\],111.17
soc.core.mgmtsoc_litespimmap_burst_adr\[27\],111.17
_05283_,111.12
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[1\],111.12
gpio_control_in_2\[1\].gpio_defaults\[0\],111.055
_16001_,110.98
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[7\],110.98
_01753_,110.93
_09824_,110.93
_10943_,110.93
gpio_control_in_1\[8\].pad_gpio_outen,110.93
soc.core.VexRiscv.DebugPlugin_godmode,110.93
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[20\],110.9
_01444_,110.88
_04792_,110.88
_08397_,110.88
_08973_,110.88
_09104_,110.88
_13867_,110.88
_14713_,110.88
_15848_,110.88
_16075_,110.88
gpio_control_in_1\[5\].resetn_out,110.88
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[24\],110.88
net2421,110.88
clknet_leaf_508_clock_ctrl.core_clk,110.85
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[30\],110.66
_09230_,110.61
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[24\],110.61
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[24\],110.61
net945,110.48
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[25\],110.47
gpio_control_in_1a\[0\].gpio_defaults\[8\],110.415
_02185_,110.37
_02574_,110.37
_05367_,110.37
_06829_,110.37
_13835_,110.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[12\],110.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[27\],110.37
soc.core.dbg_uart_tx_data\[1\],110.37
clknet_leaf_1004_clock_ctrl.core_clk,110.34
_00999_,110.32
_02872_,110.32
_09094_,110.32
_11040_,110.32
_15356_,110.32
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[24\],110.32
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[6\],110.32
net1755,110.32
_08615_,110.1
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[24\],110.1
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[25\],110.05
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[8\],110.05
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[24\],110.05
net1616,110.05
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[12\],110
soc.core.VexRiscv.when_DebugPlugin_l264,110
soc.core.la_ien_storage\[4\],110
net559,110
_01064_,109.81
_01636_,109.81
_05071_,109.81
_13648_,109.81
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[29\],109.81
_11078_,109.76
_12248_,109.76
_13024_,109.76
_14834_,109.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[26\],109.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[12\],109.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[23\],109.76
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[4\],109.76
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[19\],109.76
_05155_,109.54
_05686_,109.44
_09743_,109.44
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[18\],109.44
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[3\],109.44
soc.core.dbg_uart_address\[27\],109.44
soc.core.multiregimpl71_regs1,109.44
clknet_leaf_772_clock_ctrl.core_clk,109.3
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[16\],109.27
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[8\],109.27
_09071_,109.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[20\],109.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[26\],109.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[25\],109.25
soc.core.la_out_storage\[9\],109.25
soc.core.mgmtsoc_bus_errors\[24\],109.25
net764,109.25
_01535_,109.2
_01912_,109.2
_04810_,109.2
_08053_,109.2
_11353_,109.2
_11753_,109.2
_12756_,109.2
_15497_,109.2
gpio_control_in_1\[9\].shift_register\[9\],109.2
net1655,109.2
net3090,109.2
clknet_leaf_365_clock_ctrl.core_clk,109.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[24\],108.93
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[18\],108.93
net1188,108.93
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[9\],108.88
_00931_,108.74
_07513_,108.74
_10518_,108.74
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[30\],108.74
_01003_,108.69
_01913_,108.69
_15482_,108.69
gpio_control_in_2\[2\].gpio_pullup_sel,108.69
gpio_control_in_2\[5\].gpio_inen,108.69
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[6\],108.69
soc.core.dbg_uart_address\[26\],108.69
soc.core.dbg_uart_address\[5\],108.69
net591,108.69
_01421_,108.64
_05988_,108.64
_09866_,108.64
_11214_,108.64
gpio_control_in_1a\[0\].shift_register\[0\],108.64
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[7\],108.64
soc.core.mgmtsoc_scratch_storage\[12\],108.64
net757,108.64
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[5\],108.61
soc.core.dbg_uart_data\[21\],108.56
clknet_leaf_964_clock_ctrl.core_clk,108.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[20\],108.47
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[21\],108.42
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[22\],108.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[30\],108.33
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[22\],108.32
_00058_,108.18
_01631_,108.13
_14038_,108.13
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[30\],108.13
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[30\],108.13
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[22\],108.13
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[31\],108.13
_11838_,108.08
_13854_,108.08
_14707_,108.08
soc.core.interface10_bank_bus_dat_r\[10\],108.08
soc.core.interface6_bank_bus_dat_r\[19\],108.08
net2527,108.08
mgmt_buffers.la_oenb_core\[29\],107.99
soc.core.flash_cs_n,107.99
clknet_leaf_47_clock_ctrl.core_clk,107.91
gpio_control_in_2\[6\].gpio_defaults\[7\],107.865
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[10\],107.86
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[21\],107.86
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[29\],107.81
clknet_leaf_546_clock_ctrl.core_clk,107.81
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[9\],107.76
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[21\],107.67
net162,107.62
_01611_,107.57
_01739_,107.57
_03910_,107.57
_07601_,107.57
soc.core.la_ien_storage\[43\],107.57
soc.core.spi_master_control_storage\[10\],107.57
clknet_leaf_925_clock_ctrl.core_clk,107.54
_01849_,107.52
_02571_,107.52
_03908_,107.52
_07297_,107.52
_09171_,107.52
_10989_,107.52
_12310_,107.52
_14542_,107.52
_14617_,107.52
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[16\],107.52
soc.core.mgmtsoc_scratch_storage\[19\],107.52
net1195,107.52
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[6\],107.25
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[3\],107.2
net622,107.2
net1718,107.2
gpio_control_bidir_2\[0\].gpio_defaults\[1\],107.145
_12857_,107.11
net1073,107.11
_05679_,107.01
_05726_,107.01
_05803_,107.01
_05887_,107.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[13\],107.01
soc.core.la_out_storage\[47\],107.01
_02317_,106.96
_06973_,106.96
_08195_,106.96
_09170_,106.96
_09697_,106.96
_13664_,106.96
soc.core.count\[6\],106.96
net1614,106.96
net1386,106.93
_09293_,106.74
_11834_,106.74
_09189_,106.69
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[12\],106.69
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[8\],106.69
net427,106.69
_11920_,106.64
_13012_,106.64
_01251_,106.55
_01575_,106.45
_05333_,106.45
_05720_,106.45
_06032_,106.45
_06377_,106.45
_09095_,106.45
_11835_,106.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[25\],106.45
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[5\],106.45
net3082,106.45
_01440_,106.4
_01817_,106.4
_02462_,106.4
_05996_,106.4
_06308_,106.4
_12689_,106.4
_13240_,106.4
_14472_,106.4
_15636_,106.4
_11701_,106.37
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[21\],106.37
pll.pll_control.count0\[3\],106.34
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[22\],106.18
_05220_,106.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[27\],106.13
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[24\],106.13
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[9\],106.13
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[23\],106.13
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[6\],106.13
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[31\],106.13
soc.core.dbg_uart_data\[22\],106.13
clknet_3_6_2_clock_ctrl.core_clk,106.13
_08607_,106.08
soc.core.uart_phy_rx_data\[3\],106.08
_02283_,105.99
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[16\],105.99
_12489_,105.94
soc.core.dbg_uart_address\[21\],105.91
_04798_,105.89
_10983_,105.89
_11058_,105.89
_13624_,105.89
gpio_control_bidir_2\[1\].gpio_inen,105.89
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[7\],105.89
soc.core.mgmtsoc_enable_storage,105.89
net724,105.89
_01592_,105.84
_09696_,105.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[12\],105.84
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[24\],105.84
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[29\],105.76
_09475_,105.67
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[23\],105.57
soc.core.mgmtsoc_vexriscv_transfer_complete,105.57
soc.core.dbg_uart_cmd\[0\],105.54
_05203_,105.52
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[30\],105.52
soc.core.uart_phy_rx_tick,105.52
clknet_leaf_718_clock_ctrl.core_clk,105.52
_06110_,105.43
clknet_leaf_725_clock_ctrl.core_clk,105.43
_05681_,105.38
gpio_control_in_1a\[4\].gpio_oe_override,105.38
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[21\],105.38
mprj_io_pullup_sel[17],105.375
_01603_,105.33
_02566_,105.33
_07599_,105.33
_08102_,105.33
_09112_,105.33
_09786_,105.33
_13963_,105.33
_14663_,105.33
gpio_control_in_2\[11\].shift_register\[6\],105.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[25\],105.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[31\],105.33
_00031_,105.28
_06107_,105.28
gpio_control_in_2\[11\].gpio_inen,105.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[25\],105.28
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[24\],105.28
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[6\],105.28
soc.core.interface0_bank_bus_dat_r\[18\],105.28
net16,105.28
net2281,105.25
_08503_,105.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[30\],105.01
_12797_,104.98
_14552_,104.96
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[4\],104.96
_07304_,104.77
_09529_,104.77
_10858_,104.77
_11732_,104.77
gpio_control_in_2\[14\].shift_register\[6\],104.77
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[29\],104.77
net1748,104.77
_00001_,104.72
_01252_,104.72
_01410_,104.72
_09006_,104.72
_13862_,104.72
_15560_,104.72
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[30\],104.72
soc.core.dbg_uart_cmd\[4\],104.72
mprj_io_schmitt_sel[18],104.67
mgmt_buffers.mprj_dat_i_user\[27\],104.58
_09532_,104.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[24\],104.45
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[1\],104.45
clknet_6_26_0_clock_ctrl.core_clk,104.44
_04990_,104.4
_09405_,104.4
_12060_,104.4
_14402_,104.4
_11053_,104.36
soc.core.VexRiscv.execute_to_memory_PC\[15\],104.31
_02415_,104.21
_02510_,104.21
_14918_,104.21
gpio_control_in_2\[5\].shift_register\[5\],104.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[18\],104.21
net849,104.21
clknet_7_35_0_clock_ctrl.core_clk,104.18
_03718_,104.16
_05456_,104.16
_06399_,104.16
_07239_,104.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[17\],104.16
soc.core.interface6_bank_bus_dat_r\[25\],104.16
net68,104.16
gpio_control_in_2\[7\].gpio_defaults\[9\],104.095
net2222,104.08
_09309_,103.89
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[4\],103.89
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[30\],103.89
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[22\],103.84
soc.core.count\[3\],103.84
_13441_,103.81
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[2\],103.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[21\],103.7
clknet_leaf_543_clock_ctrl.core_clk,103.67
_01257_,103.65
_01699_,103.65
_04109_,103.65
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[28\],103.65
_01215_,103.6
_01349_,103.6
_01547_,103.6
_01670_,103.6
_01881_,103.6
_09031_,103.6
gpio_control_in_1\[6\].pad_gpio_out,103.6
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[6\],103.6
_14064_,103.52
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[17\],103.52
gpio_control_in_2\[6\].shift_register\[2\],103.33
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[31\],103.33
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[8\],103.28
soc.core.mgmtsoc_litespimmap_storage\[2\],103.28
_01573_,103.19
_05262_,103.19
_01791_,103.09
_08526_,103.09
_10557_,103.09
clknet_leaf_851_clock_ctrl.core_clk,103.09
net2616,103.09
_09025_,103.04
_09496_,103.04
_11069_,103.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[28\],103.04
soc.core.la_ien_storage\[45\],103.04
soc.core.mgmtsoc_bus_errors\[12\],103.04
soc.core.mgmtsoc_scratch_storage\[26\],103.04
soc.core.multiregimpl39_regs1,103.04
net100,103.04
net2390,103.04
net3046,103.04
soc.core.mgmtsoc_litespisdrphycore_sr_out\[5\],103.01
_05910_,102.77
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[7\],102.77
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[24\],102.77
soc.core.gpio_oe_storage,102.72
soc.core.uart_rx_fifo_readable,102.72
clknet_leaf_556_clock_ctrl.core_clk,102.72
_02155_,102.58
_05892_,102.58
soc.core.uart_rx_pending,102.58
_02214_,102.53
_09870_,102.53
_11034_,102.53
gpio_control_in_2\[3\].shift_register\[9\],102.53
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[27\],102.53
net3054,102.53
_00998_,102.48
_01515_,102.48
_02257_,102.48
_10414_,102.48
_13626_,102.48
_15379_,102.48
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[27\],102.48
soc.core.mgmtsoc_vexriscv_i_cmd_valid,102.48
soc.core.mgmtsoc_litespisdrphycore_sr_in\[5\],102.4
mgmt_buffers.la_data_in_core\[37\],102.34
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[31\],102.31
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[4\],102.26
clknet_leaf_824_clock_ctrl.core_clk,102.26
_05023_,102.21
_09652_,102.21
_13558_,102.21
gpio_control_bidir_1\[1\].shift_register\[5\],102.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[29\],102.21
_00992_,102.07
_09394_,102.02
gpio_control_in_1a\[2\].gpio_defaults\[8\],102.015
_01133_,101.97
_01156_,101.97
_06881_,101.97
_11647_,101.97
_13726_,101.97
gpio_control_bidir_1\[1\].shift_register\[9\],101.97
gpio_control_in_2\[12\].gpio_schmitt_sel,101.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[20\],101.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[29\],101.97
clknet_leaf_799_clock_ctrl.core_clk,101.97
clknet_leaf_778_clock_ctrl.core_clk,101.94
_01471_,101.92
_08375_,101.92
_09091_,101.92
_10454_,101.92
_13235_,101.92
_13627_,101.92
_13856_,101.92
_15590_,101.92
mgmt_buffers.la_data_in_enable\[36\],101.92
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[0\],101.92
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[24\],101.92
net3065,101.92
irq_spi\[0\],101.88
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[6\],101.65
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[24\],101.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[27\],101.6
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[30\],101.6
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[28\],101.6
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[22\],101.6
clknet_leaf_451_clock_ctrl.core_clk,101.6
_08955_,101.46
_09489_,101.46
_01050_,101.41
gpio_control_in_2\[10\].gpio_inen,101.41
gpio_control_in_2\[10\].gpio_schmitt_sel,101.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[26\],101.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[26\],101.41
_04766_,101.36
_10876_,101.36
gpio_control_in_1a\[0\].serial_data_out,101.36
gpio_control_in_2\[12\].gpio_inen,101.36
net74,101.36
net3085,101.36
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[22\],101.33
_14501_,101.14
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[4\],101.09
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[22\],101.09
_05793_,101.04
gpio_control_in_2\[7\].shift_register\[3\],101.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[3\],101.04
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[8\],101.04
soc.core.mgmtsoc_value\[0\],101.04
soc.core.storage_1\[12\]\[7\],101.04
gpio_control_in_2\[14\].gpio_defaults\[1\],100.985
_06145_,100.95
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[21\],100.95
soc.core.la_oe_storage\[32\],100.95
mprj_io_drive_sel[35],100.86
_02446_,100.85
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[0\],100.85
soc.core.mgmtsoc_scratch_storage\[24\],100.85
net180,100.85
_01443_,100.8
_01689_,100.8
_02450_,100.8
_03907_,100.8
_15493_,100.8
_15549_,100.8
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[30\],100.8
soc.core.interface6_bank_bus_dat_r\[17\],100.8
gpio_control_in_2\[6\].gpio_defaults\[6\],100.765
clknet_leaf_538_clock_ctrl.core_clk,100.68
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[8\],100.53
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[14\],100.53
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[21\],100.53
soc.core.spimaster_storage\[4\],100.53
gpio_control_in_1\[3\].shift_register\[6\],100.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[0\],100.48
_01379_,100.34
net1197,100.31
_08763_,100.29
_09133_,100.29
_11029_,100.29
gpio_control_in_2\[8\].shift_register\[6\],100.29
mgmt_buffers.la_data_in_mprj\[35\],100.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[24\],100.29
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[3\],100.29
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[21\],100.29
soc.core.multiregimpl68_regs1,100.29
_00971_,100.24
_01119_,100.24
_02538_,100.24
_05055_,100.24
_14886_,100.24
gpio_control_in_1\[1\].shift_register\[9\],100.24
soc.core.interface10_bank_bus_dat_r\[24\],100.24
soc.core.la_out_storage\[44\],100.24
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[13\],100.24
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[1\],100.24
gpio_control_bidir_2\[1\].gpio_defaults\[7\],100.215
mprj_io_drive_sel[39],100.18
mgmt_buffers.la_oenb_core\[47\],100.1
gpio_control_in_1\[3\].shift_register\[9\],100.07
clknet_leaf_510_clock_ctrl.core_clk,99.97
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[21\],99.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[30\],99.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[26\],99.78
_01401_,99.73
_01763_,99.73
_07335_,99.73
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[2\],99.73
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[17\],99.73
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[5\],99.73
soc.core.mgmtsoc_litespisdrphycore_cnt\[6\],99.73
_01247_,99.68
_01498_,99.68
_01571_,99.68
_02400_,99.68
_06073_,99.68
_08436_,99.68
_08499_,99.68
_08502_,99.68
_14814_,99.68
_15147_,99.68
_15394_,99.68
_15457_,99.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[30\],99.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[13\],99.68
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[24\],99.68
soc.core.spi_master_miso\[5\],99.68
net163,99.68
soc.core.dbg_uart_count\[19\],99.62
_15111_,99.6
clknet_leaf_1207_clock_ctrl.core_clk,99.43
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[18\],99.41
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[4\],99.41
soc.core.spi_master_mosi_storage\[1\],99.41
soc.core.spimaster_storage\[12\],99.41
soc.core.dbg_uart_data\[7\],99.36
net1769,99.36
_02408_,99.32
_01466_,99.27
_01549_,99.27
_01242_,99.17
_01508_,99.17
_02414_,99.17
_02432_,99.17
gpio_control_in_1\[8\].gpio_inen,99.17
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[9\],99.17
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[6\],99.17
clknet_6_18_0_clock_ctrl.core_clk,99.17
net3124,99.17
_02220_,99.12
_02416_,99.12
_04000_,99.12
_05300_,99.12
_07137_,99.12
_08646_,99.12
_11116_,99.12
_13744_,99.12
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[20\],99.12
soc.core.la_oe_storage\[38\],99.12
net1727,99.12
_12984_,99.09
mgmt_buffers.la_data_in_core\[43\],98.98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[25\],98.9
clknet_leaf_750_clock_ctrl.core_clk,98.87
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[3\],98.85
_12049_,98.8
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[11\],98.8
_02124_,98.66
_07189_,98.66
_07611_,98.66
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[18\],98.66
_01704_,98.61
_09407_,98.61
_15640_,98.61
gpio_control_in_1\[2\].shift_register\[8\],98.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[26\],98.61
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[4\],98.61
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[4\],98.61
soc.core.la_ien_storage\[35\],98.61
soc.core.multiregimpl0_regs1,98.61
_02187_,98.56
_06225_,98.56
_10379_,98.56
_15563_,98.56
gpio_control_in_2\[2\].pad_gpio_outen,98.56
soc.core.mgmtsoc_bus_errors\[26\],98.56
net2694,98.42
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[31\],98.39
mprj_io_pulldown_sel[17],98.35
_09913_,98.34
_15921_,98.34
clknet_leaf_36_clock_ctrl.core_clk,98.34
_05913_,98.24
pll.itrim\[7\],98.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[22\],98.24
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[18\],98.24
gpio_control_in_2\[5\].gpio_defaults\[1\],98.235
_02320_,98.15
_06287_,98.15
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[18\],98.1
_01163_,98.05
_04991_,98.05
_07511_,98.05
_15366_,98.05
soc.core.mgmtsoc_litespimmap_burst_adr\[3\],98.02
_06947_,98
_08518_,98
_08988_,98
_09237_,98
_09294_,98
_09995_,98
_10331_,98
_11161_,98
_11999_,98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[24\],98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[13\],98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[28\],98
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[29\],98
clknet_leaf_730_clock_ctrl.core_clk,98
_10336_,97.92
net590,97.92
pll.ext_trim\[24\],97.86
gpio_control_in_2\[12\].gpio_defaults\[8\],97.825
pll.itrim\[6\],97.73
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[10\],97.73
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[28\],97.73
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[1\],97.68
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[14\],97.68
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[5\],97.54
clknet_leaf_460_clock_ctrl.core_clk,97.54
soc.core.dbg_uart_data\[23\],97.51
_01632_,97.49
_02384_,97.49
_05141_,97.49
_06962_,97.49
_09105_,97.49
_13002_,97.49
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[8\],97.49
clknet_leaf_981_clock_ctrl.core_clk,97.46
clknet_leaf_1120_clock_ctrl.core_clk,97.46
_00026_,97.44
_01540_,97.44
_02516_,97.44
_04778_,97.44
_07624_,97.44
_09192_,97.44
_10719_,97.44
_14550_,97.44
_14840_,97.44
gpio_control_in_1\[8\].gpio_schmitt_sel,97.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[16\],97.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[20\],97.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[22\],97.44
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[31\],97.44
net99,97.44
net3047,97.44
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[8\],97.41
gpio_control_in_2\[11\].gpio_defaults\[9\],97.325
user_io_oeb\[4\],97.3
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[17\],97.27
_08575_,97.17
_12767_,97.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[20\],97.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[16\],97.17
_09283_,97.12
_05863_,97.03
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[1\],97.03
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[4\],96.98
_02098_,96.93
gpio_control_in_2\[13\].shift_register\[5\],96.93
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[1\],96.93
_01784_,96.88
_02251_,96.88
_02253_,96.88
_02342_,96.88
_03890_,96.88
_05088_,96.88
_05431_,96.88
_08910_,96.88
_10994_,96.88
_11046_,96.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[0\],96.88
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[21\],96.88
net2074,96.88
clknet_leaf_631_clock_ctrl.core_clk,96.88
soc.core.VexRiscv.decode_to_execute_DO_EBREAK,96.85
user_io_oeb\[15\],96.74
_09728_,96.66
clknet_leaf_381_clock_ctrl.core_clk,96.66
clknet_leaf_1096_clock_ctrl.core_clk,96.66
_08520_,96.61
_14069_,96.61
_14675_,96.61
_15173_,96.56
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[5\],96.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[20\],96.56
clknet_leaf_1016_clock_ctrl.core_clk,96.56
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[31\],96.47
gpio_control_in_2\[11\].gpio_defaults\[8\],96.435
_02355_,96.42
_08970_,96.42
_11436_,96.42
_05850_,96.37
gpio_control_in_1\[8\].gpio_pulldown_sel,96.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[31\],96.37
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[4\],96.37
soc.core.VexRiscv._zz_execute_ALU_CTRL\[0\],96.37
soc.core.mgmtsoc_load_storage\[19\],96.37
soc.core.uart_rx_fifo_produce\[0\],96.37
_02349_,96.32
_04625_,96.32
_10423_,96.32
_11133_,96.32
_14907_,96.32
_15357_,96.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[12\],96.32
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[29\],96.32
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[12\],96.32
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[4\],96.32
soc.core.mgmtsoc_litespisdrphycore_posedge_reg2,96.32
net1657,96.32
_05181_,96.29
mgmt_buffers.la_data_in_core\[29\],96.18
mgmt_buffers.la_data_out_core\[50\],96.18
gpio_control_bidir_1\[0\].gpio_defaults\[4\],96.175
net1990,96.15
_12043_,96.1
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[4\],96.1
soc.core.dbg_uart_data\[4\],96.1
clknet_leaf_647_clock_ctrl.core_clk,96.1
gpio_control_in_1\[9\].mgmt_ena,96.05
gpio_control_in_2\[11\].shift_register\[5\],96.05
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[31\],96.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[18\],96.04
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[14\],96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[17\],96
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[6\],96
clknet_6_46_0_clock_ctrl.core_clk,96
_06118_,95.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[20\],95.86
soc.core.la_out_storage\[51\],95.86
_00005_,95.81
_02175_,95.81
_04804_,95.81
_05682_,95.81
_09102_,95.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[0\],95.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[18\],95.81
_02484_,95.76
_03124_,95.76
_11762_,95.76
_13156_,95.76
gpio_control_in_1a\[0\].shift_register\[5\],95.76
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[21\],95.76
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[25\],95.76
net769,95.76
net1791,95.73
clknet_leaf_388_clock_ctrl.core_clk,95.65
clknet_leaf_338_clock_ctrl.core_clk,95.64
gpio_control_in_2\[6\].gpio_defaults\[4\],95.585
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[5\],95.54
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[1\],95.54
clknet_leaf_1183_clock_ctrl.core_clk,95.54
_08585_,95.49
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[4\],95.49
clknet_leaf_77_clock_ctrl.core_clk,95.49
clknet_6_1_0_clock_ctrl.core_clk,95.49
_14241_,95.3
gpio_control_in_1\[4\].shift_register\[8\],95.3
_01208_,95.25
_01703_,95.25
_02652_,95.25
_12604_,95.25
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[29\],95.25
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[2\],95.25
_01415_,95.2
_06098_,95.2
_07147_,95.2
_07173_,95.2
_11064_,95.2
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[2\],95.2
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[30\],95.2
net2082,95.2
net589,95.17
mgmt_buffers.mprj_dat_i_user\[28\],95.06
clock_ctrl.divider.out,94.98
_08621_,94.93
soc.core.VexRiscv.decode_to_execute_RS1\[13\],94.93
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[7\],94.93
soc.core.VexRiscv.execute_to_memory_MEMORY_ENABLE,94.88
soc.core.spimaster_storage\[9\],94.79
_14496_,94.74
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[24\],94.74
soc.core.mgmtsoc_load_storage\[30\],94.74
_01225_,94.69
_02511_,94.69
_03998_,94.69
_08095_,94.69
_15776_,94.69
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[9\],94.69
net3136,94.69
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[8\],94.66
net1339,94.66
clknet_leaf_159_clock_ctrl.core_clk,94.66
_01830_,94.64
_09038_,94.64
_11740_,94.64
_12172_,94.64
_13860_,94.64
_14416_,94.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[23\],94.64
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[30\],94.64
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[6\],94.64
net2521,94.64
net3075,94.64
net944,94.42
_15163_,94.37
soc.core.mgmtsoc_master_phyconfig_storage\[20\],94.32
_05211_,94.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[30\],94.28
net2076,94.23
_01096_,94.18
_13765_,94.18
clknet_leaf_1137_clock_ctrl.core_clk,94.18
_02453_,94.13
_05277_,94.13
_10421_,94.13
_10988_,94.13
_11278_,94.08
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[7\],94.08
net2525,94.08
_09179_,94.05
clknet_leaf_927_clock_ctrl.core_clk,93.86
gpio_control_in_1a\[4\].shift_register\[8\],93.81
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[19\],93.81
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[30\],93.81
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[29\],93.81
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[9\],93.81
clknet_leaf_701_clock_ctrl.core_clk,93.81
_09631_,93.76
_12852_,93.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[30\],93.76
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[31\],93.76
_01511_,93.67
_02368_,93.57
_07163_,93.57
_08904_,93.57
_09039_,93.57
gpio_control_in_2\[4\].gpio_schmitt_sel,93.57
soc.core.interface3_bank_bus_dat_r\[1\],93.57
net624,93.57
net3040,93.57
_00024_,93.52
_02244_,93.52
_09070_,93.52
_09861_,93.52
_10517_,93.52
_14700_,93.52
_15762_,93.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[25\],93.52
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[6\],93.52
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[26\],93.52
soc.core.multiregimpl44_regs1,93.52
net3093,93.52
gpio_buf_mgmt_io_in_buf\[7\],93.43
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[10\],93.3
clknet_leaf_1101_clock_ctrl.core_clk,93.3
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[6\],93.2
soc.core.dbg_uart_address\[22\],93.2
soc.core.mgmtsoc_litespisdrphycore_sr_out\[21\],93.2
soc.core.mgmtsoc_master_phyconfig_storage\[5\],93.2
clknet_leaf_489_clock_ctrl.core_clk,93.17
gpio_control_in_2\[14\].gpio_defaults\[8\],93.075
_10917_,93.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[30\],93.06
_04682_,93.01
_05570_,93.01
_09300_,93.01
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_valid,93.01
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[1\],93.01
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[16\],93.01
net71,93.01
_01161_,92.96
_01387_,92.96
_01688_,92.96
_02285_,92.96
_02459_,92.96
_04426_,92.96
_05581_,92.96
_13175_,92.96
gpio_control_bidir_1\[1\].gpio_inen,92.96
mgmt_buffers.la_data_in_enable\[41\],92.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[28\],92.96
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[18\],92.96
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[23\],92.93
soc.core.spi_master_clk_divider1\[7\],92.88
soc.core.VexRiscv.DebugPlugin_stepIt,92.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[29\],92.64
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[6\],92.64
clknet_leaf_563_clock_ctrl.core_clk,92.64
_02123_,92.5
_00965_,92.45
_01417_,92.45
_02316_,92.45
_03875_,92.45
_07208_,92.45
_11021_,92.45
_15338_,92.45
gpio_control_in_2\[14\].gpio_schmitt_sel,92.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[18\],92.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[3\],92.45
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[31\],92.45
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[30\],92.45
net144,92.45
net1850,92.45
_00047_,92.4
_00062_,92.4
_01759_,92.4
_02249_,92.4
_06831_,92.4
_13858_,92.4
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[8\],92.4
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[24\],92.37
gpio_control_in_2\[13\].gpio_defaults\[0\],92.225
_12795_,92.18
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[24\],92.18
soc.core.dbg_uart_bytes_count\[1\],92.18
soc.core.uart_phy_tx_tick,92.18
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[26\],92.13
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[23\],92.13
_09741_,92.08
pll.itrim\[9\],92.08
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[10\],92.08
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[31\],92.08
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[31\],92.08
_01896_,91.94
soc.core.litespiphy_state\[0\],91.94
clknet_leaf_665_clock_ctrl.core_clk,91.94
_08516_,91.91
_08598_,91.89
_09123_,91.89
_11103_,91.89
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[31\],91.89
_00009_,91.84
_05053_,91.84
_08463_,91.84
_10731_,91.84
_10828_,91.84
_11178_,91.84
_11922_,91.84
_13718_,91.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[27\],91.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[13\],91.84
net3058,91.84
soc.core.la_out_storage\[8\],91.76
user_io_oeb\[6\],91.7
user_io_out\[1\],91.7
clknet_leaf_190_clock_ctrl.core_clk,91.67
_09246_,91.62
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[11\],91.62
soc.core.VexRiscv.decode_to_execute_RS1\[2\],91.62
clknet_leaf_681_clock_ctrl.core_clk,91.62
net484,91.57
gpio_control_in_2\[9\].shift_register\[4\],91.52
soc.core.count\[12\],91.52
_10435_,91.48
_02509_,91.43
_02648_,91.38
_15669_,91.38
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[29\],91.38
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[7\],91.38
_00033_,91.33
_02480_,91.33
_06960_,91.33
soc.core.spimaster_storage\[10\],91.33
clknet_leaf_970_clock_ctrl.core_clk,91.33
clknet_leaf_666_clock_ctrl.core_clk,91.3
_01284_,91.28
_01463_,91.28
_02464_,91.28
_03777_,91.28
_08963_,91.28
_10378_,91.28
_13241_,91.28
_13922_,91.28
soc.core.mgmtsoc_load_storage\[11\],91.28
net2075,91.28
soc.core.VexRiscv.CsrPlugin_mcause_interrupt,91.06
_05016_,91.01
_09638_,91.01
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[22\],91.01
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[18\],91.01
soc.core.mgmtsoc_bus_errors\[31\],91.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[18\],90.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[0\],90.96
soc.core.mgmtsoc_reload_storage\[11\],90.96
_02447_,90.92
clknet_leaf_716_clock_ctrl.core_clk,90.88
_05379_,90.82
soc.core.mgmtsoc_litespimmap_burst_adr\[4\],90.82
_01727_,90.77
_08165_,90.77
_09284_,90.77
_11588_,90.77
_13500_,90.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[28\],90.77
net79,90.77
clknet_leaf_890_clock_ctrl.core_clk,90.77
net3119,90.77
_00063_,90.72
_01579_,90.72
_02142_,90.72
_02452_,90.72
_02514_,90.72
_06400_,90.72
_13708_,90.72
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[4\],90.69
soc.core.VexRiscv.CsrPlugin_mepc\[15\],90.5
gpio_control_bidir_2\[0\].gpio_defaults\[7\],90.455
_09376_,90.45
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[31\],90.45
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[0\],90.45
gpio_control_in_2\[0\].gpio_defaults\[6\],90.435
clknet_leaf_517_clock_ctrl.core_clk,90.42
_09476_,90.4
_12290_,90.4
_15550_,90.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[0\],90.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[24\],90.4
clknet_leaf_578_clock_ctrl.core_clk,90.4
clknet_leaf_1217_clock_ctrl.core_clk,90.4
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address\[1\],90.32
_10977_,90.31
_05785_,90.26
_06263_,90.26
_12305_,90.26
clknet_leaf_968_clock_ctrl.core_clk,90.26
_00984_,90.21
_03994_,90.21
_09469_,90.21
_10425_,90.21
gpio_control_in_1\[8\].gpio_pullup_sel,90.21
gpio_control_in_2\[4\].gpio_slew_sel,90.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[26\],90.21
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[1\],90.21
clknet_leaf_1249_clock_ctrl.core_clk,90.18
_01227_,90.16
_01465_,90.16
_02456_,90.16
_05838_,90.16
_06042_,90.16
_10980_,90.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[12\],90.16
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[28\],90.16
soc.core.interface10_bank_bus_dat_r\[31\],90.16
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[18\],90.16
gpio_control_in_2\[1\].gpio_defaults\[1\],90.085
soc.core.dbg_uart_data\[17\],90.08
mgmt_buffers.la_oenb_core\[32\],90.02
clknet_leaf_883_clock_ctrl.core_clk,89.99
gpio_control_bidir_1\[1\].gpio_defaults\[7\],89.965
gpio_control_in_2\[6\].shift_register\[8\],89.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[18\],89.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[16\],89.84
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[18\],89.84
_01528_,89.7
_12502_,89.7
_13220_,89.7
clknet_leaf_741_clock_ctrl.core_clk,89.7
_00055_,89.65
_02440_,89.65
_06612_,89.65
_11007_,89.65
_13153_,89.65
_14536_,89.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[22\],89.65
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[6\],89.65
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[16\],89.65
soc.core.dbg_uart_data\[6\],89.65
soc.core.mgmtsoc_master_phyconfig_storage\[13\],89.65
net2036,89.65
soc.core.mgmtsoc_bus_errors\[2\],89.62
clknet_leaf_457_clock_ctrl.core_clk,89.62
_01376_,89.6
_03996_,89.6
_07190_,89.6
_07691_,89.6
_08336_,89.6
_10131_,89.6
_11284_,89.6
_13655_,89.6
_15382_,89.6
_15527_,89.6
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[11\],89.6
net75,89.6
clock_ctrl.divider2.N\[1\],89.51
gpio_control_in_2\[0\].gpio_defaults\[1\],89.485
mgmt_buffers.la_data_in_core\[47\],89.46
user_io_oeb\[23\],89.46
gpio_control_bidir_1\[0\].gpio_defaults\[8\],89.405
_05199_,89.38
soc.core.mgmtsoc_reload_storage\[13\],89.38
gpio_control_in_2\[7\].gpio_defaults\[7\],89.335
_08653_,89.33
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[5\],89.33
clknet_leaf_26_clock_ctrl.core_clk,89.33
_10300_,89.28
_12050_,89.28
soc.core.dbg_uart_data\[25\],89.28
soc.core.mgmtsoc_cpu_rst,89.28
soc.core.mgmtsoc_load_storage\[10\],89.28
net1620,89.28
_00936_,89.14
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[27\],89.14
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[30\],89.14
_08474_,89.11
_04403_,89.09
_04772_,89.09
_04807_,89.09
_06301_,89.09
gpio_control_in_2\[12\].shift_register\[5\],89.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[13\],89.09
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[1\],89.09
net1020,89.09
_01449_,89.04
_02548_,89.04
_09055_,89.04
_09634_,89.04
_11018_,89.04
_11254_,89.04
_11764_,89.04
_13110_,89.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[24\],89.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[3\],89.04
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[1\],89.04
soc.core.la_out_storage\[1\],89.04
soc.core.uart_tx_fifo_consume\[3\],89.04
net2385,89.04
clknet_leaf_967_clock_ctrl.core_clk,89.01
gpio_buf_mgmt_io_oeb_buf\[1\],88.95
clock_ctrl.divider2.N\[0\],88.9
clknet_leaf_607_clock_ctrl.core_clk,88.82
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[16\],88.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[30\],88.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[12\],88.77
soc.core.mgmtsoc_litespimmap_burst_adr\[17\],88.77
_05833_,88.72
_09312_,88.72
_11830_,88.72
clknet_leaf_742_clock_ctrl.core_clk,88.72
_00350_,88.58
gpio_control_in_2\[10\].shift_register\[4\],88.58
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[18\],88.55
_01153_,88.53
_01599_,88.53
_02153_,88.53
_05584_,88.53
_05914_,88.53
_06946_,88.53
_09127_,88.53
_09781_,88.53
_11768_,88.53
_14786_,88.53
soc.core.mgmtsoc_load_storage\[16\],88.5
clknet_leaf_582_clock_ctrl.core_clk,88.5
_09730_,88.49
_01018_,88.48
_04992_,88.48
_06453_,88.48
_07342_,88.48
_08186_,88.48
_08395_,88.48
_08987_,88.48
_10375_,88.48
soc.core.dbg_uart_tx_data\[6\],88.48
soc.core.interface9_bank_bus_dat_r\[2\],88.48
clknet_leaf_882_clock_ctrl.core_clk,88.48
gpio_control_in_2\[15\].gpio_defaults\[0\],88.355
gpio_control_in_1a\[1\].gpio_defaults\[8\],88.335
mprj_io_ie[17],88.335
gpio_control_in_2\[14\].gpio_defaults\[9\],88.315
clknet_leaf_856_clock_ctrl.core_clk,88.31
clknet_leaf_1180_clock_ctrl.core_clk,88.31
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[5\],88.26
clknet_leaf_323_clock_ctrl.core_clk,88.26
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[23\],88.21
soc.core.la_ien_storage\[36\],88.21
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[2\],88.21
gpio_control_in_1a\[0\].gpio_defaults\[7\],88.195
_10011_,88.16
_12178_,88.16
_14428_,88.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[16\],88.16
clknet_leaf_1131_clock_ctrl.core_clk,88.02
_08625_,87.97
_15326_,87.97
gpio_control_in_2\[15\].pad_gpio_out,87.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[28\],87.97
net2072,87.97
net3051,87.97
clknet_leaf_506_clock_ctrl.core_clk,87.94
clknet_leaf_1321_clock_ctrl.core_clk,87.94
_01112_,87.92
_01126_,87.92
_01835_,87.92
_02653_,87.92
_03889_,87.92
_06895_,87.92
_10085_,87.92
_11090_,87.92
_11229_,87.92
_12831_,87.92
_13498_,87.92
_16073_,87.92
soc.core.VexRiscv.CsrPlugin_mtvec_base\[7\],87.92
soc.core.multiregimpl37_regs0,87.92
soc.core.multiregimpl70_regs1,87.92
net1046,87.92
net3035,87.92
_05169_,87.7
_05253_,87.7
_15199_,87.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[30\],87.65
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[12\],87.65
soc.core.uart_rx_fifo_produce\[3\],87.65
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[13\],87.62
clknet_leaf_749_clock_ctrl.core_clk,87.62
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[21\],87.6
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[24\],87.46
_01812_,87.41
_08644_,87.41
_10919_,87.41
_11042_,87.41
_11156_,87.41
gpio_control_in_1\[2\].shift_register\[2\],87.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[0\],87.41
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[8\],87.41
soc.core.multiregimpl69_regs1,87.41
net913,87.38
_00995_,87.36
_03993_,87.36
_06049_,87.36
_10459_,87.36
_11304_,87.36
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[29\],87.36
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[27\],87.36
net3034,87.36
net3125,87.36
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[0\],87.33
gpio_control_bidir_2\[2\].gpio_defaults\[4\],87.235
_14231_,87.14
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[28\],87.14
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[18\],87.14
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[20\],87.09
soc.core.la_out_storage\[4\],87.09
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[13\],87.04
_02521_,87
clknet_leaf_1326_clock_ctrl.core_clk,86.95
net72,86.9
_01080_,86.85
_01798_,86.85
_02572_,86.85
_03999_,86.85
_05858_,86.85
_09233_,86.85
_13529_,86.85
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[8\],86.85
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[31\],86.85
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[0\],86.85
soc.core.mgmtsoc_litespimmap_storage\[5\],86.85
net696,86.85
clknet_leaf_713_clock_ctrl.core_clk,86.85
clknet_leaf_275_clock_ctrl.core_clk,86.82
_01624_,86.8
_01823_,86.8
_02212_,86.8
_02627_,86.8
_03886_,86.8
_04408_,86.8
_09052_,86.8
_09810_,86.8
_10961_,86.8
_11839_,86.8
_12869_,86.8
gpio_control_in_1\[9\].gpio_pulldown_sel,86.8
gpio_control_in_2\[10\].shift_register\[3\],86.8
mgmt_buffers.mprj_dat_i_core_bar\[21\],86.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[30\],86.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[12\],86.8
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[18\],86.8
soc.core.count\[4\],86.8
soc.core.mgmtsoc_load_storage\[29\],86.8
clknet_leaf_1047_clock_ctrl.core_clk,86.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[16\],86.58
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[29\],86.58
clknet_leaf_564_clock_ctrl.core_clk,86.58
_05851_,86.53
pll.pll_control.count0\[2\],86.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[12\],86.53
soc.core.uart_phy_rx_data\[1\],86.53
_14278_,86.48
gpio_control_in_1\[7\].shift_register\[2\],86.48
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[3\],86.48
gpio_control_in_2\[12\].gpio_defaults\[3\],86.365
_14769_,86.34
gpio_control_in_2\[14\].shift_register\[5\],86.34
_01187_,86.29
_01289_,86.29
_02469_,86.29
_05923_,86.29
_07525_,86.29
_08398_,86.29
gpio_buf_mgmt_io_out_buf\[14\],86.29
gpio_control_in_1\[8\].shift_register\[8\],86.29
gpio_control_in_2\[15\].shift_register\[6\],86.29
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[30\],86.29
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[29\],86.29
soc.core.VexRiscv.decode_to_execute_RS1\[18\],86.29
soc.core.interface10_bank_bus_dat_r\[15\],86.29
soc.core.mgmtsoc_litespisdrphycore_count\[2\],86.29
net1873,86.29
net2526,86.29
_01751_,86.24
_02413_,86.24
_02420_,86.24
_05473_,86.24
_06089_,86.24
_07684_,86.24
_09664_,86.24
_11000_,86.24
_11065_,86.24
_12235_,86.24
_13066_,86.24
_13910_,86.24
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[7\],86.24
soc.core.dbg_uart_cmd\[6\],86.24
soc.core.la_ien_storage\[5\],86.24
soc.core.spi_master_control_storage\[15\],86.24
clknet_leaf_1139_clock_ctrl.core_clk,86.24
net2648,86.15
clknet_leaf_1111_clock_ctrl.core_clk,86.12
gpio_control_in_2\[9\].gpio_defaults\[0\],86.115
clock_ctrl.divider.odd_0.counter\[0\],86.02
gpio_control_in_1a\[2\].gpio_defaults\[7\],86.005
_05281_,85.97
clknet_leaf_1275_clock_ctrl.core_clk,85.92
gpio_control_in_2\[9\].gpio_defaults\[1\],85.865
_00952_,85.73
_01594_,85.73
_02276_,85.73
_08087_,85.73
_09516_,85.73
_09841_,85.73
_10909_,85.73
_11303_,85.73
_14112_,85.73
gpio_control_in_2\[6\].shift_register\[7\],85.73
net2069,85.73
net2070,85.73
clknet_1_0_1_clock_ctrl.core_clk,85.73
_03216_,85.68
_05735_,85.68
_06111_,85.68
_08185_,85.68
_08862_,85.68
_10529_,85.68
_11726_,85.68
soc.core.VexRiscv.debug_bus_rsp_data\[4\],85.68
soc.core.interface11_bank_bus_dat_r\[0\],85.68
soc.core.mgmtsoc_scratch_storage\[6\],85.68
net2717,85.68
soc.core.la_ien_storage\[2\],85.65
soc.core.la_ien_storage\[31\],85.6
gpio_buf_mgmt_io_oeb_buf\[2\],85.54
gpio_control_in_2\[8\].gpio_defaults\[4\],85.505
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[18\],85.41
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[14\],85.41
_05105_,85.36
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[5\],85.36
clknet_leaf_710_clock_ctrl.core_clk,85.33
_01220_,85.32
clknet_leaf_884_clock_ctrl.core_clk,85.27
_09431_,85.22
soc.core.VexRiscv.CsrPlugin_interrupt_code\[3\],85.22
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[16\],85.22
clknet_leaf_555_clock_ctrl.core_clk,85.22
_01716_,85.17
_09143_,85.17
_11070_,85.17
_13032_,85.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[3\],85.17
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[18\],85.17
soc.core.interface6_bank_bus_dat_r\[23\],85.17
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[1\],85.17
_00780_,85.12
_03898_,85.12
_03959_,85.12
_05972_,85.12
_07312_,85.12
_08532_,85.12
_09879_,85.12
_10222_,85.12
_10394_,85.12
_11032_,85.12
_11041_,85.12
_13716_,85.12
_15401_,85.12
soc.core.dbg_uart_words_count\[6\],85.12
net333,85.12
gpio_control_in_1a\[3\].gpio_defaults\[3\],85.04
clknet_leaf_1240_clock_ctrl.core_clk,85.04
gpio_control_in_2\[13\].gpio_defaults\[4\],84.995
gpio_control_in_1a\[1\].gpio_defaults\[4\],84.975
_05314_,84.9
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[25\],84.9
clknet_leaf_539_clock_ctrl.core_clk,84.9
_09303_,84.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[5\],84.85
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[29\],84.85
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[5\],84.85
soc.core.la_ien_storage\[3\],84.85
clknet_leaf_1040_clock_ctrl.core_clk,84.82
_15573_,84.8
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[25\],84.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[29\],84.8
clknet_leaf_579_clock_ctrl.core_clk,84.8
clknet_leaf_1188_clock_ctrl.core_clk,84.71
gpio_control_in_2\[7\].gpio_defaults\[4\],84.675
_00056_,84.61
_00983_,84.61
_01144_,84.61
_02116_,84.61
_02543_,84.61
_05194_,84.61
_05836_,84.61
_11144_,84.61
gpio_control_in_2\[6\].shift_register\[6\],84.61
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[6\],84.61
gpio_control_in_2\[1\].gpio_defaults\[5\],84.58
_00023_,84.56
_01416_,84.56
_01433_,84.56
_02161_,84.56
_08437_,84.56
_11104_,84.56
_11279_,84.56
_12877_,84.56
_13669_,84.56
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[1\],84.56
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[10\],84.56
soc.core.mgmtsoc_master_phyconfig_storage\[2\],84.56
net2523,84.56
gpio_control_in_2\[11\].gpio_defaults\[7\],84.485
gpio_control_bidir_2\[0\].gpio_defaults\[0\],84.435
clock_ctrl.divider2.N\[2\],84.42
mgmt_buffers.mprj_dat_i_user\[15\],84.42
clknet_leaf_748_clock_ctrl.core_clk,84.34
_09480_,84.29
pll.pll_control.count0\[1\],84.29
soc.core.la_ien_storage\[46\],84.29
_09339_,84.24
_09484_,84.24
_11706_,84.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[24\],84.24
soc.core.la_ien_storage\[44\],84.24
soc.core.mgmtsoc_master_phyconfig_storage\[0\],84.24
mprj_io_ie[22],84.125
clknet_leaf_280_clock_ctrl.core_clk,84.1
_01684_,84.05
_02406_,84.05
_05140_,84.05
_05188_,84.05
_05954_,84.05
_06202_,84.05
_10000_,84.05
_15744_,84.05
gpio_control_bidir_1\[0\].shift_register\[9\],84.05
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[31\],84.05
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[4\],84.05
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[20\],84.05
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[0\],84.05
_01288_,84
_01434_,84
_02354_,84
_02508_,84
_03818_,84
_10747_,84
_12472_,84
_13667_,84
gpio_control_in_1\[3\].gpio_pullup_sel,84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[13\],84
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[18\],84
soc.core.mgmtsoc_scratch_storage\[4\],84
user_io_oeb\[16\],83.91
gpio_control_in_2\[5\].gpio_defaults\[4\],83.825
clknet_leaf_1267_clock_ctrl.core_clk,83.74
clknet_leaf_760_clock_ctrl.core_clk,83.73
soc.core.litespiphy_state\[1\],83.7
_15241_,83.68
clknet_leaf_34_clock_ctrl.core_clk,83.68
clknet_leaf_705_clock_ctrl.core_clk,83.54
_00095_,83.49
_01178_,83.49
_01287_,83.49
_02379_,83.49
_07369_,83.49
_08470_,83.49
_12964_,83.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[24\],83.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[28\],83.49
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[21\],83.49
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[8\],83.49
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[7\],83.49
soc.core.mgmtsoc_litespisdrphycore_cnt\[0\],83.46
_01517_,83.44
_02321_,83.44
_02471_,83.44
_02545_,83.44
_02904_,83.44
_06857_,83.44
_10914_,83.44
gpio_control_bidir_1\[0\].gpio_pulldown_sel,83.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[25\],83.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[0\],83.44
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[1\],83.44
soc.core.mgmtsoc_reload_storage\[1\],83.44
net1934,83.44
clknet_leaf_1213_clock_ctrl.core_clk,83.41
_05412_,83.36
_09249_,83.36
gpio_control_in_2\[5\].gpio_defaults\[0\],83.315
gpio_buf_mgmt_io_out_buf\[5\],83.3
_11792_,83.27
pll.pll_control.tint\[2\],83.27
_11787_,83.17
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[11\],83.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[6\],83.17
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[30\],83.17
soc.core.la_ien_storage\[49\],83.17
soc.core.mgmtsoc_litespisdrphycore_sr_out\[15\],83.17
clknet_leaf_690_clock_ctrl.core_clk,83.17
clknet_leaf_907_clock_ctrl.core_clk,83.17
_09139_,83.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[24\],83.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[20\],83.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[30\],83.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[0\],83.12
soc.core.mgmtsoc_bus_errors\[5\],83.12
clknet_leaf_693_clock_ctrl.core_clk,83.12
clknet_leaf_374_clock_ctrl.core_clk,83.04
_15102_,82.98
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[4\],82.98
clknet_opt_2_0_clock_ctrl.core_clk,82.98
soc.core.VexRiscv._zz_execute_ENV_CTRL\[1\],82.95
_01204_,82.93
_01448_,82.93
_05457_,82.93
_10984_,82.93
gpio_control_in_2\[1\].shift_register\[9\],82.93
gpio_control_in_2\[6\].mgmt_ena,82.93
soc.core.VexRiscv.CsrPlugin_mtval\[7\],82.93
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[4\],82.93
net161,82.93
net490,82.93
net2522,82.93
clknet_leaf_597_clock_ctrl.core_clk,82.93
clknet_0_clock_ctrl.core_clk,82.93
_00008_,82.88
_01400_,82.88
_01656_,82.88
_02206_,82.88
_02218_,82.88
_06058_,82.88
_06270_,82.88
_08966_,82.88
_14024_,82.88
_15648_,82.88
gpio_control_in_2\[4\].gpio_inen,82.88
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[25\],82.88
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[4\],82.88
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[18\],82.88
soc.core.gpioin0_gpioin0_pending,82.88
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[5\],82.88
soc.core.mgmtsoc_litespisdrphycore_storage\[6\],82.85
clknet_leaf_458_clock_ctrl.core_clk,82.85
clknet_leaf_108_clock_ctrl.core_clk,82.71
clknet_leaf_560_clock_ctrl.core_clk,82.71
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[4\],82.66
clknet_leaf_444_clock_ctrl.core_clk,82.66
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[31\],82.61
clknet_leaf_655_clock_ctrl.core_clk,82.61
clknet_leaf_37_clock_ctrl.core_clk,82.56
clknet_leaf_110_clock_ctrl.core_clk,82.53
gpio_control_in_2\[5\].gpio_defaults\[7\],82.435
_04127_,82.42
gpio_control_in_1\[1\].shift_register\[8\],82.42
gpio_control_bidir_2\[0\].gpio_defaults\[8\],82.385
_02455_,82.37
_05963_,82.37
_08166_,82.37
_08476_,82.37
_10614_,82.37
_10857_,82.37
_15040_,82.37
soc.core.mgmtsoc_value_status\[0\],82.37
clknet_leaf_985_clock_ctrl.core_clk,82.37
_00923_,82.32
_01145_,82.32
_02950_,82.32
_03888_,82.32
_06743_,82.32
_07386_,82.32
_08468_,82.32
_08758_,82.32
_10845_,82.32
_11011_,82.32
_11748_,82.32
_13683_,82.32
gpio_control_in_1\[10\].shift_register\[4\],82.32
soc.core.interface6_bank_bus_dat_r\[24\],82.32
net1289,82.32
_15972_,82.29
clknet_leaf_1014_clock_ctrl.core_clk,82.29
gpio_control_in_2\[10\].gpio_defaults\[0\],82.195
gpio_control_in_1a\[3\].gpio_defaults\[4\],82.175
clknet_leaf_1302_clock_ctrl.core_clk,82.15
gpio_control_bidir_1\[1\].gpio_defaults\[2\],82.105
soc.core.mgmtsoc_litespisdrphycore_cnt\[7\],82.1
soc.core.mgmtsoc_zero_pending,82.1
clknet_leaf_501_clock_ctrl.core_clk,82.1
clknet_leaf_736_clock_ctrl.core_clk,82.07
_14102_,82.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[13\],82.05
soc.core.spi_master_clk_divider1\[3\],82.05
soc.core.uart_phy_rx_data\[6\],82.05
soc.core.mgmtsoc_load_storage\[6\],82
gpio_control_in_2\[4\].gpio_defaults\[2\],81.985
gpio_control_bidir_1\[1\].gpio_defaults\[8\],81.865
_02125_,81.86
_02143_,81.86
_01316_,81.81
_01539_,81.81
_02190_,81.81
_02470_,81.81
_09215_,81.81
_12057_,81.81
_15843_,81.81
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[2\],81.81
soc.core.VexRiscv.CsrPlugin_mip_MEIP,81.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[0\],81.81
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[30\],81.81
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[9\],81.81
clknet_leaf_752_clock_ctrl.core_clk,81.81
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[31\],81.78
_00959_,81.76
_01031_,81.76
_02570_,81.76
_02573_,81.76
_09919_,81.76
_10730_,81.76
_12571_,81.76
_15558_,81.76
mgmt_buffers.la_data_in_enable\[6\],81.76
soc.core.interface10_bank_bus_dat_r\[27\],81.76
soc.core.mgmtsoc_value_status\[19\],81.76
net138,81.76
net227,81.76
net2684,81.76
clknet_leaf_724_clock_ctrl.core_clk,81.73
gpio_buf_mgmt_io_in_buf\[9\],81.62
gpio_control_in_1a\[0\].gpio_defaults\[4\],81.615
clknet_leaf_38_clock_ctrl.core_clk,81.59
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[22\],81.54
_13040_,81.49
_14689_,81.49
clock_ctrl.divider2.odd_0.rst_pulse,81.49
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[6\],81.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[25\],81.49
soc.core.VexRiscv.dBusWishbone_ADR\[6\],81.49
soc.core.la_ien_storage\[1\],81.49
soc.core.la_out_storage\[3\],81.49
soc.core.mgmtsoc_litespisdrphycore_sr_out\[14\],81.49
clknet_leaf_498_clock_ctrl.core_clk,81.49
_10007_,81.44
_11784_,81.44
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[3\],81.44
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[22\],81.44
net1087,81.44
gpio_control_in_2\[11\].gpio_defaults\[1\],81.435
gpio_control_in_2\[12\].gpio_defaults\[1\],81.435
mprj_io_ie[12],81.375
_04984_,81.3
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[27\],81.3
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[28\],81.3
clknet_leaf_816_clock_ctrl.core_clk,81.3
clknet_leaf_1079_clock_ctrl.core_clk,81.3
_00327_,81.25
_01229_,81.25
_01633_,81.25
_05784_,81.25
_08157_,81.25
_08816_,81.25
_11012_,81.25
_11149_,81.25
_11329_,81.25
_15190_,81.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[27\],81.25
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[4\],81.25
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[19\],81.25
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[14\],81.25
soc.core.mgmtsoc_scratch_storage\[23\],81.25
_01099_,81.2
_01259_,81.2
_01537_,81.2
_01766_,81.2
_02346_,81.2
_06878_,81.2
_13459_,81.2
_14900_,81.2
_15371_,81.2
soc.core.VexRiscv.CsrPlugin_mepc\[18\],81.2
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[4\],81.2
soc.core.interface0_bank_bus_dat_r\[19\],81.2
soc.core.mgmtsoc_scratch_storage\[30\],81.2
_13011_,81.12
pll.ext_trim\[3\],81.06
user_io_oeb\[19\],81.06
user_io_out\[18\],81.06
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[31\],80.98
gpio_control_bidir_2\[2\].gpio_defaults\[5\],80.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[13\],80.93
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[14\],80.93
soc.core.spimaster_storage\[8\],80.93
net2012,80.93
clknet_leaf_89_clock_ctrl.core_clk,80.93
clknet_leaf_218_clock_ctrl.core_clk,80.93
_11626_,80.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[20\],80.88
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[0\],80.88
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[23\],80.88
clknet_leaf_979_clock_ctrl.core_clk,80.88
clknet_leaf_1002_clock_ctrl.core_clk,80.88
_08129_,80.84
gpio_control_in_1a\[3\].gpio_defaults\[8\],80.745
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[30\],80.74
net165,80.74
_00939_,80.69
_01441_,80.69
_02246_,80.69
_07836_,80.69
_15852_,80.69
gpio_control_in_1a\[3\].gpio_slew_sel,80.69
gpio_control_in_2\[9\].shift_register\[3\],80.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[26\],80.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[31\],80.69
net114,80.69
clknet_leaf_75_clock_ctrl.core_clk,80.69
net3166,80.69
_01146_,80.64
_02158_,80.64
_02388_,80.64
_02475_,80.64
_03881_,80.64
_06828_,80.64
_08461_,80.64
_10727_,80.64
_13756_,80.64
_15125_,80.64
_15267_,80.64
soc.core.VexRiscv.CsrPlugin_exceptionPendings_1,80.64
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[6\],80.64
mprj_io_in[4],80.61
clknet_leaf_50_clock_ctrl.core_clk,80.56
gpio_control_in_2\[10\].gpio_defaults\[1\],80.555
user_io_oeb\[5\],80.55
gpio_control_in_2\[12\].gpio_defaults\[0\],80.515
gpio_control_in_2\[15\].gpio_defaults\[4\],80.515
gpio_control_in_2\[8\].gpio_defaults\[7\],80.425
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[19\],80.42
_09458_,80.37
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[1\],80.37
clknet_leaf_375_clock_ctrl.core_clk,80.37
clknet_leaf_782_clock_ctrl.core_clk,80.37
clknet_leaf_1205_clock_ctrl.core_clk,80.37
_08769_,80.32
soc.core.VexRiscv.CsrPlugin_mepc\[17\],80.32
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[27\],80.32
_02460_,80.18
_09049_,80.18
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[31\],80.18
_00016_,80.13
_00328_,80.13
_02229_,80.13
_02302_,80.13
_02381_,80.13
_06943_,80.13
_08171_,80.13
_11167_,80.13
gpio_control_in_2\[2\].gpio_pulldown_sel,80.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[31\],80.13
soc.core.uart_phy_rx_data\[5\],80.13
soc.core.uart_tx_fifo_produce\[1\],80.13
_00985_,80.08
_01626_,80.08
_01738_,80.08
_02162_,80.08
_02380_,80.08
_04796_,80.08
_05327_,80.08
_05994_,80.08
_06226_,80.08
_08376_,80.08
_10743_,80.08
_11417_,80.08
_12056_,80.08
_13177_,80.08
mgmt_buffers.la_data_in_mprj_bar\[6\],80.08
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[30\],80.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[11\],80.08
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[21\],80.08
net814,80.08
_08471_,79.91
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[13\],79.86
clknet_leaf_116_clock_ctrl.core_clk,79.86
clknet_leaf_1209_clock_ctrl.core_clk,79.86
_05565_,79.81
_13055_,79.81
soc.core.dbg_uart_tx_data\[7\],79.81
clknet_leaf_387_clock_ctrl.core_clk,79.81
clknet_leaf_503_clock_ctrl.core_clk,79.81
_11452_,79.76
gpio_control_in_2\[7\].gpio_defaults\[1\],79.755
clknet_leaf_235_clock_ctrl.core_clk,79.73
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[27\],79.67
mprj_io_schmitt_sel[15],79.63
_01785_,79.62
_02551_,79.62
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[0\],79.62
_13187_,79.57
gpio_control_in_1\[9\].shift_register\[0\],79.57
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[30\],79.57
soc.core.la_ien_storage\[7\],79.57
net974,79.57
net2273,79.57
clknet_leaf_570_clock_ctrl.core_clk,79.57
_01155_,79.52
_01439_,79.52
_01760_,79.52
_02250_,79.52
_03935_,79.52
_06954_,79.52
_09504_,79.52
_10427_,79.52
_12685_,79.52
_15045_,79.52
gpio_control_in_1\[9\].shift_register\[6\],79.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[18\],79.52
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[31\],79.52
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[3\],79.49
clknet_leaf_215_clock_ctrl.core_clk,79.49
clknet_leaf_452_clock_ctrl.core_clk,79.49
clknet_leaf_1065_clock_ctrl.core_clk,79.49
pll.ext_trim\[5\],79.38
gpio_control_in_2\[8\].gpio_defaults\[0\],79.345
gpio_control_in_1a\[2\].gpio_defaults\[4\],79.325
clknet_leaf_936_clock_ctrl.core_clk,79.3
clknet_leaf_1091_clock_ctrl.core_clk,79.3
_08531_,79.25
_13065_,79.25
soc.core.VexRiscv.CsrPlugin_mie_MSIE,79.25
soc.core.mgmtsoc_bus_errors\[21\],79.25
soc.core.mgmtsoc_bus_errors\[28\],79.25
clknet_leaf_318_clock_ctrl.core_clk,79.25
clknet_leaf_1008_clock_ctrl.core_clk,79.22
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[24\],79.2
_05377_,79.06
_12000_,79.06
clknet_leaf_896_clock_ctrl.core_clk,79.06
_01488_,79.01
_02314_,79.01
_05919_,79.01
_07174_,79.01
soc.core.VexRiscv.dBusWishbone_ADR\[5\],79.01
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size\[0\],79.01
net1913,78.98
_02286_,78.96
_03816_,78.96
_03919_,78.96
_06536_,78.96
_07281_,78.96
_08007_,78.96
_09057_,78.96
_11087_,78.96
_11175_,78.96
_12414_,78.96
_13007_,78.96
_13008_,78.96
_13629_,78.96
_13709_,78.96
_14792_,78.96
gpio_control_in_1\[6\].gpio_oe_override,78.96
gpio_control_in_1a\[1\].gpio_inen,78.96
soc.core.spi_master_clk_divider1\[13\],78.96
soc.core.storage_1\[13\]\[7\],78.96
net87,78.96
net160,78.96
gpio_control_bidir_2\[1\].gpio_defaults\[0\],78.885
soc.core.mgmtsoc_value\[10\],78.88
clknet_leaf_612_clock_ctrl.core_clk,78.88
soc.core.la_ien_storage\[37\],78.74
_08741_,78.69
_09137_,78.69
_12047_,78.69
clknet_leaf_16_clock_ctrl.core_clk,78.69
gpio_control_in_2\[15\].gpio_defaults\[2\],78.655
_15653_,78.64
soc.core.mgmtsoc_load_storage\[24\],78.64
_01261_,78.5
_04819_,78.5
soc.core.VexRiscv.CsrPlugin_mtvec_base\[3\],78.5
clknet_leaf_242_clock_ctrl.core_clk,78.5
clknet_leaf_900_clock_ctrl.core_clk,78.5
_01343_,78.45
_02624_,78.45
_08409_,78.45
_11954_,78.45
_12873_,78.45
_12966_,78.45
_16030_,78.45
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[29\],78.45
soc.core.dbg_uart_cmd\[3\],78.45
net1343,78.45
net1785,78.45
net2073,78.45
clknet_leaf_645_clock_ctrl.core_clk,78.45
clknet_leaf_769_clock_ctrl.core_clk,78.45
_00580_,78.4
_01803_,78.4
_01891_,78.4
_02318_,78.4
_02445_,78.4
_02457_,78.4
_04626_,78.4
_09653_,78.4
_10904_,78.4
_12002_,78.4
_15528_,78.4
gpio_control_bidir_2\[1\].shift_register\[3\],78.4
gpio_control_in_1a\[0\].pad_gpio_out,78.4
mgmt_buffers.la_data_in_mprj_bar\[36\],78.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[13\],78.4
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[4\],78.4
net1137,78.4
clknet_leaf_427_clock_ctrl.core_clk,78.4
gpio_buf_mgmt_io_in_buf\[12\],78.26
clknet_leaf_595_clock_ctrl.core_clk,78.23
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[28\],78.18
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[13\],78.18
clknet_leaf_866_clock_ctrl.core_clk,78.18
_05416_,78.13
_10447_,78.13
_12246_,78.13
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[12\],78.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[28\],78.13
clknet_leaf_738_clock_ctrl.core_clk,78.13
_09138_,78.08
_12854_,78.08
_15593_,78.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[17\],78.08
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[11\],78.08
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[31\],78.08
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[9\],78.08
clknet_leaf_667_clock_ctrl.core_clk,78.05
clknet_leaf_165_clock_ctrl.core_clk,78.04
gpio_control_in_2\[13\].gpio_defaults\[3\],78.015
_15189_,77.99
_01637_,77.94
gpio_control_in_1a\[5\].shift_register\[8\],77.94
_02118_,77.89
_05286_,77.89
_08626_,77.89
_09865_,77.89
_10512_,77.89
_10811_,77.89
_13521_,77.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[17\],77.89
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[14\],77.89
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[31\],77.89
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[1\],77.89
soc.core.mgmtsoc_bus_errors\[7\],77.89
net2071,77.89
_01786_,77.84
_02197_,77.84
_02288_,77.84
_02540_,77.84
_04030_,77.84
_06014_,77.84
_08072_,77.84
_11134_,77.84
soc.core.interface0_bank_bus_dat_r\[1\],77.84
net3022,77.84
soc.core.uart_tx_pending,77.81
clknet_leaf_67_clock_ctrl.core_clk,77.81
clknet_leaf_1041_clock_ctrl.core_clk,77.81
clknet_leaf_1119_clock_ctrl.core_clk,77.81
_15154_,77.62
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[9\],77.62
clknet_leaf_334_clock_ctrl.core_clk,77.62
clknet_leaf_869_clock_ctrl.core_clk,77.62
clknet_leaf_966_clock_ctrl.core_clk,77.62
_05180_,77.57
soc.core.VexRiscv.execute_to_memory_PC\[10\],77.57
soc.core.la_ien_storage\[10\],77.57
soc.core.la_ien_storage\[9\],77.57
soc.core.la_out_storage\[45\],77.57
clknet_leaf_421_clock_ctrl.core_clk,77.57
clknet_leaf_1159_clock_ctrl.core_clk,77.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[0\],77.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[3\],77.52
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[30\],77.52
clknet_leaf_905_clock_ctrl.core_clk,77.52
clknet_leaf_45_clock_ctrl.core_clk,77.43
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[26\],77.38
clknet_leaf_341_clock_ctrl.core_clk,77.38
_01876_,77.33
_05064_,77.33
_06783_,77.33
_07677_,77.33
_09327_,77.33
_10908_,77.33
net92,77.33
net1336,77.33
net1989,77.33
clknet_leaf_906_clock_ctrl.core_clk,77.33
_01473_,77.28
_01848_,77.28
_02336_,77.28
_04181_,77.28
_05014_,77.28
_13474_,77.28
_13757_,77.28
_14970_,77.28
soc.core.VexRiscv.CsrPlugin_mie_MEIE,77.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[16\],77.28
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[29\],77.28
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[6\],77.28
soc.core.dbg_uart_cmd\[2\],77.28
soc.core.mgmtsoc_load_storage\[1\],77.28
net2700,77.28
net2744,77.28
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[23\],77.25
mprj_io_slew_sel[0],77.24
gpio_control_bidir_1\[1\].gpio_defaults\[6\],77.115
pll.pll_control.count0\[4\],77.11
soc.core.spi_master_control_storage\[11\],77.06
_13022_,77.01
pll.pll_control.tint\[3\],77.01
soc.core.VexRiscv.dBusWishbone_ADR\[8\],77.01
_09806_,76.96
_11857_,76.96
mprj_io_oe[22],76.95
gpio_control_bidir_1\[0\].gpio_defaults\[1\],76.935
gpio_control_in_2\[11\].gpio_defaults\[3\],76.93
_01207_,76.92
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[1\],76.82
_01159_,76.77
_01185_,76.77
_01236_,76.77
_01536_,76.77
_05177_,76.77
_08169_,76.77
_08946_,76.77
_10735_,76.77
clknet_leaf_675_clock_ctrl.core_clk,76.77
clknet_3_6_1_clock_ctrl.core_clk,76.77
gpio_control_in_2\[5\].gpio_defaults\[6\],76.735
_00369_,76.72
_01120_,76.72
_01382_,76.72
_01664_,76.72
_01720_,76.72
_02174_,76.72
_04008_,76.72
_10408_,76.72
_10972_,76.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[13\],76.72
soc.core.spi_master_miso\[1\],76.72
soc.core.serial_tx,76.63
clknet_leaf_735_clock_ctrl.core_clk,76.6
mprj_io_in[11],76.58
pll.div\[0\],76.58
clknet_leaf_1128_clock_ctrl.core_clk,76.55
clknet_leaf_977_clock_ctrl.core_clk,76.5
mprj_io_slew_sel[15],76.48
_09268_,76.45
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[28\],76.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[13\],76.45
soc.core.la_out_storage\[38\],76.45
soc.core.mgmtsoc_litespimmap_burst_adr\[29\],76.45
clknet_leaf_58_clock_ctrl.core_clk,76.45
clknet_leaf_408_clock_ctrl.core_clk,76.45
clknet_leaf_910_clock_ctrl.core_clk,76.45
gpio_control_in_2\[7\].shift_register\[5\],76.4
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[19\],76.4
soc.core.mgmtsoc_litespisdrphycore_sr_out\[25\],76.4
clknet_leaf_73_clock_ctrl.core_clk,76.37
mprj_io_drive_sel[32],76.36
_10827_,76.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[28\],76.26
net1617,76.26
_01176_,76.21
_02219_,76.21
_02258_,76.21
_02337_,76.21
_11828_,76.21
_13501_,76.21
soc.core.VexRiscv.execute_to_memory_PC\[19\],76.21
soc.core.uart_phy_tx_data\[0\],76.21
clknet_leaf_619_clock_ctrl.core_clk,76.21
soc.core.gpioin3_gpioin3_mode_storage,76.18
_00314_,76.16
_00836_,76.16
_01752_,76.16
_01947_,76.16
_02110_,76.16
_02192_,76.16
_02278_,76.16
_02482_,76.16
_03887_,76.16
_04257_,76.16
_06498_,76.16
_07950_,76.16
_09307_,76.16
_10787_,76.16
_10920_,76.16
_10966_,76.16
_11846_,76.16
_13538_,76.16
_15805_,76.16
gpio_control_in_1\[10\].serial_data_in,76.16
mgmt_buffers.la_data_in_enable\[59\],76.16
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[12\],76.16
soc.core.interface0_bank_bus_dat_r\[20\],76.16
net563,76.16
soc.core.spi_master_clk_divider1\[9\],76.13
clknet_leaf_385_clock_ctrl.core_clk,76.13
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[0\],76.08
gpio_control_in_2\[7\].gpio_defaults\[0\],75.985
_09368_,75.94
_09437_,75.94
_09444_,75.94
_09181_,75.89
clknet_leaf_793_clock_ctrl.core_clk,75.89
gpio_control_in_2\[6\].shift_register\[5\],75.84
gpio_control_in_2\[8\].shift_register\[3\],75.84
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[16\],75.84
soc.core.la_out_storage\[33\],75.84
_05493_,75.7
clknet_leaf_584_clock_ctrl.core_clk,75.7
clknet_leaf_886_clock_ctrl.core_clk,75.7
clknet_leaf_926_clock_ctrl.core_clk,75.7
mprj_io_ie[20],75.675
clknet_leaf_944_clock_ctrl.core_clk,75.67
clknet_leaf_1109_clock_ctrl.core_clk,75.67
_01086_,75.65
_01223_,75.65
_01513_,75.65
_08368_,75.65
_13752_,75.65
_15885_,75.65
gpio_control_bidir_2\[2\].shift_register\[7\],75.65
gpio_control_in_2\[0\].shift_register\[4\],75.65
gpio_control_in_2\[12\].shift_register\[2\],75.65
clknet_leaf_885_clock_ctrl.core_clk,75.65
clknet_leaf_983_clock_ctrl.core_clk,75.62
_01695_,75.6
_01795_,75.6
_02221_,75.6
_02254_,75.6
_02303_,75.6
_02361_,75.6
_02382_,75.6
_03212_,75.6
_09144_,75.6
_09336_,75.6
_10995_,75.6
_11177_,75.6
_14711_,75.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[3\],75.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[3\],75.6
soc.core.la_out_storage\[2\],75.6
soc.core.mgmtsoc_load_storage\[5\],75.6
net2524,75.6
_09478_,75.52
clknet_leaf_60_clock_ctrl.core_clk,75.52
mgmt_buffers.la_data_out_core\[53\],75.46
soc.core.mgmtsoc_scratch_storage\[17\],75.43
soc.core.VexRiscv.CsrPlugin_mepc\[6\],75.38
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[31\],75.38
net876,75.38
clknet_leaf_868_clock_ctrl.core_clk,75.38
gpio_control_in_2\[6\].shift_register\[4\],75.33
soc.core.count\[13\],75.33
_09732_,75.28
soc.core.mgmtsoc_update_value_storage,75.28
clknet_leaf_161_clock_ctrl.core_clk,75.19
gpio_control_in_2\[14\].gpio_defaults\[2\],75.155
soc.core.mgmtsoc_litespisdrphycore_sr_out\[27\],75.14
clknet_leaf_1163_clock_ctrl.core_clk,75.14
clknet_leaf_1195_clock_ctrl.core_clk,75.14
_00354_,75.09
_00370_,75.09
_01510_,75.09
_01935_,75.09
_02295_,75.09
_05419_,75.09
_07487_,75.09
_08590_,75.09
_10334_,75.09
_10862_,75.09
_10879_,75.09
_11098_,75.09
_13707_,75.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[30\],75.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[20\],75.09
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[15\],75.09
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[14\],75.09
clknet_leaf_935_clock_ctrl.core_clk,75.06
_02271_,75.04
_02489_,75.04
_05236_,75.04
_05893_,75.04
_06031_,75.04
_08826_,75.04
_09846_,75.04
_10575_,75.04
_12299_,75.04
_14847_,75.04
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[30\],75.04
net325,75.04
net2077,75.04
_05183_,75.01
clknet_leaf_946_clock_ctrl.core_clk,75.01
pll.ext_trim\[10\],74.95
_09746_,74.92
pll.div\[2\],74.9
soc.core.serial_rx,74.9
soc.core.spi_miso,74.9
mprj_io_ie[37],74.845
_05175_,74.82
soc.core.mgmtsoc_load_storage\[18\],74.82
clknet_leaf_615_clock_ctrl.core_clk,74.82
_09412_,74.77
gpio_control_in_2\[7\].shift_register\[6\],74.77
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[2\],74.77
net965,74.77
clknet_leaf_125_clock_ctrl.core_clk,74.77
clknet_leaf_1066_clock_ctrl.core_clk,74.77
soc.core.VexRiscv.CsrPlugin_mtval\[3\],74.72
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[3\],74.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[24\],74.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[16\],74.72
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[9\],74.72
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[14\],74.72
soc.core.mgmtsoc_litespimmap_burst_adr\[24\],74.72
mprj_io_oe[21],74.7
mprj_io_slew_sel[18],74.69
_05285_,74.58
_14189_,74.58
_02148_,74.53
_02534_,74.53
_02537_,74.53
_02607_,74.53
_03822_,74.53
_05234_,74.53
gpio_control_in_2\[8\].shift_register\[8\],74.53
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[7\],74.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[28\],74.53
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[18\],74.53
soc.core.VexRiscv._zz_execute_ALU_BITWISE_CTRL\[0\],74.53
soc.core.dbg_uart_address\[23\],74.53
clknet_leaf_588_clock_ctrl.core_clk,74.53
_00408_,74.48
_01827_,74.48
_01890_,74.48
_04084_,74.48
_06259_,74.48
_07248_,74.48
_08873_,74.48
_10720_,74.48
_13884_,74.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[6\],74.48
soc.core.dbg_uart_address\[24\],74.48
soc.core.interface0_bank_bus_dat_r\[2\],74.48
clknet_leaf_940_clock_ctrl.core_clk,74.45
clknet_leaf_1175_clock_ctrl.core_clk,74.45
gpio_control_bidir_1\[0\].gpio_defaults\[7\],74.435
soc.core.mgmtsoc_master_phyconfig_storage\[3\],74.36
clknet_leaf_339_clock_ctrl.core_clk,74.36
user_io_out\[2\],74.34
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[8\],74.26
clknet_leaf_24_clock_ctrl.core_clk,74.26
clknet_leaf_959_clock_ctrl.core_clk,74.26
soc.core.VexRiscv.CsrPlugin_mepc\[8\],74.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[16\],74.21
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[19\],74.21
clknet_leaf_141_clock_ctrl.core_clk,74.21
clknet_leaf_850_clock_ctrl.core_clk,74.21
clknet_leaf_1257_clock_ctrl.core_clk,74.21
_08527_,74.16
_09629_,74.16
_12658_,74.16
soc.core.mgmtsoc_reload_storage\[18\],74.16
clknet_leaf_589_clock_ctrl.core_clk,74.13
_01607_,74.07
clknet_leaf_1211_clock_ctrl.core_clk,74.07
_01255_,74.02
_05082_,74.02
_13865_,74.02
_15272_,74.02
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[28\],74.02
soc.core.la_out_storage\[52\],74.02
clknet_leaf_874_clock_ctrl.core_clk,74.02
_00030_,73.97
_01217_,73.97
_01291_,73.97
_01734_,73.97
_02536_,73.97
_12539_,73.97
_13715_,73.97
gpio_control_in_2\[5\].shift_register\[7\],73.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[29\],73.97
soc.core.mgmtsoc_litespimmap_burst_adr\[2\],73.97
clknet_leaf_74_clock_ctrl.core_clk,73.97
clknet_leaf_483_clock_ctrl.core_clk,73.94
clknet_leaf_663_clock_ctrl.core_clk,73.94
_01545_,73.92
_02324_,73.92
_05835_,73.92
_07213_,73.92
_08117_,73.92
_09121_,73.92
_09835_,73.92
_09911_,73.92
_12432_,73.92
_15502_,73.92
soc.core.VexRiscv.CsrPlugin_mtvec_base\[0\],73.92
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[28\],73.92
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[30\],73.92
soc.core.mgmtsoc_reload_storage\[6\],73.92
net821,73.92
clknet_leaf_1328_clock_ctrl.core_clk,73.92
clknet_leaf_433_clock_ctrl.core_clk,73.89
clknet_leaf_904_clock_ctrl.core_clk,73.89
clknet_leaf_1007_clock_ctrl.core_clk,73.89
clknet_leaf_1025_clock_ctrl.core_clk,73.89
gpio_control_in_2\[14\].gpio_defaults\[7\],73.845
_08464_,73.84
_08634_,73.65
gpio_control_bidir_2\[0\].shift_register\[6\],73.65
gpio_control_in_2\[6\].shift_register\[3\],73.65
gpio_control_in_2\[7\].gpio_defaults\[6\],73.65
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW\[0\],73.65
soc.core.dbg_uart_data\[5\],73.65
soc.core.mgmtsoc_bus_errors\[3\],73.65
soc.core.mgmtsoc_reload_storage\[27\],73.65
soc.core.uart_tx_fifo_produce\[0\],73.65
clknet_leaf_1186_clock_ctrl.core_clk,73.65
clknet_leaf_761_clock_ctrl.core_clk,73.62
_05299_,73.6
net1377,73.6
clknet_leaf_212_clock_ctrl.core_clk,73.6
clknet_leaf_1049_clock_ctrl.core_clk,73.57
_02541_,73.51
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[3\],73.46
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[23\],73.46
soc.core.la_out_storage\[49\],73.46
clknet_leaf_775_clock_ctrl.core_clk,73.46
clknet_leaf_859_clock_ctrl.core_clk,73.46
_05215_,73.43
_00414_,73.41
_01919_,73.41
_02577_,73.41
_04786_,73.41
_06011_,73.41
_09851_,73.41
_10356_,73.41
_11138_,73.41
_12833_,73.41
_15148_,73.41
gpio_control_in_1\[2\].shift_register\[4\],73.41
gpio_control_in_2\[8\].shift_register\[5\],73.41
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[13\],73.41
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[8\],73.41
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[3\],73.41
clknet_leaf_698_clock_ctrl.core_clk,73.41
clknet_1_1_3_clock_ctrl.core_clk,73.41
clknet_leaf_261_clock_ctrl.core_clk,73.38
clknet_leaf_1166_clock_ctrl.core_clk,73.38
_03826_,73.36
_05163_,73.36
_05577_,73.36
_05619_,73.36
_05889_,73.36
_08659_,73.36
_11825_,73.36
_13183_,73.36
_13523_,73.36
_15122_,73.36
gpio_control_in_1\[5\].gpio_inen,73.36
net102,73.36
clknet_leaf_544_clock_ctrl.core_clk,73.33
pll.div\[1\],73.22
_05120_,73.14
clknet_leaf_401_clock_ctrl.core_clk,73.14
clknet_leaf_903_clock_ctrl.core_clk,73.14
gpio_control_in_2\[5\].shift_register\[6\],73.09
soc.core.VexRiscv.externalInterruptArray_regNext\[1\],73.09
soc.core.mgmtsoc_value_status\[10\],73.09
_08523_,73.06
clknet_leaf_531_clock_ctrl.core_clk,73.06
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending,73.04
soc.core.la_out_storage\[43\],73.04
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[15\],73.04
soc.core.storage_1\[2\]\[0\],73.04
gpio_control_in_1a\[2\].gpio_defaults\[6\],72.955
clknet_leaf_1098_clock_ctrl.core_clk,72.95
mprj_io_slew_sel[26],72.94
_01998_,72.9
_05020_,72.9
gpio_control_in_1\[7\].gpio_slew_sel,72.9
clknet_leaf_942_clock_ctrl.core_clk,72.9
gpio_control_in_2\[4\].gpio_defaults\[0\],72.885
clknet_leaf_932_clock_ctrl.core_clk,72.87
clknet_leaf_947_clock_ctrl.core_clk,72.87
_00424_,72.85
_01643_,72.85
_01949_,72.85
_02504_,72.85
_07967_,72.85
_08996_,72.85
_09090_,72.85
_10314_,72.85
_11574_,72.85
_11586_,72.85
_12881_,72.85
_13725_,72.85
gpio_control_in_2\[15\].shift_register\[5\],72.85
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[0\],72.85
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[25\],72.85
soc.core.mgmtsoc_reload_storage\[31\],72.85
net81,72.85
net420,72.85
clknet_leaf_912_clock_ctrl.core_clk,72.82
clknet_leaf_928_clock_ctrl.core_clk,72.82
_00374_,72.8
_00954_,72.8
_01486_,72.8
_01818_,72.8
_04119_,72.8
_04476_,72.8
_07600_,72.8
_08167_,72.8
_09220_,72.8
_10758_,72.8
_10973_,72.8
_12890_,72.8
_13552_,72.8
_15331_,72.8
_15576_,72.8
gpio_control_in_1a\[5\].gpio_inen,72.8
gpio_control_in_1a\[5\].shift_register\[4\],72.8
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[18\],72.8
soc.core.mgmtsoc_value\[5\],72.8
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[28\],72.8
net146,72.8
net318,72.8
net1743,72.8
clknet_leaf_757_clock_ctrl.core_clk,72.77
soc.core.la_ien_storage\[40\],72.72
mgmt_buffers.la_data_in_core\[15\],72.66
clknet_opt_4_0_clock_ctrl.core_clk,72.66
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size\[1\],72.63
clknet_leaf_480_clock_ctrl.core_clk,72.63
clknet_leaf_1296_clock_ctrl.core_clk,72.63
clknet_leaf_1173_clock_ctrl.core_clk,72.58
mprj_io_schmitt_sel[26],72.57
gpio_control_in_2\[10\].shift_register\[1\],72.53
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[8\],72.53
soc.core.mgmtsoc_bus_errors\[25\],72.53
net1654,72.53
clknet_leaf_343_clock_ctrl.core_clk,72.53
clknet_leaf_378_clock_ctrl.core_clk,72.53
clknet_leaf_849_clock_ctrl.core_clk,72.53
clknet_leaf_881_clock_ctrl.core_clk,72.53
clknet_leaf_715_clock_ctrl.core_clk,72.5
gpio_control_bidir_1\[1\].gpio_defaults\[5\],72.485
_08713_,72.48
_09952_,72.48
soc.core.VexRiscv.DebugPlugin_haltedByBreak,72.48
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[28\],72.48
soc.core.mgmtsoc_scratch_storage\[3\],72.48
clknet_leaf_325_clock_ctrl.core_clk,72.48
clknet_leaf_303_clock_ctrl.core_clk,72.45
mprj_io_slew_sel[17],72.44
gpio_control_in_1\[9\].shift_register\[7\],72.34
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[27\],72.34
net170,72.34
net336,72.34
clknet_leaf_1055_clock_ctrl.core_clk,72.34
clknet_leaf_1229_clock_ctrl.core_clk,72.34
_01315_,72.29
_02418_,72.29
_02553_,72.29
_04941_,72.29
_05956_,72.29
_08944_,72.29
_12278_,72.29
_14562_,72.29
_15557_,72.29
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[22\],72.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[29\],72.29
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[16\],72.29
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[23\],72.29
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[22\],72.29
gpio_control_in_2\[15\].gpio_defaults\[7\],72.265
_00254_,72.24
_00576_,72.24
_02128_,72.24
_02242_,72.24
_02568_,72.24
_02578_,72.24
_03901_,72.24
_04608_,72.24
_05716_,72.24
_08695_,72.24
_09165_,72.24
_11550_,72.24
_11902_,72.24
_15743_,72.24
gpio_control_in_2\[15\].shift_register\[1\],72.24
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[19\],72.24
soc.core.mgmtsoc_value_status\[16\],72.24
net451,72.21
clknet_leaf_819_clock_ctrl.core_clk,72.21
clknet_leaf_988_clock_ctrl.core_clk,72.12
_04978_,72.07
gpio_control_in_2\[12\].gpio_defaults\[7\],72.025
mprj_io_schmitt_sel[16],71.98
gpio_control_in_2\[6\].shift_register\[9\],71.97
soc.core.VexRiscv.externalInterruptArray_regNext\[0\],71.97
clknet_leaf_208_clock_ctrl.core_clk,71.97
clknet_leaf_661_clock_ctrl.core_clk,71.97
clknet_leaf_915_clock_ctrl.core_clk,71.97
clknet_leaf_918_clock_ctrl.core_clk,71.97
clknet_leaf_1068_clock_ctrl.core_clk,71.97
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[18\],71.92
soc.core.mgmtsoc_scratch_storage\[13\],71.92
soc.core.mgmtsoc_value_status\[11\],71.92
net405,71.92
net1911,71.92
clknet_leaf_838_clock_ctrl.core_clk,71.92
gpio_control_in_2\[3\].gpio_defaults\[0\],71.855
_13445_,71.83
_09798_,71.78
_00259_,71.73
_01505_,71.73
_01605_,71.73
_02438_,71.73
_08643_,71.73
_08953_,71.73
_10310_,71.73
_10736_,71.73
_13215_,71.73
_14307_,71.73
soc.core.VexRiscv.CsrPlugin_mtval\[11\],71.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[2\],71.73
soc.core.VexRiscv.execute_CsrPlugin_csr_773,71.73
_00405_,71.68
_01056_,71.68
_01087_,71.68
_03552_,71.68
_06430_,71.68
_08121_,71.68
_08790_,71.68
_10996_,71.68
_11943_,71.68
_12309_,71.68
_12339_,71.68
_12353_,71.68
_12362_,71.68
_15359_,71.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[17\],71.68
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[22\],71.68
soc.core.mgmtsoc_reload_storage\[26\],71.68
net82,71.68
net865,71.68
net970,71.68
clknet_leaf_1242_clock_ctrl.core_clk,71.68
clknet_1_1_1_clock_ctrl.core_clk,71.68
clknet_leaf_575_clock_ctrl.core_clk,71.65
_09140_,71.6
mprj_io_pulldown_sel[15],71.54
clknet_leaf_1148_clock_ctrl.core_clk,71.46
clknet_leaf_295_clock_ctrl.core_clk,71.41
clknet_leaf_1134_clock_ctrl.core_clk,71.41
_10420_,71.36
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[30\],71.36
soc.core.mgmtsoc_scratch_storage\[2\],71.36
soc.core.mgmtsoc_value_status\[18\],71.36
_02636_,71.22
_00041_,71.17
_01248_,71.17
_02576_,71.17
_04113_,71.17
_06034_,71.17
_07171_,71.17
_14690_,71.17
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[31\],71.17
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[23\],71.17
clknet_leaf_1138_clock_ctrl.core_clk,71.17
clknet_leaf_1228_clock_ctrl.core_clk,71.17
net3039,71.17
soc.core.mgmtsoc_reload_storage\[8\],71.14
_01057_,71.12
_01530_,71.12
_01864_,71.12
_02353_,71.12
_02490_,71.12
_04593_,71.12
_09124_,71.12
_09538_,71.12
_11006_,71.12
_11998_,71.12
_14491_,71.12
_14722_,71.12
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[23\],71.12
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[17\],71.12
net84,71.12
clknet_leaf_446_clock_ctrl.core_clk,71.12
_10263_,71.09
clknet_leaf_972_clock_ctrl.core_clk,71.09
gpio_control_in_1\[7\].gpio_defaults\[0\],71.055
mgmt_buffers.la_oenb_core\[7\],70.98
soc.core.VexRiscv._zz_execute_SHIFT_CTRL\[1\],70.95
clknet_leaf_243_clock_ctrl.core_clk,70.95
_11819_,70.9
soc.core.VexRiscv.CsrPlugin_mtval\[10\],70.9
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[3\],70.9
soc.core.mgmtsoc_value\[1\],70.9
clknet_leaf_580_clock_ctrl.core_clk,70.9
_05193_,70.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[16\],70.85
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[19\],70.85
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[21\],70.85
soc.core.mgmtsoc_litespimmap_burst_adr\[23\],70.85
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[1\],70.85
net466,70.85
clknet_leaf_157_clock_ctrl.core_clk,70.85
clknet_leaf_787_clock_ctrl.core_clk,70.85
clknet_leaf_1026_clock_ctrl.core_clk,70.85
clknet_leaf_1135_clock_ctrl.core_clk,70.85
clknet_leaf_1182_clock_ctrl.core_clk,70.85
_08738_,70.8
_10275_,70.8
_13114_,70.8
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[0\],70.8
gpio_control_bidir_2\[2\].gpio_defaults\[2\],70.76
gpio_control_in_1a\[0\].gpio_defaults\[6\],70.72
gpio_control_in_1\[9\].gpio_defaults\[1\],70.665
gpio_control_in_2\[10\].shift_register\[2\],70.66
clknet_leaf_530_clock_ctrl.core_clk,70.66
clknet_leaf_902_clock_ctrl.core_clk,70.66
clknet_leaf_333_clock_ctrl.core_clk,70.63
_00413_,70.61
_02165_,70.61
_02373_,70.61
_02443_,70.61
_03640_,70.61
_08088_,70.61
_08658_,70.61
_11109_,70.61
_11766_,70.61
gpio_control_in_1\[10\].shift_register\[0\],70.61
gpio_control_in_1\[4\].shift_register\[9\],70.61
gpio_control_in_1\[7\].gpio_schmitt_sel,70.61
gpio_control_in_2\[9\].gpio_slew_sel,70.61
soc.core.count\[2\],70.61
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[29\],70.61
clknet_leaf_568_clock_ctrl.core_clk,70.61
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[13\],70.58
clknet_leaf_450_clock_ctrl.core_clk,70.58
clknet_leaf_456_clock_ctrl.core_clk,70.58
_00322_,70.56
_01143_,70.56
_01414_,70.56
_01856_,70.56
_02306_,70.56
_02315_,70.56
_02472_,70.56
_02502_,70.56
_03400_,70.56
_03900_,70.56
_05482_,70.56
_07237_,70.56
_13238_,70.56
_13817_,70.56
_14502_,70.56
_15244_,70.56
_15892_,70.56
gpio_control_in_1a\[1\].shift_register\[5\],70.56
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[25\],70.56
soc.core.interface6_bank_bus_dat_r\[27\],70.56
soc.core.la_out_storage\[6\],70.56
net191,70.56
net3206,70.56
mprj_io_out[18],70.55
_09306_,70.53
clknet_leaf_521_clock_ctrl.core_clk,70.53
clknet_leaf_591_clock_ctrl.core_clk,70.53
gpio_control_in_2\[5\].gpio_defaults\[5\],70.52
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[13\],70.39
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[22\],70.34
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[18\],70.34
clknet_leaf_628_clock_ctrl.core_clk,70.34
clknet_leaf_751_clock_ctrl.core_clk,70.34
clknet_leaf_765_clock_ctrl.core_clk,70.34
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[29\],70.29
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[19\],70.29
soc.core.mgmtsoc_litespimmap_burst_adr\[18\],70.29
soc.core.mgmtsoc_litespimmap_burst_adr\[28\],70.29
soc.core.spi_master_clk_divider1\[0\],70.29
clknet_leaf_680_clock_ctrl.core_clk,70.29
clknet_leaf_786_clock_ctrl.core_clk,70.29
clknet_leaf_1052_clock_ctrl.core_clk,70.29
gpio_control_in_2\[9\].gpio_defaults\[3\],70.26
mprj_io_oe[20],70.26
_13549_,70.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[13\],70.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[29\],70.24
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[30\],70.24
soc.core.mgmtsoc_master_phyconfig_storage\[14\],70.24
clknet_leaf_277_clock_ctrl.core_clk,70.12
_02327_,70.1
_10863_,70.1
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[13\],70.1
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[28\],70.1
clknet_leaf_383_clock_ctrl.core_clk,70.1
clknet_leaf_745_clock_ctrl.core_clk,70.1
_01027_,70.05
_01108_,70.05
_01300_,70.05
_02224_,70.05
_10204_,70.05
_10580_,70.05
_11547_,70.05
_14527_,70.05
gpio_control_in_2\[6\].gpio_inen,70.05
gpio_control_in_2\[9\].shift_register\[2\],70.05
soc.core.interface4_bank_bus_dat_r\[1\],70.05
net1018,70.05
net1776,70.05
clknet_leaf_598_clock_ctrl.core_clk,70.05
clknet_leaf_1029_clock_ctrl.core_clk,70.05
clknet_leaf_396_clock_ctrl.core_clk,70.02
_01338_,70
_01428_,70
_01568_,70
_03542_,70
_03715_,70
_07255_,70
_08693_,70
_09912_,70
_14665_,70
_15076_,70
soc.core.mgmtsoc_update_value_re,70
clknet_leaf_1070_clock_ctrl.core_clk,69.97
clknet_leaf_1169_clock_ctrl.core_clk,69.97
gpio_control_bidir_2\[1\].gpio_defaults\[6\],69.965
clknet_leaf_102_clock_ctrl.core_clk,69.92
mgmt_buffers.la_data_in_core\[14\],69.86
gpio_control_in_1a\[3\].gpio_defaults\[7\],69.855
_05680_,69.78
soc.core.mgmtsoc_vexriscv_transfer_wait_for_ack,69.73
clknet_leaf_659_clock_ctrl.core_clk,69.73
clknet_leaf_1170_clock_ctrl.core_clk,69.73
mprj_io_slew_sel[30],69.72
_14800_,69.68
clock_ctrl.divider2.odd_0.out_counter2,69.68
gpio_control_bidir_2\[0\].shift_register\[1\],69.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[24\],69.68
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[8\],69.68
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[20\],69.68
soc.core.mgmtsoc_reload_storage\[5\],69.68
clknet_leaf_287_clock_ctrl.core_clk,69.59
_05921_,69.54
_09164_,69.54
gpio_control_in_2\[14\].shift_register\[2\],69.54
soc.core.uart_rx_fifo_level0\[4\],69.54
_05021_,69.51
soc.core.VexRiscv._zz_iBusWishbone_ADR\[2\],69.51
_01386_,69.49
_02178_,69.49
_02345_,69.49
_02560_,69.49
_03937_,69.49
_05931_,69.49
_08841_,69.49
_09190_,69.49
_10381_,69.49
_13360_,69.49
_15946_,69.49
gpio_control_in_1a\[3\].pad_gpio_outen,69.49
gpio_control_in_2\[9\].shift_register\[1\],69.49
mprj_io_schmitt_sel[3],69.49
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[10\],69.49
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[18\],69.49
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[13\],69.49
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[22\],69.49
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[2\],69.49
soc.core.mgmtsoc_litespimmap_burst_adr\[5\],69.49
soc.core.mgmtsoc_value_status\[1\],69.49
soc.core.spimaster_storage\[3\],69.49
clknet_leaf_150_clock_ctrl.core_clk,69.49
clknet_leaf_411_clock_ctrl.core_clk,69.49
net3073,69.49
_00321_,69.44
_00792_,69.44
_01033_,69.44
_01152_,69.44
_01484_,69.44
_01625_,69.44
_01658_,69.44
_02159_,69.44
_02376_,69.44
_02645_,69.44
_03892_,69.44
_03944_,69.44
_06924_,69.44
_09111_,69.44
_12068_,69.44
_12322_,69.44
_12429_,69.44
_12454_,69.44
_13653_,69.44
_14023_,69.44
_14248_,69.44
_15778_,69.44
gpio_control_in_1\[4\].pad_gpio_out,69.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[21\],69.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[23\],69.44
soc.core.multiregimpl39_regs0,69.44
clknet_leaf_536_clock_ctrl.core_clk,69.41
clknet_leaf_551_clock_ctrl.core_clk,69.41
clknet_leaf_382_clock_ctrl.core_clk,69.27
_05260_,69.22
_09428_,69.22
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[25\],69.22
soc.core.mgmtsoc_litespimmap_burst_adr\[25\],69.22
clknet_leaf_626_clock_ctrl.core_clk,69.22
clknet_leaf_978_clock_ctrl.core_clk,69.22
_08519_,69.17
_10245_,69.17
_13063_,69.17
_13116_,69.17
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[16\],69.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[3\],69.17
clknet_leaf_270_clock_ctrl.core_clk,69.17
_09320_,69.12
_10195_,69.12
soc.core.mgmtsoc_bus_errors\[27\],69.12
clknet_leaf_733_clock_ctrl.core_clk,69.12
clknet_leaf_870_clock_ctrl.core_clk,69.12
clknet_leaf_1011_clock_ctrl.core_clk,69.12
gpio_control_in_1a\[4\].gpio_defaults\[5\],69.11
_11139_,69.08
mprj_io_schmitt_sel[2],69.02
_01800_,68.98
_02310_,68.98
gpio_control_in_2\[9\].shift_register\[0\],68.98
mprj_io_pulldown_sel[21],68.98
clknet_leaf_350_clock_ctrl.core_clk,68.98
mprj_io_ie[23],68.965
clknet_leaf_313_clock_ctrl.core_clk,68.95
_00091_,68.93
_00260_,68.93
_01025_,68.93
_01922_,68.93
_02154_,68.93
_02642_,68.93
_08967_,68.93
_10868_,68.93
_11404_,68.93
_12951_,68.93
_14995_,68.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[11\],68.93
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[4\],68.93
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[4\],68.93
net370,68.93
_14204_,68.9
_01496_,68.88
_02150_,68.88
_02529_,68.88
_05190_,68.88
_05385_,68.88
_06864_,68.88
_06905_,68.88
_08004_,68.88
_12062_,68.88
_14546_,68.88
_14668_,68.88
_14702_,68.88
_14829_,68.88
_15412_,68.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[3\],68.88
net93,68.88
net1790,68.88
clknet_leaf_913_clock_ctrl.core_clk,68.88
clknet_leaf_1095_clock_ctrl.core_clk,68.88
gpio_control_in_2\[10\].gpio_defaults\[7\],68.855
clknet_leaf_5_clock_ctrl.core_clk,68.8
clknet_leaf_78_clock_ctrl.core_clk,68.76
soc.core.flash_io1_di,68.74
clknet_leaf_1039_clock_ctrl.core_clk,68.71
clknet_leaf_1325_clock_ctrl.core_clk,68.71
gpio_control_in_2\[13\].shift_register\[4\],68.66
clknet_leaf_1144_clock_ctrl.core_clk,68.66
_05823_,68.61
clock_ctrl.divider2.odd_0.initial_begin\[1\],68.61
gpio_control_in_2\[14\].shift_register\[9\],68.61
mprj_io_drive_sel[47],68.61
mprj_io_out[7],68.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[3\],68.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[30\],68.61
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[3\],68.61
soc.core.mgmtsoc_value\[11\],68.61
clknet_leaf_249_clock_ctrl.core_clk,68.61
clknet_leaf_729_clock_ctrl.core_clk,68.61
_05801_,68.56
soc.core.mgmtsoc_litespimmap_burst_adr\[1\],68.56
clknet_leaf_867_clock_ctrl.core_clk,68.56
gpio_control_in_2\[7\].gpio_defaults\[3\],68.53
gpio_control_in_1\[10\].gpio_defaults\[1\],68.525
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[30\],68.47
clknet_leaf_1006_clock_ctrl.core_clk,68.47
_02180_,68.42
_11746_,68.42
_13590_,68.42
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[14\],68.39
clknet_leaf_245_clock_ctrl.core_clk,68.39
_01072_,68.37
_02207_,68.37
_07789_,68.37
_11604_,68.37
_13650_,68.37
_14497_,68.37
gpio_control_in_1a\[0\].gpio_defaults\[9\],68.37
gpio_control_in_1a\[1\].shift_register\[3\],68.37
gpio_control_in_2\[15\].gpio_defaults\[1\],68.37
mprj_io_drive_sel[33],68.37
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[19\],68.37
net281,68.37
clknet_leaf_57_clock_ctrl.core_clk,68.37
clknet_leaf_877_clock_ctrl.core_clk,68.37
clknet_leaf_413_clock_ctrl.core_clk,68.34
gpio_control_in_1a\[5\].gpio_defaults\[4\],68.325
_00040_,68.32
_00349_,68.32
_01567_,68.32
_02454_,68.32
_06022_,68.32
_07265_,68.32
_07411_,68.32
_09062_,68.32
_09115_,68.32
_11093_,68.32
_11589_,68.32
_11957_,68.32
_13643_,68.32
gpio_control_in_2\[10\].shift_register\[9\],68.32
soc.core.mgmtsoc_litespimmap_burst_adr\[26\],68.32
net282,68.32
clknet_3_0_1_clock_ctrl.core_clk,68.32
clknet_leaf_784_clock_ctrl.core_clk,68.29
_09330_,68.15
_12858_,68.1
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[22\],68.1
clknet_leaf_181_clock_ctrl.core_clk,68.1
clknet_leaf_586_clock_ctrl.core_clk,68.1
clknet_leaf_991_clock_ctrl.core_clk,68.1
clknet_leaf_107_clock_ctrl.core_clk,68.05
clknet_leaf_162_clock_ctrl.core_clk,68.05
clknet_leaf_335_clock_ctrl.core_clk,68.05
clknet_leaf_677_clock_ctrl.core_clk,68.05
clknet_leaf_818_clock_ctrl.core_clk,68.05
clknet_leaf_953_clock_ctrl.core_clk,68.05
clknet_leaf_960_clock_ctrl.core_clk,68.05
_05947_,68
soc.core.spi_master_clk_divider1\[10\],68
clknet_leaf_534_clock_ctrl.core_clk,68
clknet_leaf_847_clock_ctrl.core_clk,68
clknet_leaf_213_clock_ctrl.core_clk,67.97
gpio_control_in_2\[2\].gpio_defaults\[0\],67.875
_09180_,67.86
_15363_,67.86
soc.core.VexRiscv.CsrPlugin_mtvec_base\[10\],67.86
_01082_,67.81
_01140_,67.81
_07169_,67.81
_08223_,67.81
_09691_,67.81
_09857_,67.81
_11147_,67.81
_11174_,67.81
_11705_,67.81
_11724_,67.81
_11742_,67.81
_12806_,67.81
_13863_,67.81
_14540_,67.81
gpio_control_in_1\[6\].shift_register\[0\],67.81
gpio_control_in_2\[5\].shift_register\[4\],67.81
soc.core.dbg_uart_cmd\[7\],67.81
clknet_leaf_897_clock_ctrl.core_clk,67.81
mprj_io_oe[19],67.79
_00353_,67.76
_02348_,67.76
_04774_,67.76
_05891_,67.76
_06833_,67.76
_09106_,67.76
_09108_,67.76
_09997_,67.76
_10853_,67.76
_12039_,67.76
_13493_,67.76
_14480_,67.76
gpio_control_bidir_1\[0\].gpio_schmitt_sel,67.76
gpio_control_in_2\[7\].shift_register\[8\],67.76
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[26\],67.76
net350,67.76
clknet_leaf_1306_clock_ctrl.core_clk,67.76
net3096,67.76
soc.core.VexRiscv.CsrPlugin_mepc\[5\],67.73
clknet_leaf_553_clock_ctrl.core_clk,67.73
clknet_leaf_1132_clock_ctrl.core_clk,67.73
gpio_control_in_1\[5\].gpio_defaults\[4\],67.715
gpio_control_bidir_2\[2\].gpio_defaults\[8\],67.685
flash_io0_oe,67.66
mgmt_buffers.la_data_in_core\[20\],67.62
mprj_io_pulldown_sel[12],67.62
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[9\],67.54
clknet_leaf_1274_clock_ctrl.core_clk,67.51
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[26\],67.49
net1062,67.49
clknet_leaf_80_clock_ctrl.core_clk,67.49
clknet_leaf_835_clock_ctrl.core_clk,67.49
_04977_,67.44
_08724_,67.44
soc.core.VexRiscv._zz_memory_ENV_CTRL\[0\],67.44
soc.core.mgmtsoc_litespimmap_storage\[6\],67.44
clknet_leaf_535_clock_ctrl.core_clk,67.44
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[3\],67.4
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[31\],67.3
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[4\],67.3
clknet_leaf_1262_clock_ctrl.core_clk,67.3
gpio_control_in_2\[8\].gpio_defaults\[6\],67.265
_02225_,67.25
_03853_,67.25
_04001_,67.25
_04425_,67.25
_07623_,67.25
_09185_,67.25
_09509_,67.25
_12244_,67.25
_12351_,67.25
_14534_,67.25
_14897_,67.25
gpio_control_bidir_2\[2\].shift_register\[0\],67.25
gpio_control_in_1\[7\].shift_register\[5\],67.25
gpio_control_in_2\[10\].gpio_defaults\[9\],67.25
mprj_io_drive_sel[30],67.25
clknet_leaf_608_clock_ctrl.core_clk,67.25
clknet_leaf_997_clock_ctrl.core_clk,67.25
clock_ctrl.divider.odd_0.counter2\[0\],67.22
_00761_,67.2
_01483_,67.2
_01953_,67.2
_02270_,67.2
_03565_,67.2
_06187_,67.2
_10452_,67.2
_11183_,67.2
_11811_,67.2
_12383_,67.2
_12607_,67.2
_12871_,67.2
_13193_,67.2
_14725_,67.2
_14745_,67.2
_15667_,67.2
gpio_control_in_1\[10\].shift_register\[2\],67.2
gpio_control_in_2\[8\].pad_gpio_outen,67.2
soc.core.interface11_bank_bus_dat_r\[7\],67.2
soc.core.mgmtsoc_scratch_storage\[22\],67.2
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter\[0\],67.17
gpio_control_in_1a\[3\].gpio_defaults\[5\],67.16
_12769_,67.12
gpio_control_in_1\[7\].gpio_defaults\[8\],67.095
mgmt_buffers.la_data_in_core\[10\],67.06
soc.core.mgmtsoc_litespimmap_burst_adr\[20\],67.03
_08671_,66.98
_05251_,66.93
_13098_,66.93
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[14\],66.93
soc.core.VexRiscv.externalInterruptArray_regNext\[4\],66.93
clknet_leaf_1064_clock_ctrl.core_clk,66.93
clock_ctrl.divider2.odd_0.counter2\[0\],66.88
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[12\],66.88
net530,66.88
_02256_,66.84
_10338_,66.74
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[24\],66.74
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[25\],66.74
_00968_,66.69
_01880_,66.69
_03106_,66.69
_04106_,66.69
_05985_,66.69
_07494_,66.69
_07958_,66.69
_08614_,66.69
_08773_,66.69
_09639_,66.69
_10748_,66.69
_14468_,66.69
_14738_,66.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[29\],66.69
net2293,66.69
clknet_leaf_266_clock_ctrl.core_clk,66.69
clknet_leaf_473_clock_ctrl.core_clk,66.69
clknet_leaf_590_clock_ctrl.core_clk,66.69
clknet_leaf_604_clock_ctrl.core_clk,66.69
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[21\],66.66
clknet_leaf_656_clock_ctrl.core_clk,66.66
gpio_control_bidir_2\[0\].gpio_defaults\[2\],66.655
_00477_,66.64
_01495_,66.64
_01908_,66.64
_02528_,66.64
_03021_,66.64
_03401_,66.64
_03820_,66.64
_06070_,66.64
_08051_,66.64
_08592_,66.64
_09922_,66.64
_12424_,66.64
_13035_,66.64
_13047_,66.64
_13366_,66.64
_15507_,66.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[29\],66.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[13\],66.64
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[14\],66.64
soc.core.VexRiscv._zz_writeBack_ENV_CTRL\[0\],66.64
net357,66.64
net1138,66.64
net3052,66.64
net3151,66.64
clknet_leaf_431_clock_ctrl.core_clk,66.61
_09517_,66.56
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[14\],66.56
mgmt_buffers.la_data_in_core\[12\],66.5
clknet_leaf_1258_clock_ctrl.core_clk,66.47
soc.core.VexRiscv.when_DebugPlugin_l260_1,66.42
net1746,66.42
clknet_leaf_363_clock_ctrl.core_clk,66.42
clknet_leaf_805_clock_ctrl.core_clk,66.42
clknet_leaf_998_clock_ctrl.core_clk,66.42
mprj_io_slew_sel[5],66.4
gpio_control_in_2\[11\].gpio_defaults\[0\],66.37
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[31\],66.37
soc.core.user_irq_ena_storage\[1\],66.37
clknet_leaf_509_clock_ctrl.core_clk,66.37
clknet_leaf_561_clock_ctrl.core_clk,66.37
clknet_leaf_650_clock_ctrl.core_clk,66.37
clknet_leaf_717_clock_ctrl.core_clk,66.37
clknet_leaf_1216_clock_ctrl.core_clk,66.37
mprj_io_ie[32],66.355
gpio_control_bidir_2\[1\].shift_register\[7\],66.32
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[19\],66.32
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[10\],66.32
soc.core.gpioin1_gpioin1_edge_storage,66.32
clknet_leaf_32_clock_ctrl.core_clk,66.32
clknet_leaf_986_clock_ctrl.core_clk,66.32
mprj_io_out[16],66.29
soc.core.dbg_uart_rx_tick,66.29
clknet_leaf_370_clock_ctrl.core_clk,66.29
mprj_io_drive_sel[31],66.26
clknet_leaf_92_clock_ctrl.core_clk,66.23
gpio_control_in_2\[0\].gpio_defaults\[7\],66.215
_11958_,66.18
_00166_,66.13
_01256_,66.13
_01409_,66.13
_02188_,66.13
_02387_,66.13
_05822_,66.13
_08469_,66.13
_08728_,66.13
_14926_,66.13
_15637_,66.13
gpio_control_in_1\[4\].gpio_pullup_sel,66.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[11\],66.13
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[15\],66.13
soc.core.storage_1\[13\]\[6\],66.13
clknet_leaf_762_clock_ctrl.core_clk,66.13
clknet_leaf_770_clock_ctrl.core_clk,66.13
net3011,66.13
soc.core.la_ien_storage\[25\],66.1
clknet_leaf_185_clock_ctrl.core_clk,66.1
clknet_leaf_695_clock_ctrl.core_clk,66.1
_00372_,66.08
_00779_,66.08
_00944_,66.08
_01285_,66.08
_02404_,66.08
_02644_,66.08
_02895_,66.08
_05487_,66.08
_06591_,66.08
_07357_,66.08
_07699_,66.08
_08081_,66.08
_08094_,66.08
_08579_,66.08
_09278_,66.08
_09903_,66.08
_14815_,66.08
_15567_,66.08
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[20\],66.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[16\],66.08
soc.core.VexRiscv.lastStagePc\[2\],66.08
soc.core.interface0_bank_bus_dat_r\[23\],66.08
net229,66.08
net309,66.08
net1338,66.08
clknet_leaf_1245_clock_ctrl.core_clk,66.08
net3012,66.08
net3043,66.08
_05642_,66.05
gpio_control_in_2\[10\].gpio_defaults\[8\],66.005
mgmt_buffers.la_data_in_core\[11\],65.94
clknet_leaf_600_clock_ctrl.core_clk,65.86
clknet_leaf_858_clock_ctrl.core_clk,65.86
clknet_leaf_1214_clock_ctrl.core_clk,65.86
gpio_control_in_2\[4\].gpio_defaults\[4\],65.845
gpio_control_in_2\[8\].gpio_defaults\[3\],65.83
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[6\],65.81
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[13\],65.81
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[5\],65.81
clknet_leaf_137_clock_ctrl.core_clk,65.81
clknet_leaf_1307_clock_ctrl.core_clk,65.81
clock_ctrl.divider2.odd_0.initial_begin\[0\],65.8
pll.pll_control.tint\[0\],65.76
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[14\],65.76
clknet_leaf_149_clock_ctrl.core_clk,65.76
clknet_leaf_1268_clock_ctrl.core_clk,65.76
gpio_control_in_2\[10\].gpio_defaults\[3\],65.73
gpio_control_in_1\[9\].gpio_defaults\[5\],65.72
mprj_io_oe[23],65.66
_15242_,65.62
soc.core.spi_master_mosi_sel\[1\],65.62
clknet_leaf_238_clock_ctrl.core_clk,65.62
clknet_leaf_1105_clock_ctrl.core_clk,65.62
_03556_,65.57
_04627_,65.57
_05214_,65.57
_06183_,65.57
_11545_,65.57
_14505_,65.57
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[2\],65.57
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[5\],65.57
soc.core.mgmtsoc_litespisdrphycore_count\[3\],65.57
soc.core.spi_master_miso\[7\],65.57
net3070,65.57
net3157,65.57
gpio_control_in_2\[12\].gpio_defaults\[9\],65.545
gpio_control_in_2\[15\].gpio_defaults\[9\],65.545
_00682_,65.52
_00816_,65.52
_01055_,65.52
_02160_,65.52
_02255_,65.52
_02637_,65.52
_04179_,65.52
_04795_,65.52
_08928_,65.52
_10593_,65.52
_12962_,65.52
_13930_,65.52
_14034_,65.52
clock_ctrl.divider.odd_0.counter\[2\],65.52
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[9\],65.52
soc.core.interface6_bank_bus_dat_r\[3\],65.52
net86,65.52
clknet_leaf_840_clock_ctrl.core_clk,65.52
clock_ctrl.divider.odd_0.counter2\[1\],65.49
soc.core.mgmtsoc_load_storage\[21\],65.49
mgmt_buffers.la_oenb_core\[8\],65.38
mprj_io_out[30],65.38
gpio_control_in_2\[2\].gpio_defaults\[7\],65.365
clknet_leaf_20_clock_ctrl.core_clk,65.35
clknet_leaf_99_clock_ctrl.core_clk,65.3
_14113_,65.25
pll.itrim\[5\],65.25
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[6\],65.25
soc.core.uart_rx_fifo_level0\[1\],65.25
clknet_leaf_888_clock_ctrl.core_clk,65.25
_05912_,65.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[0\],65.2
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[12\],65.2
soc.core.spi_master_clk_divider1\[11\],65.2
clknet_leaf_537_clock_ctrl.core_clk,65.2
_05200_,65.06
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[19\],65.06
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[22\],65.06
_01254_,65.01
_02679_,65.01
_06144_,65.01
_06403_,65.01
_07545_,65.01
_07760_,65.01
_08983_,65.01
_12998_,65.01
_14386_,65.01
_15198_,65.01
_16451_,65.01
gpio_control_bidir_2\[2\].gpio_pulldown_sel,65.01
pll.pll_control.count0\[0\],65.01
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[25\],65.01
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[24\],65.01
soc.core.gpioin1_enable_storage,65.01
soc.core.interface10_bank_bus_dat_r\[8\],65.01
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[9\],65.01
net1737,65.01
clknet_leaf_389_clock_ctrl.core_clk,65.01
clknet_leaf_405_clock_ctrl.core_clk,65.01
soc.core.uart_tx_fifo_level0\[1\],64.98
clknet_leaf_813_clock_ctrl.core_clk,64.98
clknet_leaf_894_clock_ctrl.core_clk,64.98
_00172_,64.96
_00313_,64.96
_01216_,64.96
_01412_,64.96
_05179_,64.96
_06027_,64.96
_06863_,64.96
_06869_,64.96
_08170_,64.96
_09024_,64.96
_11052_,64.96
_11354_,64.96
_12233_,64.96
_13681_,64.96
_15602_,64.96
_15770_,64.96
gpio_control_in_1\[4\].gpio_oe_override,64.96
soc.core.VexRiscv.CsrPlugin_mtvec_base\[14\],64.96
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[4\],64.96
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[8\],64.96
soc.core.mgmtsoc_litespimmap_burst_adr\[6\],64.96
soc.core.mgmtsoc_reload_storage\[2\],64.96
net264,64.96
net3106,64.96
net3165,64.96
_05460_,64.93
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[25\],64.93
gpio_control_in_2\[11\].gpio_defaults\[2\],64.925
gpio_control_in_2\[15\].gpio_defaults\[8\],64.885
clknet_leaf_10_clock_ctrl.core_clk,64.88
clknet_leaf_264_clock_ctrl.core_clk,64.88
clknet_leaf_197_clock_ctrl.core_clk,64.84
gpio_buf_mgmt_io_in_buf\[13\],64.82
mgmt_buffers.la_data_in_core\[24\],64.82
mgmt_buffers.la_data_in_core\[40\],64.82
mgmt_buffers.la_oenb_core\[5\],64.82
pll.ext_trim\[11\],64.82
soc.core.spi_sdoenb,64.82
clknet_leaf_199_clock_ctrl.core_clk,64.79
clknet_leaf_634_clock_ctrl.core_clk,64.74
clknet_leaf_975_clock_ctrl.core_clk,64.74
clknet_leaf_1299_clock_ctrl.core_clk,64.74
_04983_,64.69
_14044_,64.69
_08624_,64.64
_15249_,64.64
gpio_control_in_2\[7\].gpio_defaults\[5\],64.575
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[23\],64.55
clknet_leaf_174_clock_ctrl.core_clk,64.55
soc.core.la_ien_storage\[21\],64.5
clknet_leaf_321_clock_ctrl.core_clk,64.5
_00756_,64.45
_00920_,64.45
_01408_,64.45
_07161_,64.45
_08729_,64.45
_09100_,64.45
_12036_,64.45
_12428_,64.45
_14032_,64.45
_14518_,64.45
gpio_control_in_1\[5\].pad_gpio_out,64.45
gpio_control_in_1a\[0\].shift_register\[3\],64.45
gpio_control_in_2\[14\].pad_gpio_out,64.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[6\],64.45
soc.core.interface0_bank_bus_dat_r\[8\],64.45
clknet_leaf_709_clock_ctrl.core_clk,64.45
clknet_leaf_914_clock_ctrl.core_clk,64.45
clknet_leaf_974_clock_ctrl.core_clk,64.45
net2736,64.45
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[12\],64.42
soc.core.VexRiscv._zz_memory_ENV_CTRL\[1\],64.42
_00586_,64.4
_00921_,64.4
_01151_,64.4
_01312_,64.4
_02239_,64.4
_02301_,64.4
_02940_,64.4
_03921_,64.4
_05885_,64.4
_06041_,64.4
_06086_,64.4
_06489_,64.4
_08595_,64.4
_09666_,64.4
_10274_,64.4
_10741_,64.4
_11876_,64.4
_12690_,64.4
_14555_,64.4
_15993_,64.4
gpio_control_in_1\[10\].gpio_pullup_sel,64.4
gpio_control_in_1\[9\].shift_register\[4\],64.4
soc.core.interface0_bank_bus_dat_r\[25\],64.4
soc.core.mgmtsoc_master_phyconfig_storage\[23\],64.4
soc.core.mgmtsoc_scratch_storage\[16\],64.4
net139,64.4
_12799_,64.37
clknet_leaf_196_clock_ctrl.core_clk,64.37
mprj_io_ie[11],64.325
mprj_io_out[21],64.23
clknet_leaf_684_clock_ctrl.core_clk,64.23
clknet_leaf_70_clock_ctrl.core_clk,64.18
clknet_leaf_1234_clock_ctrl.core_clk,64.18
_14145_,64.13
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[6\],64.13
soc.core.la_ien_storage\[38\],64.13
soc.core.mgmtsoc_reload_storage\[20\],64.13
clknet_leaf_352_clock_ctrl.core_clk,64.13
clknet_leaf_497_clock_ctrl.core_clk,64.13
clknet_leaf_576_clock_ctrl.core_clk,64.13
clknet_leaf_995_clock_ctrl.core_clk,64.13
clknet_leaf_1058_clock_ctrl.core_clk,64.13
clknet_leaf_1059_clock_ctrl.core_clk,64.13
_04975_,64.08
_05807_,64.08
gpio_control_in_1\[0\].shift_register\[2\],64.08
gpio_control_in_2\[12\].shift_register\[6\],64.08
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[12\],64.08
clknet_leaf_783_clock_ctrl.core_clk,64.08
clknet_leaf_827_clock_ctrl.core_clk,64.08
clknet_leaf_1069_clock_ctrl.core_clk,64.08
_10293_,63.99
mprj_io_drive_sel[25],63.98
_11623_,63.94
gpio_control_in_1a\[4\].gpio_schmitt_sel,63.94
gpio_control_in_2\[12\].shift_register\[9\],63.94
clknet_leaf_565_clock_ctrl.core_clk,63.94
gpio_control_in_1\[7\].gpio_defaults\[1\],63.895
_01497_,63.89
_01606_,63.89
_03237_,63.89
_08486_,63.89
_09363_,63.89
_09776_,63.89
_09804_,63.89
_12986_,63.89
_14512_,63.89
gpio_control_bidir_1\[0\].shift_register\[6\],63.89
mgmt_buffers.la_data_in_mprj_bar\[39\],63.89
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[27\],63.89
soc.core.VexRiscv.when_DebugPlugin_l264_1,63.89
clknet_leaf_362_clock_ctrl.core_clk,63.89
_00333_,63.84
_00373_,63.84
_00638_,63.84
_01740_,63.84
_03880_,63.84
_03891_,63.84
_03934_,63.84
_05047_,63.84
_05596_,63.84
_05774_,63.84
_05840_,63.84
_06024_,63.84
_06072_,63.84
_07287_,63.84
_10440_,63.84
_10713_,63.84
_10948_,63.84
_11895_,63.84
_12673_,63.84
_13169_,63.84
_13211_,63.84
_13367_,63.84
_13601_,63.84
_14807_,63.84
_15134_,63.84
gpio_control_in_2\[3\].pad_gpio_outen,63.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[5\],63.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[18\],63.84
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[30\],63.84
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[23\],63.84
soc.core.VexRiscv.externalInterruptArray_regNext\[6\],63.84
clknet_leaf_316_clock_ctrl.core_clk,63.84
_11590_,63.81
gpio_control_in_1\[5\].gpio_defaults\[6\],63.805
mprj_io_slew_sel[24],63.76
clknet_leaf_545_clock_ctrl.core_clk,63.76
mgmt_buffers.la_oenb_core\[6\],63.7
clknet_leaf_1184_clock_ctrl.core_clk,63.67
_10248_,63.62
_12058_,63.62
mprj_io_oe[35],63.62
soc.core.la_out_storage\[48\],63.62
clknet_leaf_688_clock_ctrl.core_clk,63.62
clknet_leaf_689_clock_ctrl.core_clk,63.62
clknet_leaf_746_clock_ctrl.core_clk,63.62
_05246_,63.57
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[30\],63.57
soc.core.la_ien_storage\[34\],63.57
soc.core.la_ien_storage\[39\],63.57
soc.core.spi_master_mosi_storage\[3\],63.57
clknet_leaf_395_clock_ctrl.core_clk,63.57
clknet_leaf_734_clock_ctrl.core_clk,63.57
clknet_leaf_954_clock_ctrl.core_clk,63.57
clknet_leaf_617_clock_ctrl.core_clk,63.54
gpio_control_in_2\[3\].shift_register\[4\],63.52
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[25\],63.52
soc.core.spi_master_miso_data\[1\],63.52
clknet_leaf_737_clock_ctrl.core_clk,63.52
clknet_leaf_430_clock_ctrl.core_clk,63.49
gpio_control_in_1\[7\].gpio_defaults\[9\],63.485
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[30\],63.43
_02519_,63.38
_15364_,63.38
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[27\],63.38
soc.core.mgmtsoc_litespimmap_burst_adr\[22\],63.38
clknet_leaf_956_clock_ctrl.core_clk,63.38
clknet_leaf_39_clock_ctrl.core_clk,63.35
_00397_,63.33
_01601_,63.33
_02104_,63.33
_02436_,63.33
_02546_,63.33
_05065_,63.33
_06582_,63.33
_07722_,63.33
_11750_,63.33
_12372_,63.33
gpio_control_in_1\[1\].gpio_slew_sel,63.33
gpio_control_in_2\[14\].gpio_defaults\[0\],63.33
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[14\],63.33
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[14\],63.33
soc.core.dbg_uart_tx_data\[5\],63.33
soc.core.interface10_bank_bus_dat_r\[18\],63.33
clknet_leaf_64_clock_ctrl.core_clk,63.33
clknet_leaf_290_clock_ctrl.core_clk,63.33
clknet_leaf_1250_clock_ctrl.core_clk,63.33
clknet_leaf_1270_clock_ctrl.core_clk,63.33
mprj_io_slew_sel[16],63.32
clknet_leaf_637_clock_ctrl.core_clk,63.3
_00119_,63.28
_00411_,63.28
_01337_,63.28
_02222_,63.28
_02274_,63.28
_02768_,63.28
_05755_,63.28
_06023_,63.28
_07294_,63.28
_07578_,63.28
_08616_,63.28
_09050_,63.28
_10335_,63.28
_11127_,63.28
_11723_,63.28
_15646_,63.28
gpio_control_in_1\[6\].gpio_pullup_sel,63.28
gpio_control_in_2\[4\].pad_gpio_outen,63.28
soc.core.VexRiscv.CsrPlugin_mtvec_base\[4\],63.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[29\],63.28
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[4\],63.28
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[21\],63.28
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[25\],63.28
soc.core.mgmtsoc_bus_errors\[23\],63.28
soc.core.multiregimpl64_regs0,63.28
net249,63.28
clknet_leaf_892_clock_ctrl.core_clk,63.28
clknet_leaf_1130_clock_ctrl.core_clk,63.25
gpio_control_in_2\[11\].gpio_defaults\[5\],63.24
gpio_control_bidir_1\[0\].gpio_defaults\[6\],63.165
mgmt_buffers.la_data_in_core\[13\],63.14
mgmt_buffers.la_oenb_core\[9\],63.14
_15256_,63.11
clknet_leaf_843_clock_ctrl.core_clk,63.11
_05896_,63.06
_09331_,63.01
gpio_control_in_1\[6\].shift_register\[2\],63.01
gpio_control_in_1\[8\].shift_register\[0\],63.01
gpio_control_in_2\[5\].shift_register\[3\],63.01
soc.core.VexRiscv.CsrPlugin_mtvec_base\[2\],63.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[28\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[16\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[13\],63.01
soc.core.uart_tx_fifo_level0\[2\],63.01
net2263,63.01
clknet_leaf_804_clock_ctrl.core_clk,63.01
_05804_,62.96
_08750_,62.96
soc.core.VexRiscv.CsrPlugin_mepc\[4\],62.96
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[28\],62.96
clknet_leaf_296_clock_ctrl.core_clk,62.96
gpio_control_in_2\[13\].gpio_defaults\[8\],62.925
mprj_io_oe[31],62.86
mprj_io_slew_sel[27],62.86
_00253_,62.82
soc.core.la_ien_storage\[24\],62.82
soc.core.la_ien_storage\[51\],62.82
clknet_leaf_175_clock_ctrl.core_clk,62.82
gpio_control_bidir_1\[1\].gpio_defaults\[0\],62.805
_00375_,62.77
_00994_,62.77
_01024_,62.77
_06211_,62.77
_06237_,62.77
_06688_,62.77
_06847_,62.77
_09542_,62.77
_10754_,62.77
_11859_,62.77
_12425_,62.77
_13971_,62.77
gpio_control_in_2\[11\].shift_register\[8\],62.77
gpio_control_in_2\[11\].shift_register\[9\],62.77
gpio_control_in_2\[13\].shift_register\[2\],62.77
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[12\],62.77
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[18\],62.77
soc.core.interface6_bank_bus_dat_r\[20\],62.77
net460,62.77
clknet_leaf_601_clock_ctrl.core_clk,62.77
clknet_leaf_642_clock_ctrl.core_clk,62.77
clknet_leaf_758_clock_ctrl.core_clk,62.77
clknet_leaf_857_clock_ctrl.core_clk,62.77
net3202,62.77
clknet_leaf_567_clock_ctrl.core_clk,62.74
gpio_control_bidir_2\[1\].gpio_defaults\[5\],62.73
clknet_leaf_1297_clock_ctrl.core_clk,62.73
gpio_control_in_1a\[3\].gpio_defaults\[9\],62.725
_00862_,62.72
_01111_,62.72
_02352_,62.72
_02554_,62.72
_04321_,62.72
_05476_,62.72
_06363_,62.72
_07627_,62.72
_10009_,62.72
_10135_,62.72
_10528_,62.72
_11457_,62.72
_11845_,62.72
_12883_,62.72
_14104_,62.72
_15041_,62.72
_15501_,62.72
_15570_,62.72
_16267_,62.72
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[11\],62.72
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[0\],62.72
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[7\],62.72
clknet_leaf_56_clock_ctrl.core_clk,62.64
gpio_control_in_2\[2\].gpio_defaults\[1\],62.635
mgmt_buffers.la_data_in_core\[18\],62.63
mprj_io_pullup_sel[3],62.63
clknet_leaf_505_clock_ctrl.core_clk,62.55
clknet_leaf_569_clock_ctrl.core_clk,62.55
gpio_control_in_2\[10\].gpio_defaults\[4\],62.545
_09228_,62.5
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[12\],62.5
clknet_leaf_236_clock_ctrl.core_clk,62.5
clknet_leaf_1246_clock_ctrl.core_clk,62.5
_09426_,62.45
_12061_,62.45
gpio_control_in_1\[4\].shift_register\[2\],62.45
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[22\],62.45
soc.core.la_ien_storage\[11\],62.45
clknet_leaf_81_clock_ctrl.core_clk,62.45
clknet_leaf_193_clock_ctrl.core_clk,62.45
clknet_leaf_557_clock_ctrl.core_clk,62.45
gpio_control_in_2\[10\].shift_register\[6\],62.4
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[26\],62.4
clknet_leaf_1088_clock_ctrl.core_clk,62.4
gpio_control_in_1a\[3\].gpio_defaults\[6\],62.265
_03408_,62.26
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[23\],62.26
soc.core.VexRiscv.CsrPlugin_mtvec_base\[9\],62.26
soc.core.interface3_bank_bus_dat_r\[9\],62.26
clknet_leaf_863_clock_ctrl.core_clk,62.26
_01406_,62.21
_01934_,62.21
_04108_,62.21
_07557_,62.21
_08577_,62.21
_10456_,62.21
_11773_,62.21
_13186_,62.21
_13292_,62.21
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[24\],62.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[6\],62.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[6\],62.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[16\],62.21
clknet_leaf_271_clock_ctrl.core_clk,62.21
clknet_leaf_1279_clock_ctrl.core_clk,62.21
clknet_leaf_1310_clock_ctrl.core_clk,62.21
net3141,62.21
_00388_,62.16
_01663_,62.16
_01702_,62.16
_01754_,62.16
_01783_,62.16
_01938_,62.16
_02533_,62.16
_02952_,62.16
_05730_,62.16
_06039_,62.16
_06827_,62.16
_09495_,62.16
_09915_,62.16
_10759_,62.16
_13760_,62.16
_14906_,62.16
gpio_control_in_2\[7\].shift_register\[7\],62.16
mgmt_buffers.la_data_in_mprj_bar\[41\],62.16
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[25\],62.16
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[9\],62.16
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[1\],62.16
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[8\],62.16
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[16\],62.16
net319,62.16
soc.core.mgmtsoc_litespimmap_burst_adr\[21\],62.13
mprj_io_ie[34],62.085
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[21\],62.08
mgmt_buffers.la_data_in_core\[17\],62.02
mprj_io_oe[36],62.02
mprj_io_slew_sel[4],62.01
gpio_control_in_1\[4\].shift_register\[6\],61.94
soc.core.la_out_storage\[54\],61.94
net826,61.94
clknet_leaf_558_clock_ctrl.core_clk,61.94
clknet_leaf_982_clock_ctrl.core_clk,61.94
clknet_leaf_1028_clock_ctrl.core_clk,61.94
clknet_leaf_1185_clock_ctrl.core_clk,61.94
_13089_,61.89
mprj_io_slew_sel[29],61.89
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[14\],61.89
soc.core.mgmtsoc_litespimmap_burst_adr\[19\],61.89
soc.core.mgmtsoc_load_storage\[25\],61.89
clknet_leaf_85_clock_ctrl.core_clk,61.89
clknet_leaf_301_clock_ctrl.core_clk,61.89
clknet_leaf_706_clock_ctrl.core_clk,61.89
clknet_leaf_1038_clock_ctrl.core_clk,61.89
gpio_control_in_2\[4\].gpio_defaults\[1\],61.875
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[27\],61.84
clknet_leaf_1010_clock_ctrl.core_clk,61.84
_02226_,61.7
_06401_,61.7
clknet_leaf_207_clock_ctrl.core_clk,61.7
clknet_leaf_406_clock_ctrl.core_clk,61.7
clknet_leaf_679_clock_ctrl.core_clk,61.7
clknet_leaf_815_clock_ctrl.core_clk,61.7
_00386_,61.65
_01240_,61.65
_02194_,61.65
_02369_,61.65
_03033_,61.65
_04632_,61.65
_05933_,61.65
_07483_,61.65
_08655_,61.65
_11334_,61.65
gpio_control_in_1\[10\].gpio_defaults\[0\],61.65
gpio_control_in_1\[10\].shift_register\[8\],61.65
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[12\],61.65
soc.core.VexRiscv.execute_to_memory_PC\[5\],61.65
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[22\],61.65
net1198,61.65
net2217,61.65
clknet_leaf_265_clock_ctrl.core_clk,61.65
clknet_leaf_329_clock_ctrl.core_clk,61.65
clknet_leaf_1012_clock_ctrl.core_clk,61.65
clknet_leaf_1224_clock_ctrl.core_clk,61.65
clknet_leaf_1272_clock_ctrl.core_clk,61.65
clknet_leaf_1329_clock_ctrl.core_clk,61.65
clknet_leaf_171_clock_ctrl.core_clk,61.62
clknet_leaf_1075_clock_ctrl.core_clk,61.62
_00294_,61.6
_00637_,61.6
_01657_,61.6
_02290_,61.6
_03513_,61.6
_04799_,61.6
_06371_,61.6
_09156_,61.6
_09200_,61.6
_09535_,61.6
_11121_,61.6
_12070_,61.6
_14541_,61.6
_14629_,61.6
_14691_,61.6
_14915_,61.6
_15268_,61.6
gpio_control_in_2\[2\].pad_gpio_out,61.6
soc.core.interface4_bank_bus_dat_r\[2\],61.6
_05162_,61.57
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[10\],61.57
clknet_leaf_204_clock_ctrl.core_clk,61.57
clknet_leaf_347_clock_ctrl.core_clk,61.57
mprj_io_pulldown_sel[16],61.54
mprj_io_schmitt_sel[28],61.51
mgmt_buffers.la_oenb_core\[15\],61.46
mgmt_buffers.la_oenb_core\[26\],61.46
mprj_io_in[3],61.39
soc.core.gpio_mode1_storage,61.38
_05279_,61.33
_08510_,61.33
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[14\],61.33
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[21\],61.33
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[12\],61.32
_05294_,61.28
_14515_,61.28
gpio_control_in_2\[12\].shift_register\[7\],61.28
clknet_leaf_1107_clock_ctrl.core_clk,61.28
mprj_io_pullup_sel[28],61.255
mprj_io_schmitt_sel[24],61.18
_08672_,61.14
_14819_,61.14
clknet_leaf_409_clock_ctrl.core_clk,61.14
_00098_,61.09
_02463_,61.09
_02654_,61.09
_04764_,61.09
_05387_,61.09
_07671_,61.09
_08649_,61.09
_09731_,61.09
_09792_,61.09
_10817_,61.09
_11645_,61.09
_13239_,61.09
_13649_,61.09
_15232_,61.09
_15503_,61.09
gpio_control_bidir_1\[0\].gpio_inen,61.09
gpio_control_bidir_1\[1\].serial_data_out,61.09
gpio_control_in_1\[2\].gpio_pullup_sel,61.09
gpio_control_in_2\[10\].shift_register\[8\],61.09
gpio_control_in_2\[14\].gpio_inen,61.09
soc.core.VexRiscv.dBusWishbone_ADR\[10\],61.09
soc.core.VexRiscv.lastStagePc\[4\],61.09
soc.core.gpioin4_gpioin4_pending,61.09
soc.core.storage_1\[1\]\[0\],61.09
net208,61.09
net391,61.09
clknet_leaf_791_clock_ctrl.core_clk,61.09
clknet_leaf_1136_clock_ctrl.core_clk,61.09
gpio_control_in_2\[4\].gpio_defaults\[5\],61.07
clknet_leaf_17_clock_ctrl.core_clk,61.06
clknet_leaf_515_clock_ctrl.core_clk,61.06
clknet_leaf_1140_clock_ctrl.core_clk,61.06
clknet_leaf_1290_clock_ctrl.core_clk,61.06
_00394_,61.04
_00961_,61.04
_01781_,61.04
_02101_,61.04
_02899_,61.04
_03672_,61.04
_04052_,61.04
_07201_,61.04
_09644_,61.04
_09672_,61.04
_12853_,61.04
_12872_,61.04
_13497_,61.04
_13632_,61.04
_14714_,61.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[4\],61.04
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[1\],61.04
soc.core.interface0_bank_bus_dat_r\[21\],61.04
soc.core.interface4_bank_bus_dat_r\[3\],61.04
soc.core.mgmtsoc_litespisdrphycore_sr_out\[28\],61.04
soc.core.spi_master_miso_data\[6\],61.04
net252,61.04
net363,61.04
clknet_leaf_616_clock_ctrl.core_clk,61.04
_12318_,61.01
clknet_leaf_1086_clock_ctrl.core_clk,61.01
clknet_leaf_1248_clock_ctrl.core_clk,61.01
gpio_control_in_2\[3\].gpio_defaults\[1\],60.965
mgmt_buffers.la_oenb_core\[20\],60.9
gpio_control_in_1a\[5\].gpio_defaults\[1\],60.885
clknet_leaf_428_clock_ctrl.core_clk,60.87
clknet_leaf_436_clock_ctrl.core_clk,60.87
clknet_leaf_922_clock_ctrl.core_clk,60.87
_11592_,60.82
gpio_control_in_1\[7\].shift_register\[0\],60.82
soc.core.mgmtsoc_load_storage\[0\],60.82
clknet_leaf_1181_clock_ctrl.core_clk,60.82
clknet_leaf_1298_clock_ctrl.core_clk,60.82
gpio_control_in_1\[0\].gpio_defaults\[1\],60.795
_05450_,60.77
_05585_,60.77
_08488_,60.77
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[17\],60.77
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[14\],60.77
soc.core.dbg_uart_length\[2\],60.77
clknet_leaf_377_clock_ctrl.core_clk,60.77
_13613_,60.72
_14071_,60.72
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[4\],60.72
clknet_leaf_731_clock_ctrl.core_clk,60.72
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[7\],60.63
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[8\],60.6
_02238_,60.58
_04082_,60.58
_09206_,60.58
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[26\],60.58
clknet_leaf_188_clock_ctrl.core_clk,60.58
gpio_control_in_2\[14\].gpio_defaults\[3\],60.555
clknet_leaf_1103_clock_ctrl.core_clk,60.55
_01323_,60.53
_01509_,60.53
_03555_,60.53
_03862_,60.53
_04421_,60.53
_04680_,60.53
_07285_,60.53
_08567_,60.53
_09360_,60.53
_14394_,60.53
_15575_,60.53
gpio_control_bidir_2\[0\].shift_register\[9\],60.53
gpio_control_in_2\[9\].gpio_pulldown_sel,60.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[17\],60.53
soc.core.VexRiscv.execute_to_memory_PC\[7\],60.53
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[27\],60.53
net127,60.53
clknet_leaf_490_clock_ctrl.core_clk,60.53
clknet_leaf_1129_clock_ctrl.core_clk,60.53
clknet_leaf_1194_clock_ctrl.core_clk,60.53
net3002,60.53
_09878_,60.5
clknet_leaf_1237_clock_ctrl.core_clk,60.5
_00006_,60.48
_00036_,60.48
_00632_,60.48
_02293_,60.48
_02487_,60.48
_03778_,60.48
_03923_,60.48
_04629_,60.48
_05007_,60.48
_05815_,60.48
_08947_,60.48
_09037_,60.48
_09227_,60.48
_12433_,60.48
_13593_,60.48
_14588_,60.48
gpio_control_in_1\[4\].shift_register\[4\],60.48
gpio_control_in_1a\[3\].shift_register\[3\],60.48
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_valid,60.48
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[31\],60.48
clknet_leaf_300_clock_ctrl.core_clk,60.48
gpio_control_in_1\[6\].gpio_defaults\[3\],60.445
_14135_,60.44
_05178_,60.36
mgmt_buffers.la_oenb_core\[14\],60.34
mprj_io_schmitt_sel[29],60.34
clknet_leaf_492_clock_ctrl.core_clk,60.31
soc.core.uart_phy_rx_data\[4\],60.26
clknet_leaf_11_clock_ctrl.core_clk,60.26
clknet_leaf_479_clock_ctrl.core_clk,60.26
clknet_leaf_1260_clock_ctrl.core_clk,60.26
gpio_control_in_2\[12\].shift_register\[0\],60.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[28\],60.21
soc.core.spi_master_clk_divider1\[4\],60.21
soc.core.uart_phy_rx_count\[0\],60.21
clknet_leaf_124_clock_ctrl.core_clk,60.21
clknet_leaf_151_clock_ctrl.core_clk,60.21
clknet_leaf_552_clock_ctrl.core_clk,60.21
gpio_control_in_1\[7\].gpio_defaults\[4\],60.175
_11921_,60.16
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[14\],60.16
gpio_control_in_2\[1\].gpio_defaults\[4\],60.145
gpio_control_in_1a\[5\].gpio_defaults\[7\],60.115
mprj_io_schmitt_sel[0],60.11
mprj_io_pullup_sel[18],60.055
_05569_,60.02
_09324_,60.02
clock_ctrl.divider.odd_0.counter2\[2\],60.02
gpio_control_in_1\[6\].gpio_outen,60.02
clknet_leaf_132_clock_ctrl.core_clk,60.02
clknet_leaf_522_clock_ctrl.core_clk,60.02
clknet_leaf_727_clock_ctrl.core_clk,60.02
clknet_leaf_1171_clock_ctrl.core_clk,60.02
_00160_,59.97
_01690_,59.97
_01825_,59.97
_01832_,59.97
_02372_,59.97
_03090_,59.97
_05192_,59.97
_07969_,59.97
_08159_,59.97
_08633_,59.97
_12860_,59.97
_13604_,59.97
_15075_,59.97
soc.core.la_ien_storage\[20\],59.97
soc.core.la_ien_storage\[42\],59.97
net59,59.97
clknet_leaf_854_clock_ctrl.core_clk,59.97
clknet_leaf_1093_clock_ctrl.core_clk,59.94
_00312_,59.92
_00330_,59.92
_00846_,59.92
_01313_,59.92
_01345_,59.92
_02451_,59.92
_03808_,59.92
_03915_,59.92
_04192_,59.92
_05070_,59.92
_05184_,59.92
_05287_,59.92
_05849_,59.92
_06593_,59.92
_07617_,59.92
_08222_,59.92
_08571_,59.92
_09579_,59.92
_11554_,59.92
gpio_control_bidir_2\[2\].pad_gpio_outen,59.92
gpio_control_in_1a\[2\].shift_register\[0\],59.92
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[23\],59.92
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[29\],59.92
soc.core.VexRiscv.debug_bus_rsp_data\[1\],59.92
soc.core.storage_1\[2\]\[6\],59.92
net1116,59.92
clknet_leaf_1072_clock_ctrl.core_clk,59.92
net3193,59.92
clknet_leaf_139_clock_ctrl.core_clk,59.89
clknet_leaf_163_clock_ctrl.core_clk,59.89
flash_clk_oe,59.78
mgmt_buffers.la_data_in_core\[16\],59.78
clknet_leaf_439_clock_ctrl.core_clk,59.7
clknet_leaf_566_clock_ctrl.core_clk,59.7
clknet_leaf_1316_clock_ctrl.core_clk,59.7
_08793_,59.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[11\],59.65
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[4\],59.65
soc.core.mgmtsoc_load_storage\[17\],59.65
soc.core.mgmtsoc_reload_storage\[30\],59.65
soc.core.mgmtsoc_value_status\[4\],59.65
gpio_control_in_1a\[5\].gpio_defaults\[6\],59.605
_13489_,59.6
soc.core.VexRiscv.lastStagePc\[9\],59.6
clknet_leaf_938_clock_ctrl.core_clk,59.51
_01447_,59.46
_03851_,59.46
_15108_,59.46
soc.core.la_ien_storage\[12\],59.46
soc.core.spi_master_mosi_storage\[4\],59.46
clknet_leaf_766_clock_ctrl.core_clk,59.46
clknet_leaf_879_clock_ctrl.core_clk,59.46
soc.core.spi_master_clk_divider1\[5\],59.43
_00624_,59.41
_00986_,59.41
_01464_,59.41
_01675_,59.41
_01859_,59.41
_02103_,59.41
_02356_,59.41
_04124_,59.41
_05052_,59.41
_09684_,59.41
_09907_,59.41
_10990_,59.41
_11578_,59.41
_12447_,59.41
_13056_,59.41
_14371_,59.41
_15001_,59.41
gpio_control_in_1\[1\].gpio_pullup_sel,59.41
gpio_control_in_2\[13\].gpio_pulldown_sel,59.41
gpio_control_in_2\[3\].shift_register\[5\],59.41
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[10\],59.41
soc.core.mgmtsoc_litespimmap_burst_adr\[9\],59.41
clknet_leaf_66_clock_ctrl.core_clk,59.41
clknet_leaf_100_clock_ctrl.core_clk,59.41
clknet_leaf_441_clock_ctrl.core_clk,59.41
clknet_leaf_1056_clock_ctrl.core_clk,59.41
clknet_leaf_1201_clock_ctrl.core_clk,59.41
clknet_leaf_1305_clock_ctrl.core_clk,59.41
net3023,59.41
clknet_leaf_777_clock_ctrl.core_clk,59.38
_00217_,59.36
_00298_,59.36
_00334_,59.36
_01136_,59.36
_02281_,59.36
_02340_,59.36
_02501_,59.36
_03155_,59.36
_04423_,59.36
_04824_,59.36
_05978_,59.36
_08517_,59.36
_09661_,59.36
_11186_,59.36
_11875_,59.36
_12687_,59.36
_13043_,59.36
_13059_,59.36
_14399_,59.36
_14718_,59.36
_15506_,59.36
gpio_control_in_1a\[2\].pad_gpio_out,59.36
mgmt_buffers.la_data_in_mprj\[41\],59.36
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[11\],59.36
soc.core.interface10_bank_bus_dat_r\[21\],59.36
clknet_leaf_177_clock_ctrl.core_clk,59.36
clknet_leaf_1108_clock_ctrl.core_clk,59.36
mprj_io_out[31],59.34
mprj_io_out[4],59.33
mprj_io_slew_sel[22],59.32
gpio_control_bidir_1\[1\].gpio_defaults\[9\],59.315
mgmt_buffers.la_data_in_core\[21\],59.22
mprj_io_pullup_sel[2],59.22
mprj_io_schmitt_sel[27],59.22
clknet_leaf_1315_clock_ctrl.core_clk,59.19
_11771_,59.14
clknet_leaf_324_clock_ctrl.core_clk,59.14
clknet_leaf_529_clock_ctrl.core_clk,59.14
clknet_leaf_1045_clock_ctrl.core_clk,59.14
clknet_leaf_1121_clock_ctrl.core_clk,59.14
_11866_,59.09
gpio_control_in_1\[5\].gpio_defaults\[0\],59.09
gpio_control_in_1\[6\].shift_register\[1\],59.09
gpio_control_in_2\[5\].shift_register\[8\],59.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[1\],59.09
soc.core.mgmtsoc_master_phyconfig_storage\[4\],59.09
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[17\],59.09
clknet_leaf_951_clock_ctrl.core_clk,59.09
clknet_leaf_957_clock_ctrl.core_clk,59.09
mprj_io_pulldown_sel[37],59.07
_05164_,59.04
_12552_,59.04
_14229_,59.04
clknet_leaf_438_clock_ctrl.core_clk,59.04
clknet_leaf_901_clock_ctrl.core_clk,59.04
mprj_io_drive_sel[36],59.01
mprj_io_out[24],58.94
mprj_io_out[35],58.94
_06935_,58.9
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[7\],58.9
clknet_leaf_366_clock_ctrl.core_clk,58.9
mprj_io_schmitt_sel[25],58.88
_04406_,58.85
_04818_,58.85
_04973_,58.85
_05722_,58.85
_08385_,58.85
_09169_,58.85
_09272_,58.85
_13734_,58.85
_13841_,58.85
_14236_,58.85
_15703_,58.85
gpio_control_bidir_1\[1\].pad_gpio_outen,58.85
gpio_control_bidir_2\[1\].pad_gpio_outen,58.85
gpio_control_in_1\[4\].gpio_inen,58.85
gpio_control_in_2\[0\].shift_register\[9\],58.85
gpio_control_in_2\[13\].pad_gpio_out,58.85
soc.core.VexRiscv.dBusWishbone_ADR\[19\],58.85
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[20\],58.85
net355,58.85
clknet_leaf_1087_clock_ctrl.core_clk,58.85
clknet_leaf_1221_clock_ctrl.core_clk,58.82
soc.core.mgmtsoc_litespimmap_burst_adr\[10\],58.81
gpio_control_bidir_1\[0\].gpio_defaults\[9\],58.805
_00157_,58.8
_01001_,58.8
_02417_,58.8
_02458_,58.8
_03032_,58.8
_04609_,58.8
_08715_,58.8
_08933_,58.8
_10355_,58.8
_11164_,58.8
_12990_,58.8
_13748_,58.8
_14820_,58.8
_15378_,58.8
gpio_control_in_1\[0\].shift_register\[6\],58.8
gpio_control_in_2\[5\].shift_register\[9\],58.8
mgmt_buffers.la_data_in_mprj_bar\[35\],58.8
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[19\],58.8
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[27\],58.8
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[27\],58.8
soc.core.gpioin1_gpioin1_in_pads_n_d,58.8
soc.core.interface3_bank_bus_dat_r\[8\],58.8
soc.core.mgmtsoc_bus_errors\[9\],58.8
soc.core.uart_rx_fifo_produce\[1\],58.8
clknet_leaf_87_clock_ctrl.core_clk,58.8
mprj_io_drive_sel[45],58.75
mprj_io_pullup_sel[1],58.735
mgmt_buffers.la_oenb_core\[12\],58.71
mgmt_buffers.la_oenb_core\[13\],58.71
gpio_control_in_2\[15\].gpio_defaults\[3\],58.645
clknet_leaf_958_clock_ctrl.core_clk,58.63
gpio_control_in_1a\[2\].gpio_defaults\[5\],58.6
clknet_leaf_394_clock_ctrl.core_clk,58.58
_05197_,58.53
_12789_,58.53
_14075_,58.53
clock_ctrl.divider2.odd_0.counter2\[1\],58.53
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[25\],58.53
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address\[0\],58.53
soc.core.la_out_storage\[32\],58.53
soc.core.spi_master_control_storage\[4\],58.53
clknet_leaf_496_clock_ctrl.core_clk,58.53
clknet_leaf_1074_clock_ctrl.core_clk,58.53
clknet_leaf_1099_clock_ctrl.core_clk,58.53
_13481_,58.48
clknet_leaf_2_clock_ctrl.core_clk,58.48
soc.core.storage_1\[13\]\[1\],58.48
clknet_leaf_61_clock_ctrl.core_clk,58.48
clknet_leaf_332_clock_ctrl.core_clk,58.48
clknet_leaf_1285_clock_ctrl.core_clk,58.48
clknet_leaf_512_clock_ctrl.core_clk,58.39
_05920_,58.34
_15231_,58.34
gpio_control_in_1a\[4\].gpio_pullup_sel,58.34
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[15\],58.34
soc.core.uart_pending_r\[1\],58.34
_00404_,58.29
_01355_,58.29
_01478_,58.29
_02646_,58.29
_03113_,58.29
_05814_,58.29
_05968_,58.29
_06009_,58.29
gpio_control_bidir_1\[1\].shift_register\[3\],58.29
gpio_control_in_1a\[3\].shift_register\[7\],58.29
gpio_control_in_2\[10\].shift_register\[0\],58.29
gpio_control_in_2\[4\].gpio_defaults\[3\],58.29
mgmt_buffers.la_data_in_enable\[39\],58.29
net115,58.29
clknet_leaf_899_clock_ctrl.core_clk,58.29
clknet_leaf_230_clock_ctrl.core_clk,58.26
clknet_leaf_547_clock_ctrl.core_clk,58.26
gpio_control_in_1a\[2\].gpio_defaults\[9\],58.245
_00108_,58.24
_00976_,58.24
_02133_,58.24
_02189_,58.24
_05086_,58.24
_08529_,58.24
_14708_,58.24
_15381_,58.24
_15387_,58.24
_16051_,58.24
_16256_,58.24
gpio_control_in_2\[13\].shift_register\[0\],58.24
gpio_control_in_2\[6\].gpio_oe_override,58.24
soc.core.interface3_bank_bus_dat_r\[27\],58.24
soc.core.mgmtsoc_pending_r,58.24
soc.core.spi_master_miso\[0\],58.24
clknet_leaf_756_clock_ctrl.core_clk,58.24
clknet_leaf_1019_clock_ctrl.core_clk,58.23
clknet_leaf_170_clock_ctrl.core_clk,58.21
_12623_,58.16
mprj_io_out[8],58.05
mprj_io_schmitt_sel[30],58.03
clknet_leaf_113_clock_ctrl.core_clk,58.02
clknet_leaf_169_clock_ctrl.core_clk,58.02
clknet_leaf_1033_clock_ctrl.core_clk,58.02
mprj_io_pullup_sel[6],57.975
_05318_,57.97
_14146_,57.97
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[14\],57.97
clknet_leaf_59_clock_ctrl.core_clk,57.97
clknet_leaf_440_clock_ctrl.core_clk,57.97
soc.core.VexRiscv.CsrPlugin_mepc\[26\],57.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[11\],57.92
soc.core.mgmtsoc_litespimmap_burst_adr\[8\],57.92
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[3\],57.92
gpio_control_in_2\[2\].gpio_defaults\[2\],57.885
gpio_control_in_2\[2\].gpio_defaults\[3\],57.86
gpio_control_bidir_2\[1\].gpio_defaults\[4\],57.845
clknet_leaf_618_clock_ctrl.core_clk,57.84
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[25\],57.83
mprj_io_pullup_sel[26],57.82
mprj_io_oe[34],57.79
_00278_,57.78
clknet_leaf_79_clock_ctrl.core_clk,57.78
clknet_leaf_320_clock_ctrl.core_clk,57.78
gpio_control_in_1\[10\].gpio_defaults\[8\],57.755
gpio_control_in_1\[8\].gpio_defaults\[2\],57.735
_01370_,57.73
_01608_,57.73
_02248_,57.73
_02814_,57.73
_05049_,57.73
_10455_,57.73
_14105_,57.73
_14647_,57.73
_15565_,57.73
_15860_,57.73
gpio_control_bidir_2\[2\].shift_register\[2\],57.73
gpio_control_in_1\[1\].shift_register\[2\],57.73
gpio_control_in_2\[5\].gpio_pullup_sel,57.73
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[30\],57.73
soc.core.dbg_uart_words_count\[1\],57.73
net77,57.73
clknet_leaf_257_clock_ctrl.core_clk,57.73
clknet_leaf_755_clock_ctrl.core_clk,57.73
net2661,57.73
gpio_control_in_1\[0\].gpio_defaults\[6\],57.725
mprj_io_pullup_sel[21],57.715
clknet_leaf_1168_clock_ctrl.core_clk,57.7
_00951_,57.68
_01214_,57.68
_01569_,57.68
_02216_,57.68
_02479_,57.68
_02483_,57.68
_03215_,57.68
_05566_,57.68
_07144_,57.68
_08424_,57.68
_08768_,57.68
_10457_,57.68
_10603_,57.68
_11379_,57.68
_11798_,57.68
_12605_,57.68
_13160_,57.68
_13614_,57.68
_13864_,57.68
_14004_,57.68
_14366_,57.68
_14805_,57.68
_15702_,57.68
gpio_control_in_1\[6\].shift_register\[8\],57.68
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[30\],57.68
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[10\],57.68
soc.core.mgmtsoc_master_phyconfig_storage\[8\],57.68
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[25\],57.68
soc.core.mgmtsoc_value_status\[20\],57.68
net226,57.68
net2975,57.68
clknet_leaf_1017_clock_ctrl.core_clk,57.65
gpio_control_in_1\[4\].gpio_defaults\[1\],57.625
gpio_control_bidir_1\[0\].gpio_defaults\[5\],57.62
clknet_leaf_1073_clock_ctrl.core_clk,57.6
pll.ext_trim\[2\],57.59
mgmt_buffers.la_data_in_core\[19\],57.54
mgmt_buffers.la_oenb_core\[11\],57.54
mgmt_buffers.mprj_dat_i_user\[29\],57.54
mprj_io_oe[17],57.54
pll.div\[4\],57.54
gpio_control_in_2\[8\].gpio_defaults\[5\],57.5
gpio_control_in_2\[6\].gpio_defaults\[0\],57.46
gpio_control_in_2\[0\].gpio_defaults\[9\],57.445
_05095_,57.41
_05102_,57.41
_12730_,57.41
_14084_,57.41
gpio_control_bidir_1\[1\].shift_register\[8\],57.41
gpio_control_in_1a\[5\].shift_register\[6\],57.41
pll.pll_control.tval\[0\],57.41
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[19\],57.41
soc.core.dbg_uart_words_count\[7\],57.41
soc.core.mgmtsoc_litespimmap_burst_adr\[15\],57.41
clknet_leaf_660_clock_ctrl.core_clk,57.41
clknet_leaf_1314_clock_ctrl.core_clk,57.41
gpio_control_in_1\[6\].gpio_defaults\[4\],57.365
_12803_,57.36
soc.core.mgmtsoc_litespisdrphycore_sr_out\[30\],57.36
clknet_leaf_147_clock_ctrl.core_clk,57.36
clknet_leaf_1051_clock_ctrl.core_clk,57.36
clknet_leaf_1083_clock_ctrl.core_clk,57.36
gpio_control_in_2\[6\].gpio_defaults\[1\],57.355
gpio_control_in_2\[1\].gpio_defaults\[2\],57.295
mprj_io_pullup_sel[27],57.26
_01081_,57.22
_05191_,57.22
_09081_,57.22
_13585_,57.22
clknet_leaf_1164_clock_ctrl.core_clk,57.22
clknet_leaf_1218_clock_ctrl.core_clk,57.22
net3084,57.22
_00297_,57.17
_00381_,57.17
_00478_,57.17
_00796_,57.17
_00832_,57.17
_00929_,57.17
_01280_,57.17
_01952_,57.17
_01962_,57.17
_02880_,57.17
_05827_,57.17
_06248_,57.17
_07175_,57.17
_08092_,57.17
_09668_,57.17
_11836_,57.17
_12301_,57.17
_13732_,57.17
_14322_,57.17
_14592_,57.17
_15295_,57.17
_15358_,57.17
mprj_io_drive_sel[0],57.17
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[3\],57.17
soc.core.la_out_storage\[55\],57.17
soc.core.mgmtsoc_master_phyconfig_storage\[22\],57.17
soc.core.mgmtsoc_reload_storage\[25\],57.17
net1742,57.17
clknet_leaf_103_clock_ctrl.core_clk,57.17
clknet_leaf_700_clock_ctrl.core_clk,57.17
clknet_leaf_807_clock_ctrl.core_clk,57.17
net3041,57.17
_00274_,57.12
_00356_,57.12
_00406_,57.12
_00415_,57.12
_01771_,57.12
_02412_,57.12
_03213_,57.12
_08253_,57.12
_09083_,57.12
_09434_,57.12
_11775_,57.12
_12303_,57.12
_13850_,57.12
_15192_,57.12
gpio_control_in_1\[6\].gpio_pulldown_sel,57.12
gpio_control_in_2\[8\].shift_register\[4\],57.12
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[17\],57.12
soc.core.interface6_bank_bus_dat_r\[13\],57.12
net215,57.12
net254,57.12
clknet_leaf_217_clock_ctrl.core_clk,57.12
clknet_leaf_447_clock_ctrl.core_clk,57.12
clknet_leaf_609_clock_ctrl.core_clk,57.12
clknet_leaf_639_clock_ctrl.core_clk,57.12
clknet_leaf_759_clock_ctrl.core_clk,57.12
clknet_leaf_692_clock_ctrl.core_clk,57.09
flash_io1_do,57.07
mgmt_buffers.la_oenb_core\[4\],56.98
mprj_io_drive_sel[6],56.98
gpio_control_in_1a\[0\].shift_register\[8\],56.9
mprj_io_pulldown_sel[32],56.9
clknet_leaf_314_clock_ctrl.core_clk,56.9
clknet_leaf_1172_clock_ctrl.core_clk,56.9
clknet_leaf_1238_clock_ctrl.core_clk,56.9
_05223_,56.85
_09344_,56.85
_12740_,56.85
_13139_,56.85
mprj_io_out[26],56.85
soc.core.la_ien_storage\[17\],56.85
clknet_leaf_376_clock_ctrl.core_clk,56.85
clknet_leaf_1210_clock_ctrl.core_clk,56.85
_05060_,56.8
_14176_,56.8
gpio_control_in_2\[9\].shift_register\[8\],56.8
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[15\],56.8
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[26\],56.8
clknet_leaf_1143_clock_ctrl.core_clk,56.8
clknet_leaf_1309_clock_ctrl.core_clk,56.8
_01945_,56.76
mprj_io_ie[14],56.7
soc.core.VexRiscv.CsrPlugin_mepc\[12\],56.66
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[12\],56.66
clknet_leaf_848_clock_ctrl.core_clk,56.66
clknet_leaf_1323_clock_ctrl.core_clk,56.66
clknet_leaf_1324_clock_ctrl.core_clk,56.66
clknet_leaf_478_clock_ctrl.core_clk,56.63
_00344_,56.61
_02496_,56.61
_03844_,56.61
_04070_,56.61
_05388_,56.61
_05409_,56.61
_09010_,56.61
_10572_,56.61
_12778_,56.61
_13603_,56.61
gpio_control_bidir_2\[1\].gpio_schmitt_sel,56.61
gpio_control_in_1\[8\].pad_gpio_out,56.61
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[21\],56.61
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[21\],56.61
soc.core.VexRiscv.externalInterrupt,56.61
soc.core.dbg_uart_rx_phase\[26\],56.61
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[21\],56.61
clknet_leaf_311_clock_ctrl.core_clk,56.61
clknet_leaf_346_clock_ctrl.core_clk,56.61
clknet_leaf_948_clock_ctrl.core_clk,56.61
clknet_leaf_1225_clock_ctrl.core_clk,56.61
clknet_leaf_1266_clock_ctrl.core_clk,56.61
clknet_leaf_284_clock_ctrl.core_clk,56.58
_00315_,56.56
_00323_,56.56
_01114_,56.56
_01183_,56.56
_01431_,56.56
_02111_,56.56
_02282_,56.56
_02401_,56.56
_03022_,56.56
_03211_,56.56
_04444_,56.56
_05474_,56.56
_05678_,56.56
_07911_,56.56
_08093_,56.56
_08425_,56.56
_08444_,56.56
_10127_,56.56
_10812_,56.56
_11099_,56.56
_14544_,56.56
gpio_control_in_1\[4\].gpio_outen,56.56
gpio_control_in_2\[5\].gpio_schmitt_sel,56.56
gpio_control_in_2\[6\].gpio_schmitt_sel,56.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[29\],56.56
soc.core.dbg_uart_length\[4\],56.56
soc.core.mgmtsoc_reload_storage\[24\],56.56
soc.core.mgmtsoc_value\[30\],56.56
net356,56.56
clknet_leaf_691_clock_ctrl.core_clk,56.56
net3031,56.56
clknet_leaf_662_clock_ctrl.core_clk,56.53
clknet_leaf_1112_clock_ctrl.core_clk,56.53
_05298_,56.48
irq_spi\[1\],56.42
mgmt_buffers.la_oenb_core\[10\],56.42
mprj_io_drive_sel[57],56.42
mprj_io_pulldown_sel[11],56.42
pll.ext_trim\[6\],56.42
mprj_io_drive_sel[41],56.41
gpio_control_in_1\[10\].gpio_defaults\[7\],56.405
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[17\],56.34
clknet_leaf_714_clock_ctrl.core_clk,56.34
_05879_,56.29
_12558_,56.29
clock_ctrl.divider2.odd_0.counter\[0\],56.29
clock_ctrl.divider2.odd_0.counter\[1\],56.29
clknet_leaf_156_clock_ctrl.core_clk,56.29
clknet_leaf_426_clock_ctrl.core_clk,56.29
clknet_leaf_878_clock_ctrl.core_clk,56.29
clknet_leaf_898_clock_ctrl.core_clk,56.29
clknet_leaf_945_clock_ctrl.core_clk,56.29
clknet_leaf_1106_clock_ctrl.core_clk,56.29
mprj_io_slew_sel[28],56.25
_09778_,56.24
_11203_,56.24
soc.core.mgmtsoc_load_storage\[14\],56.24
_12681_,56.15
mprj_io_schmitt_sel[1],56.14
gpio_control_in_1a\[1\].gpio_defaults\[7\],56.105
soc.core.mgmtsoc_litespimmap_burst_adr\[13\],56.1
clknet_leaf_671_clock_ctrl.core_clk,56.1
gpio_control_in_1a\[5\].gpio_defaults\[8\],56.055
_00398_,56.05
_00474_,56.05
_01113_,56.05
_01680_,56.05
_01707_,56.05
_03608_,56.05
_05848_,56.05
_06942_,56.05
_08593_,56.05
_08714_,56.05
_09172_,56.05
_10268_,56.05
_10825_,56.05
_14463_,56.05
_15794_,56.05
mprj_io_slew_sel[21],56.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[3\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[27\],56.05
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[24\],56.05
soc.core.mgmtsoc_scratch_storage\[15\],56.05
soc.core.storage_1\[1\]\[7\],56.05
net90,56.05
net678,56.05
clknet_leaf_871_clock_ctrl.core_clk,56.05
clknet_leaf_1244_clock_ctrl.core_clk,56.05
_00090_,56
_00093_,56
_00402_,56
_00852_,56
_01399_,56
_01844_,56
_02466_,56
_04087_,56
_04830_,56
_05113_,56
_06075_,56
_07087_,56
_09208_,56
_09648_,56
_11126_,56
_11917_,56
_12532_,56
_12691_,56
_13213_,56
_14500_,56
_14610_,56
_14660_,56
_14730_,56
_15894_,56
_15994_,56
gpio_control_in_1\[0\].gpio_inen,56
gpio_control_in_2\[0\].gpio_slew_sel,56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[5\],56
soc.core.VexRiscv.lastStagePc\[7\],56
soc.core.la_ien_storage\[18\],56
soc.core.mgmtsoc_load_storage\[12\],56
net169,56
net335,56
clknet_leaf_876_clock_ctrl.core_clk,56
clknet_leaf_640_clock_ctrl.core_clk,55.97
clknet_leaf_722_clock_ctrl.core_clk,55.97
mprj_io_drive_sel[4],55.92
mgmt_buffers.mprj_dat_i_user\[31\],55.91
clknet_leaf_638_clock_ctrl.core_clk,55.89
mgmt_buffers.la_oenb_core\[3\],55.86
mprj_io_out[28],55.86
clknet_opt_1_0_clock_ctrl.core_clk,55.86
_09393_,55.83
soc.core.spimaster_storage\[6\],55.83
_08566_,55.78
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[24\],55.78
soc.core.dbg_uart_tx_count\[0\],55.78
clknet_leaf_1063_clock_ctrl.core_clk,55.78
mprj_io_pullup_sel[29],55.745
mprj_io_pullup_sel[30],55.735
_05126_,55.73
_10345_,55.73
gpio_control_in_2\[14\].shift_register\[0\],55.73
mprj_io_drive_sel[56],55.73
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[23\],55.73
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[14\],55.73
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[13\],55.73
_08608_,55.68
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[10\],55.68
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[20\],55.68
clknet_leaf_166_clock_ctrl.core_clk,55.68
clknet_leaf_855_clock_ctrl.core_clk,55.68
mprj_io_out[36],55.65
mprj_io_drive_sel[74],55.58
mprj_io_oe[13],55.58
mprj_io_pullup_sel[25],55.58
_03933_,55.54
_04264_,55.54
_09132_,55.54
_11211_,55.54
_11807_,55.54
clknet_leaf_96_clock_ctrl.core_clk,55.54
clknet_leaf_319_clock_ctrl.core_clk,55.54
_00142_,55.49
_00171_,55.49
_00296_,55.49
_00387_,55.49
_02307_,55.49
_02359_,55.49
_04025_,55.49
_04530_,55.49
_07861_,55.49
_08682_,55.49
_08730_,55.49
_11583_,55.49
gpio_control_in_2\[4\].gpio_pulldown_sel,55.49
soc.core.VexRiscv.CsrPlugin_mtvec_base\[17\],55.49
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[27\],55.49
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[21\],55.49
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[18\],55.49
soc.core.VexRiscv.execute_to_memory_PC\[16\],55.49
soc.core.mgmtsoc_bus_errors\[6\],55.49
soc.core.spi_master_control_storage\[3\],55.49
clknet_leaf_237_clock_ctrl.core_clk,55.49
clknet_leaf_384_clock_ctrl.core_clk,55.49
clknet_leaf_475_clock_ctrl.core_clk,55.49
clknet_leaf_911_clock_ctrl.core_clk,55.49
net3044,55.49
clknet_leaf_1191_clock_ctrl.core_clk,55.46
_00164_,55.44
_00282_,55.44
_00382_,55.44
_00412_,55.44
_00754_,55.44
_00854_,55.44
_04470_,55.44
_04727_,55.44
_08366_,55.44
_09843_,55.44
_11700_,55.44
_12382_,55.44
_14185_,55.44
_14523_,55.44
_15074_,55.44
gpio_control_in_1a\[1\].pad_gpio_out,55.44
mgmt_buffers.la_data_in_mprj\[34\],55.44
soc.core.VexRiscv.CsrPlugin_mepc\[0\],55.44
soc.core.interface4_bank_bus_dat_r\[5\],55.44
soc.core.mgmtsoc_value\[19\],55.44
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[4\],55.44
net83,55.44
net1080,55.44
clknet_leaf_1303_clock_ctrl.core_clk,55.41
gpio_control_in_2\[4\].gpio_defaults\[6\],55.395
gpio_control_in_2\[9\].gpio_defaults\[4\],55.365
mgmt_buffers.la_oenb_core\[16\],55.35
mgmt_buffers.la_data_in_core\[23\],55.3
mgmt_buffers.la_data_in_core\[25\],55.3
mgmt_buffers.la_data_in_core\[26\],55.3
soc.core.multiregimpl67_regs1,55.27
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[15\],55.22
clknet_leaf_685_clock_ctrl.core_clk,55.22
clknet_leaf_788_clock_ctrl.core_clk,55.22
clknet_leaf_1133_clock_ctrl.core_clk,55.22
_08782_,55.17
_11802_,55.17
_14096_,55.17
_15172_,55.17
gpio_control_in_2\[13\].gpio_defaults\[2\],55.17
soc.core.mgmtsoc_load_storage\[15\],55.17
soc.core.mgmtsoc_reload_storage\[15\],55.17
soc.core.storage_1\[12\]\[5\],55.17
clknet_leaf_14_clock_ctrl.core_clk,55.17
clknet_leaf_42_clock_ctrl.core_clk,55.17
_12190_,55.12
_14422_,55.12
gpio_control_in_1a\[5\].shift_register\[2\],55.12
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[17\],55.12
clknet_leaf_117_clock_ctrl.core_clk,55.12
pll.div\[3\],55.03
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[25\],55.03
_01273_,54.98
_05156_,54.98
_06181_,54.98
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[25\],54.98
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[19\],54.98
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[12\],54.98
clknet_leaf_173_clock_ctrl.core_clk,54.98
clknet_leaf_407_clock_ctrl.core_clk,54.98
clknet_leaf_518_clock_ctrl.core_clk,54.98
clknet_leaf_581_clock_ctrl.core_clk,54.98
_00017_,54.93
_00305_,54.93
_00335_,54.93
_01076_,54.93
_02687_,54.93
_06338_,54.93
_08632_,54.93
_09751_,54.93
_14417_,54.93
_15183_,54.93
_15491_,54.93
gpio_control_in_1\[1\].mgmt_ena,54.93
gpio_control_in_1\[3\].gpio_pulldown_sel,54.93
gpio_control_in_2\[4\].shift_register\[5\],54.93
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[4\],54.93
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[19\],54.93
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[16\],54.93
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[9\],54.93
soc.core.dbg_uart_length\[6\],54.93
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[4\],54.93
net206,54.93
clknet_leaf_294_clock_ctrl.core_clk,54.93
clknet_leaf_354_clock_ctrl.core_clk,54.93
clknet_leaf_916_clock_ctrl.core_clk,54.93
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[19\],54.9
_00087_,54.88
_01012_,54.88
_01721_,54.88
_01722_,54.88
_01888_,54.88
_03461_,54.88
_04178_,54.88
_05399_,54.88
_07295_,54.88
_07966_,54.88
_09348_,54.88
_10273_,54.88
_10954_,54.88
_11339_,54.88
_12434_,54.88
_12892_,54.88
_14373_,54.88
_14705_,54.88
gpio_control_bidir_2\[1\].shift_register\[6\],54.88
gpio_control_bidir_2\[2\].shift_register\[4\],54.88
gpio_control_in_1\[7\].pad_gpio_out,54.88
gpio_control_in_2\[10\].pad_gpio_out,54.88
gpio_control_in_2\[12\].pad_gpio_out,54.88
soc.core.VexRiscv.CsrPlugin_mip_MSIP,54.88
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[30\],54.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[17\],54.88
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[31\],54.88
soc.core.gpioin0_enable_storage,54.88
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[2\],54.88
soc.core.mgmtsoc_vexriscv_debug_bus_ack,54.88
net176,54.88
clknet_leaf_94_clock_ctrl.core_clk,54.88
clknet_leaf_753_clock_ctrl.core_clk,54.88
net2655,54.88
net3036,54.88
net3138,54.88
mprj_io_pullup_sel[24],54.865
mprj_io_drive_sel[24],54.84
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[22\],54.8
clknet_leaf_342_clock_ctrl.core_clk,54.8
mgmt_buffers.la_oenb_core\[1\],54.79
_15161_,54.71
pll.pll_control.count1\[3\],54.66
soc.core.la_ien_storage\[16\],54.66
clknet_leaf_630_clock_ctrl.core_clk,54.66
gpio_control_in_1a\[1\].gpio_defaults\[1\],54.655
_05867_,54.61
_13081_,54.61
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[18\],54.61
clknet_leaf_192_clock_ctrl.core_clk,54.61
clknet_leaf_437_clock_ctrl.core_clk,54.61
clknet_leaf_1001_clock_ctrl.core_clk,54.61
gpio_control_in_1\[7\].gpio_defaults\[7\],54.585
gpio_inenb_core,54.565
_05344_,54.56
_08762_,54.56
_14516_,54.56
gpio_control_in_1a\[1\].mgmt_ena,54.56
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[20\],54.56
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[6\],54.56
soc.core.user_irq_ena_storage\[2\],54.56
clknet_leaf_797_clock_ctrl.core_clk,54.56
clknet_leaf_1294_clock_ctrl.core_clk,54.56
_00775_,54.42
_05411_,54.42
_10925_,54.42
clknet_leaf_27_clock_ctrl.core_clk,54.42
clknet_leaf_1032_clock_ctrl.core_clk,54.42
_00257_,54.37
_00377_,54.37
_00396_,54.37
_00821_,54.37
_00851_,54.37
_02916_,54.37
_03566_,54.37
_05128_,54.37
_05381_,54.37
_05603_,54.37
_07349_,54.37
_08086_,54.37
_08329_,54.37
_08604_,54.37
_08993_,54.37
_09948_,54.37
_11155_,54.37
_11847_,54.37
_13702_,54.37
_13849_,54.37
_15258_,54.37
gpio_control_in_1a\[2\].shift_register\[3\],54.37
gpio_control_in_2\[9\].gpio_defaults\[8\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[26\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[19\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[17\],54.37
soc.core.VexRiscv.externalInterruptArray_regNext\[5\],54.37
net143,54.37
clknet_leaf_118_clock_ctrl.core_clk,54.37
clknet_leaf_796_clock_ctrl.core_clk,54.37
clknet_leaf_1286_clock_ctrl.core_clk,54.37
clknet_leaf_1289_clock_ctrl.core_clk,54.37
gpio_control_in_2\[3\].gpio_defaults\[5\],54.34
clknet_leaf_373_clock_ctrl.core_clk,54.34
clknet_leaf_414_clock_ctrl.core_clk,54.34
_00760_,54.32
_01089_,54.32
_01132_,54.32
_02156_,54.32
_02291_,54.32
_02673_,54.32
_08916_,54.32
_09203_,54.32
_09481_,54.32
_09817_,54.32
_11844_,54.32
_13633_,54.32
_15303_,54.32
gpio_control_in_1a\[1\].shift_register\[2\],54.32
gpio_control_in_2\[8\].shift_register\[9\],54.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[29\],54.32
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[25\],54.32
soc.core.int_rst,54.32
soc.core.mgmtsoc_litespimmap_burst_adr\[14\],54.32
net189,54.32
net247,54.32
net982,54.32
clknet_leaf_491_clock_ctrl.core_clk,54.32
soc.core.count\[9\],54.29
clknet_leaf_468_clock_ctrl.core_clk,54.24
mgmt_buffers.la_oenb_core\[21\],54.23
mprj_io_oe[7],54.23
mprj_io_out[20],54.19
mgmt_buffers.la_oenb_core\[48\],54.18
mprj_io_pulldown_sel[35],54.18
_14301_,54.15
clknet_leaf_865_clock_ctrl.core_clk,54.15
gpio_control_in_2\[14\].gpio_defaults\[4\],54.145
soc.core.uart_phy_tx_phase\[5\],54.1
clknet_leaf_128_clock_ctrl.core_clk,54.1
clknet_leaf_621_clock_ctrl.core_clk,54.1
clknet_leaf_1241_clock_ctrl.core_clk,54.1
gpio_control_in_2\[0\].gpio_defaults\[8\],54.095
_05112_,54.05
_08760_,54.05
pll.pll_control.count1\[1\],54.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[11\],54.05
soc.core.VexRiscv.dBusWishbone_ADR\[7\],54.05
soc.core.mgmtsoc_litespimmap_count\[4\],54.05
soc.core.uart_phy_rx_data\[2\],54.05
clknet_leaf_425_clock_ctrl.core_clk,54.05
clknet_leaf_635_clock_ctrl.core_clk,54.05
gpio_control_in_1\[3\].gpio_defaults\[1\],54.025
_11587_,54
_12801_,54
clknet_leaf_120_clock_ctrl.core_clk,54
_03710_,53.91
clknet_leaf_820_clock_ctrl.core_clk,53.91
_01221_,53.86
_01318_,53.86
_14452_,53.86
gpio_control_bidir_2\[2\].gpio_defaults\[9\],53.86
gpio_control_in_2\[1\].shift_register\[4\],53.86
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[10\],53.86
_00822_,53.81
_01158_,53.81
_03964_,53.81
_07246_,53.81
_09823_,53.81
_09927_,53.81
_10184_,53.81
_10213_,53.81
_12875_,53.81
_13642_,53.81
_14300_,53.81
_14396_,53.81
_14407_,53.81
_14437_,53.81
_14499_,53.81
_15051_,53.81
gpio_control_in_2\[1\].pad_gpio_out,53.81
gpio_control_in_2\[2\].shift_register\[9\],53.81
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[23\],53.81
soc.core.storage_1\[0\]\[0\],53.81
soc.core.uart_phy_tx_data\[7\],53.81
net105,53.81
net137,53.81
net251,53.81
clknet_leaf_789_clock_ctrl.core_clk,53.81
clknet_leaf_980_clock_ctrl.core_clk,53.81
clknet_leaf_1203_clock_ctrl.core_clk,53.81
clknet_leaf_1280_clock_ctrl.core_clk,53.81
flash_io1_ie,53.805
mprj_io_pullup_sel[20],53.785
mprj_io_drive_sel[42],53.77
_00018_,53.76
_00252_,53.76
_00281_,53.76
_00384_,53.76
_00392_,53.76
_00791_,53.76
_01867_,53.76
_01925_,53.76
_04189_,53.76
_05290_,53.76
_05391_,53.76
_05976_,53.76
_06848_,53.76
_07271_,53.76
_07407_,53.76
_07435_,53.76
_07620_,53.76
_11650_,53.76
_11722_,53.76
_11903_,53.76
_12071_,53.76
_12741_,53.76
_13409_,53.76
_14717_,53.76
_15095_,53.76
_15319_,53.76
gpio_control_in_1\[10\].gpio_defaults\[9\],53.76
soc.core.VexRiscv.CsrPlugin_interrupt_valid,53.76
soc.core.interface4_bank_bus_dat_r\[7\],53.76
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[7\],53.76
soc.core.multiregimpl64_regs1,53.76
net225,53.76
net320,53.76
clknet_leaf_559_clock_ctrl.core_clk,53.76
_05022_,53.73
clknet_leaf_155_clock_ctrl.core_clk,53.73
clknet_leaf_306_clock_ctrl.core_clk,53.73
clknet_leaf_1204_clock_ctrl.core_clk,53.73
clknet_leaf_180_clock_ctrl.core_clk,53.68
mgmt_buffers.la_oenb_core\[2\],53.62
mprj_io_pullup_sel[4],53.62
clknet_leaf_1278_clock_ctrl.core_clk,53.59
soc.core.mgmtsoc_load_storage\[27\],53.54
clknet_leaf_186_clock_ctrl.core_clk,53.54
_05302_,53.49
_08588_,53.49
_12720_,53.49
_14287_,53.49
gpio_control_in_2\[4\].shift_register\[4\],53.49
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[16\],53.49
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[16\],53.49
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[26\],53.49
soc.core.spi_master_control_storage\[14\],53.49
clknet_leaf_9_clock_ctrl.core_clk,53.49
clknet_leaf_712_clock_ctrl.core_clk,53.49
clknet_leaf_763_clock_ctrl.core_clk,53.49
clknet_leaf_1054_clock_ctrl.core_clk,53.49
clknet_leaf_1304_clock_ctrl.core_clk,53.49
_00980_,53.35
mprj_io_drive_sel[67],53.34
_00855_,53.3
_05017_,53.3
_16321_,53.3
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[14\],53.3
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[26\],53.3
soc.core.uart_phy_rx_phase\[5\],53.3
clknet_leaf_800_clock_ctrl.core_clk,53.3
clknet_leaf_852_clock_ctrl.core_clk,53.3
clknet_leaf_1263_clock_ctrl.core_clk,53.3
clknet_leaf_1022_clock_ctrl.core_clk,53.27
_00393_,53.25
_00554_,53.25
_03038_,53.25
_03884_,53.25
_04812_,53.25
_05574_,53.25
_05764_,53.25
_05915_,53.25
_09847_,53.25
_09855_,53.25
_11747_,53.25
_13310_,53.25
_14447_,53.25
_14693_,53.25
gpio_control_in_1\[8\].shift_register\[7\],53.25
gpio_control_in_1\[9\].gpio_pullup_sel,53.25
gpio_control_in_1a\[5\].pad_gpio_out,53.25
gpio_control_in_2\[14\].gpio_pullup_sel,53.25
mprj_io_slew_sel[35],53.25
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[8\],53.25
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[19\],53.25
soc.core.mgmtsoc_litespisdrphycore_cnt\[5\],53.25
soc.core.mgmtsoc_value_status\[2\],53.25
net118,53.25
net321,53.25
net1851,53.25
clknet_leaf_201_clock_ctrl.core_clk,53.25
clknet_leaf_262_clock_ctrl.core_clk,53.25
clknet_leaf_654_clock_ctrl.core_clk,53.25
net2947,53.25
_11584_,53.22
clknet_leaf_448_clock_ctrl.core_clk,53.22
_01432_,53.2
_01595_,53.2
_02500_,53.2
_03559_,53.2
_03835_,53.2
_04736_,53.2
_05056_,53.2
_06056_,53.2
_06124_,53.2
_06755_,53.2
_06916_,53.2
_09151_,53.2
_09351_,53.2
_10371_,53.2
_11403_,53.2
_11959_,53.2
_12364_,53.2
_12415_,53.2
_13303_,53.2
_13722_,53.2
_14313_,53.2
_14757_,53.2
_15471_,53.2
_15556_,53.2
clock_ctrl.pll_clk_sel,53.2
gpio_control_in_1\[4\].gpio_slew_sel,53.2
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[2\],53.2
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[18\],53.2
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[17\],53.2
soc.core.mgmtsoc_scratch_storage\[10\],53.2
soc.core.spi_master_control_storage\[13\],53.2
soc.core.uart_phy_rx_rx_d,53.2
clknet_leaf_13_clock_ctrl.core_clk,53.2
clknet_leaf_828_clock_ctrl.core_clk,53.2
mprj_io_out[23],53.17
mprj_io_schmitt_sel[5],53.17
soc.core.dbg_uart_length\[0\],53.17
clknet_leaf_861_clock_ctrl.core_clk,53.17
gpio_control_in_1a\[5\].gpio_defaults\[3\],53.14
mprj_io_drive_sel[46],53.13
gpio_drive_select_core[1],53.09
gpio_control_in_1\[9\].gpio_defaults\[6\],53.085
mgmt_buffers.la_oenb_core\[0\],53.06
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[14\],53.03
clknet_leaf_41_clock_ctrl.core_clk,53.03
mprj_io_oe[18],53.02
_10164_,52.98
_12732_,52.98
clknet_leaf_8_clock_ctrl.core_clk,52.98
clknet_leaf_613_clock_ctrl.core_clk,52.98
clknet_leaf_728_clock_ctrl.core_clk,52.98
clknet_leaf_976_clock_ctrl.core_clk,52.98
_05311_,52.93
_09457_,52.93
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[27\],52.93
soc.core.mgmtsoc_value_status\[29\],52.93
soc.core.spi_master_clk_divider1\[12\],52.93
clknet_leaf_35_clock_ctrl.core_clk,52.93
clknet_leaf_82_clock_ctrl.core_clk,52.93
clknet_leaf_585_clock_ctrl.core_clk,52.93
clknet_leaf_657_clock_ctrl.core_clk,52.93
clknet_leaf_682_clock_ctrl.core_clk,52.93
clknet_leaf_889_clock_ctrl.core_clk,52.93
clknet_leaf_1155_clock_ctrl.core_clk,52.93
clknet_leaf_1215_clock_ctrl.core_clk,52.93
clknet_leaf_1097_clock_ctrl.core_clk,52.9
_05174_,52.88
_14227_,52.88
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[25\],52.88
clknet_leaf_470_clock_ctrl.core_clk,52.88
clknet_leaf_514_clock_ctrl.core_clk,52.88
clknet_leaf_610_clock_ctrl.core_clk,52.88
clknet_leaf_781_clock_ctrl.core_clk,52.88
gpio_control_in_1\[10\].gpio_defaults\[3\],52.845
gpio_control_in_1\[8\].gpio_defaults\[6\],52.775
_13606_,52.74
soc.core.uart_rx_fifo_level0\[0\],52.74
clknet_leaf_1264_clock_ctrl.core_clk,52.74
clknet_leaf_1320_clock_ctrl.core_clk,52.74
_00416_,52.69
_00958_,52.69
_00993_,52.69
_01574_,52.69
_02544_,52.69
_03873_,52.69
_04126_,52.69
_04411_,52.69
_04946_,52.69
_05652_,52.69
_09578_,52.69
_09885_,52.69
_10287_,52.69
_10412_,52.69
_10499_,52.69
_15429_,52.69
_15696_,52.69
clknet_leaf_3_clock_ctrl.core_clk,52.69
gpio_control_bidir_1\[0\].shift_register\[8\],52.69
gpio_control_bidir_1\[1\].shift_register\[2\],52.69
gpio_control_in_1\[0\].shift_register\[0\],52.69
gpio_control_in_1\[1\].shift_register\[6\],52.69
gpio_control_in_1\[8\].resetn_out,52.69
gpio_control_in_1\[9\].shift_register\[2\],52.69
gpio_control_in_2\[13\].shift_register\[6\],52.69
gpio_control_in_2\[4\].serial_data_in,52.69
mprj_io_drive_sel[73],52.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[19\],52.69
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[31\],52.69
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[0\],52.69
soc.core.mgmtsoc_value_status\[24\],52.69
clknet_leaf_1179_clock_ctrl.core_clk,52.69
net3114,52.69
_12051_,52.66
mprj_io_drive_sel[48],52.65
_00362_,52.64
_00389_,52.64
_00458_,52.64
_00552_,52.64
_00642_,52.64
_00800_,52.64
_02130_,52.64
_02532_,52.64
_03108_,52.64
_03110_,52.64
_03938_,52.64
_04260_,52.64
_05293_,52.64
_08179_,52.64
_08508_,52.64
_09082_,52.64
_09700_,52.64
_09809_,52.64
_11001_,52.64
_11113_,52.64
_11648_,52.64
_12648_,52.64
_12761_,52.64
_13154_,52.64
_13331_,52.64
_13410_,52.64
_13631_,52.64
_15564_,52.64
gpio_control_bidir_2\[1\].shift_register\[9\],52.64
gpio_control_in_1\[2\].pad_gpio_out,52.64
gpio_control_in_2\[7\].gpio_slew_sel,52.64
soc.core.VexRiscv.CsrPlugin_mtval\[16\],52.64
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[26\],52.64
soc.core.multiregimpl40_regs1,52.64
net260,52.64
mprj_io_out[29],52.55
mgmt_buffers.la_oenb_core\[19\],52.5
mprj_io_ie[35],52.5
gpio_control_in_2\[13\].gpio_defaults\[9\],52.475
clknet_leaf_221_clock_ctrl.core_clk,52.47
_09485_,52.42
_12715_,52.42
clock_ctrl.divider.odd_0.initial_begin\[1\],52.42
clknet_leaf_317_clock_ctrl.core_clk,52.42
clknet_leaf_891_clock_ctrl.core_clk,52.42
mprj_io_drive_sel[37],52.39
_12717_,52.37
_15257_,52.37
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[28\],52.37
clknet_leaf_31_clock_ctrl.core_clk,52.37
clknet_leaf_392_clock_ctrl.core_clk,52.37
clknet_leaf_624_clock_ctrl.core_clk,52.37
clknet_leaf_873_clock_ctrl.core_clk,52.37
clknet_leaf_937_clock_ctrl.core_clk,52.37
clknet_leaf_1292_clock_ctrl.core_clk,52.37
gpio_control_in_2\[1\].gpio_defaults\[9\],52.355
_04966_,52.32
_09241_,52.32
_09274_,52.32
_11518_,52.32
_15900_,52.32
gpio_control_in_2\[8\].shift_register\[2\],52.32
soc.core.count\[11\],52.32
soc.core.gpioin4_gpioin4_mode_storage,52.32
clknet_leaf_603_clock_ctrl.core_clk,52.32
clknet_leaf_1243_clock_ctrl.core_clk,52.32
mprj_io_pulldown_sel[19],52.26
_03462_,52.18
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[3\],52.18
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[27\],52.18
soc.core.VexRiscv.externalInterruptArray_regNext\[7\],52.18
_00795_,52.13
_01940_,52.13
_01950_,52.13
_02495_,52.13
_03398_,52.13
_05786_,52.13
_06384_,52.13
_08551_,52.13
_10523_,52.13
_14377_,52.13
_15411_,52.13
gpio_control_bidir_2\[2\].gpio_defaults\[0\],52.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[11\],52.13
soc.core.VexRiscv.dBusWishbone_ADR\[11\],52.13
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[4\],52.13
soc.core.interface6_bank_bus_dat_r\[21\],52.13
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[3\],52.13
soc.core.spi_master_clk_divider1\[8\],52.13
net166,52.13
net230,52.13
net286,52.13
clknet_leaf_233_clock_ctrl.core_clk,52.13
clknet_leaf_646_clock_ctrl.core_clk,52.13
clknet_leaf_1187_clock_ctrl.core_clk,52.13
net2771,52.13
gpio_outenb_core,52.11
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[12\],52.1
soc.core.la_ien_storage\[23\],52.1
_00039_,52.08
_00293_,52.08
_00351_,52.08
_00355_,52.08
_00435_,52.08
_00476_,52.08
_00560_,52.08
_00752_,52.08
_01249_,52.08
_01600_,52.08
_01815_,52.08
_02223_,52.08
_04055_,52.08
_05475_,52.08
_07945_,52.08
_07964_,52.08
_08111_,52.08
_08683_,52.08
_08696_,52.08
_09356_,52.08
_09871_,52.08
_13254_,52.08
_13570_,52.08
_13944_,52.08
_13987_,52.08
_14579_,52.08
_14682_,52.08
_14812_,52.08
_15389_,52.08
_15568_,52.08
_15687_,52.08
_16105_,52.08
_16310_,52.08
gpio_control_in_1\[9\].pad_gpio_out,52.08
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[4\],52.08
soc.core.interface10_bank_bus_dat_r\[3\],52.08
soc.core.la_ien_storage\[47\],52.08
soc.core.mgmtsoc_master_phyconfig_storage\[17\],52.08
net128,52.08
net250,52.08
clknet_leaf_98_clock_ctrl.core_clk,52.08
net2900,52.08
net2974,52.08
net3186,52.08
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[15\],52.05
clknet_leaf_146_clock_ctrl.core_clk,52.05
soc.core.spi_master_clk_divider1\[2\],52.04
gpio_control_in_1\[5\].gpio_defaults\[8\],52.035
clknet_leaf_524_clock_ctrl.core_clk,52
soc.core.bus_dat_r\[28\],51.99
gpio_control_in_1\[5\].gpio_defaults\[7\],51.945
clock_ctrl.divider.N\[2\],51.94
mgmt_buffers.la_oenb_core\[24\],51.94
mprj_io_ie[10],51.94
mprj_io_slew_sel[31],51.89
_13157_,51.86
gpio_control_in_2\[9\].gpio_defaults\[9\],51.86
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[19\],51.86
clknet_leaf_93_clock_ctrl.core_clk,51.86
clknet_leaf_305_clock_ctrl.core_clk,51.86
clknet_leaf_360_clock_ctrl.core_clk,51.86
clknet_leaf_596_clock_ctrl.core_clk,51.86
mprj_io_schmitt_sel[23],51.84
_14154_,51.81
gpio_control_in_1a\[3\].mgmt_ena,51.81
gpio_control_in_2\[8\].gpio_defaults\[1\],51.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[22\],51.81
soc.core.mgmtsoc_litespimmap_burst_adr\[11\],51.81
clknet_leaf_707_clock_ctrl.core_clk,51.81
clknet_leaf_1094_clock_ctrl.core_clk,51.81
mprj_io_ie[19],51.765
_08704_,51.76
clock_ctrl.divider.odd_0.out_counter2,51.76
net1876,51.76
net1956,51.76
clknet_leaf_1230_clock_ctrl.core_clk,51.76
gpio_control_in_1\[5\].gpio_defaults\[1\],51.675
_05213_,51.67
mprj_io_slew_sel[25],51.65
_08452_,51.62
gpio_control_bidir_1\[0\].shift_register\[4\],51.62
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[8\],51.62
clknet_leaf_136_clock_ctrl.core_clk,51.62
clknet_leaf_1265_clock_ctrl.core_clk,51.62
_00606_,51.57
_01047_,51.57
_03812_,51.57
_04186_,51.57
_04873_,51.57
_04998_,51.57
_05119_,51.57
_05458_,51.57
_06475_,51.57
_06802_,51.57
_07308_,51.57
_07311_,51.57
_07462_,51.57
_07942_,51.57
_15729_,51.57
_16193_,51.57
gpio_control_in_1a\[4\].shift_register\[5\],51.57
gpio_control_in_2\[15\].shift_register\[9\],51.57
soc.core.slave_sel_r\[0\],51.57
soc.core.storage\[1\]\[6\],51.57
net136,51.57
net1123,51.57
clknet_leaf_240_clock_ctrl.core_clk,51.57
clknet_leaf_380_clock_ctrl.core_clk,51.57
clknet_leaf_1223_clock_ctrl.core_clk,51.57
clknet_leaf_1269_clock_ctrl.core_clk,51.57
mprj_io_drive_sel[7],51.55
clknet_leaf_1174_clock_ctrl.core_clk,51.54
_00194_,51.52
_00284_,51.52
_00352_,51.52
_00575_,51.52
_01320_,51.52
_02146_,51.52
_04029_,51.52
_05098_,51.52
_05109_,51.52
_06065_,51.52
_07277_,51.52
_07798_,51.52
_08178_,51.52
_08753_,51.52
_09053_,51.52
_10413_,51.52
_11629_,51.52
_11725_,51.52
_12311_,51.52
_13675_,51.52
_13704_,51.52
_13736_,51.52
_13968_,51.52
_14443_,51.52
_14685_,51.52
_15614_,51.52
net2577,51.52
gpio_control_in_2\[3\].gpio_pullup_sel,51.52
soc.core.VexRiscv.CsrPlugin_mtval\[9\],51.52
soc.core.VexRiscv.CsrPlugin_mtvec_base\[28\],51.52
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[2\],51.52
soc.core.interface3_bank_bus_dat_r\[13\],51.52
soc.core.mgmtsoc_reload_storage\[17\],51.52
net292,51.52
net346,51.52
mprj_io_out[34],51.51
clknet_leaf_1124_clock_ctrl.core_clk,51.49
clknet_leaf_1261_clock_ctrl.core_clk,51.49
gpio_control_in_1\[3\].gpio_defaults\[6\],51.475
mgmt_buffers.la_oenb_core\[17\],51.38
clknet_leaf_43_clock_ctrl.core_clk,51.35
clknet_leaf_895_clock_ctrl.core_clk,51.3
mprj_io_oe[33],51.27
_05166_,51.25
_05182_,51.25
_11514_,51.25
gpio_control_bidir_2\[1\].shift_register\[5\],51.25
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[30\],51.25
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[19\],51.25
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[25\],51.25
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[30\],51.25
soc.core.mgmtsoc_reload_storage\[16\],51.25
clknet_leaf_152_clock_ctrl.core_clk,51.25
clknet_leaf_632_clock_ctrl.core_clk,51.25
clknet_leaf_792_clock_ctrl.core_clk,51.25
clknet_leaf_917_clock_ctrl.core_clk,51.25
clknet_leaf_1331_clock_ctrl.core_clk,51.25
mprj_io_drive_sel[58],51.24
_08553_,51.2
_12179_,51.2
_13451_,51.2
gpio_control_in_2\[14\].shift_register\[4\],51.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[21\],51.2
clknet_leaf_398_clock_ctrl.core_clk,51.2
clknet_leaf_527_clock_ctrl.core_clk,51.2
_05027_,51.17
mprj_io_drive_sel[69],51.1
_03794_,51.06
_07675_,51.06
_12915_,51.06
mprj_io_pulldown_sel[9],51.06
soc.core.la_ien_storage\[27\],51.06
net94,51.06
net425,51.06
clknet_leaf_648_clock_ctrl.core_clk,51.06
clknet_leaf_923_clock_ctrl.core_clk,51.06
net3226,51.06
mprj_io_schmitt_sel[4],51.02
_00151_,51.01
_00158_,51.01
_00324_,51.01
_00326_,51.01
_03650_,51.01
_05834_,51.01
_08140_,51.01
_08597_,51.01
_08599_,51.01
_10439_,51.01
gpio_control_in_2\[13\].gpio_slew_sel,51.01
mgmt_buffers.la_data_in_mprj_bar\[59\],51.01
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[3\],51.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[11\],51.01
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[16\],51.01
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[17\],51.01
soc.core.VexRiscv.execute_to_memory_PC\[17\],51.01
soc.core.gpioin3_enable_storage,51.01
soc.core.la_ien_storage\[19\],51.01
soc.core.mgmtsoc_master_phyconfig_storage\[12\],51.01
net106,51.01
clknet_leaf_19_clock_ctrl.core_clk,51.01
clknet_leaf_122_clock_ctrl.core_clk,51.01
clknet_leaf_179_clock_ctrl.core_clk,51.01
clknet_leaf_542_clock_ctrl.core_clk,51.01
clknet_leaf_1021_clock_ctrl.core_clk,51.01
gpio_control_bidir_2\[2\].gpio_defaults\[1\],50.985
clknet_leaf_525_clock_ctrl.core_clk,50.98
mprj_io_ie[33],50.975
_00646_,50.96
_00782_,50.96
_01556_,50.96
_01687_,50.96
_02109_,50.96
_03825_,50.96
_04779_,50.96
_04933_,50.96
_04969_,50.96
_05171_,50.96
_06213_,50.96
_06224_,50.96
_06393_,50.96
_06970_,50.96
_07112_,50.96
_08945_,50.96
_09219_,50.96
_09531_,50.96
_10101_,50.96
_10357_,50.96
_11551_,50.96
_13509_,50.96
_13665_,50.96
_13886_,50.96
_13966_,50.96
_14321_,50.96
_15504_,50.96
gpio_control_in_1a\[2\].gpio_slew_sel,50.96
mgmt_buffers.la_data_in_enable\[2\],50.96
mprj_io_oe[15],50.94
clknet_leaf_672_clock_ctrl.core_clk,50.93
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[12\],50.88
mprj_io_ie[9],50.87
mgmt_buffers.la_oenb_core\[25\],50.82
_10225_,50.74
_14887_,50.74
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[18\],50.74
clknet_leaf_844_clock_ctrl.core_clk,50.74
clknet_leaf_893_clock_ctrl.core_clk,50.74
clknet_leaf_955_clock_ctrl.core_clk,50.74
_05297_,50.69
_06010_,50.69
_10250_,50.69
_14107_,50.69
_15270_,50.69
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[10\],50.69
soc.core.dbg_uart_rx_phase\[7\],50.69
clknet_leaf_720_clock_ctrl.core_clk,50.69
clknet_leaf_771_clock_ctrl.core_clk,50.69
clknet_leaf_1046_clock_ctrl.core_clk,50.69
clknet_leaf_1104_clock_ctrl.core_clk,50.69
clknet_leaf_1227_clock_ctrl.core_clk,50.69
clknet_leaf_1322_clock_ctrl.core_clk,50.69
_13248_,50.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[15\],50.64
soc.core.VexRiscv.dBusWishbone_ADR\[12\],50.64
clknet_leaf_1048_clock_ctrl.core_clk,50.64
clknet_leaf_1053_clock_ctrl.core_clk,50.64
gpio_control_in_1\[0\].gpio_defaults\[4\],50.545
mprj_io_oe[26],50.52
_08979_,50.5
_11646_,50.5
_12956_,50.5
soc.core.spi_master_cs,50.5
_00378_,50.45
_01808_,50.45
_01894_,50.45
_02114_,50.45
_02323_,50.45
_02467_,50.45
_03807_,50.45
_03952_,50.45
_05122_,50.45
_05791_,50.45
_05805_,50.45
_05911_,50.45
_06581_,50.45
_06751_,50.45
_07817_,50.45
_08772_,50.45
_09701_,50.45
_10321_,50.45
_11687_,50.45
_13408_,50.45
_14323_,50.45
_14393_,50.45
_14686_,50.45
_15235_,50.45
gpio_control_bidir_2\[0\].shift_register\[5\],50.45
gpio_control_bidir_2\[2\].gpio_pullup_sel,50.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[26\],50.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[28\],50.45
soc.core.dbg_uart_tx_phase\[17\],50.45
soc.core.interface10_bank_bus_dat_r\[4\],50.45
soc.core.mgmtsoc_value\[15\],50.45
clknet_leaf_46_clock_ctrl.core_clk,50.45
clknet_leaf_652_clock_ctrl.core_clk,50.45
clknet_leaf_811_clock_ctrl.core_clk,50.45
clknet_leaf_1232_clock_ctrl.core_clk,50.45
clknet_leaf_1254_clock_ctrl.core_clk,50.45
mprj_io_slew_sel[1],50.44
mprj_io_pullup_sel[0],50.425
clknet_leaf_410_clock_ctrl.core_clk,50.42
mprj_io_drive_sel[75],50.41
_00285_,50.4
_00332_,50.4
_00538_,50.4
_01190_,50.4
_01375_,50.4
_02261_,50.4
_02909_,50.4
_05902_,50.4
_05995_,50.4
_06859_,50.4
_06887_,50.4
_07299_,50.4
_08197_,50.4
_08310_,50.4
_08462_,50.4
_10724_,50.4
_10753_,50.4
_11228_,50.4
_11259_,50.4
_12123_,50.4
_12312_,50.4
_13973_,50.4
_14507_,50.4
_14719_,50.4
_15829_,50.4
gpio_control_bidir_2\[1\].serial_data_in,50.4
gpio_control_in_1\[6\].shift_register\[9\],50.4
gpio_control_in_1a\[0\].mgmt_ena,50.4
soc.core.VexRiscv.CsrPlugin_mepc\[9\],50.4
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[28\],50.4
net1766,50.4
net2388,50.4
clknet_leaf_1196_clock_ctrl.core_clk,50.37
_04967_,50.32
soc.core.spi_cs_n,50.31
mgmt_buffers.la_data_in_core\[27\],50.26
pll.ext_trim\[8\],50.26
soc.core.bus_dat_r\[27\],50.26
user_io_out\[23\],50.26
clknet_leaf_1034_clock_ctrl.core_clk,50.23
mprj_io_drive_sel[60],50.21
gpio_control_in_2\[0\].gpio_defaults\[0\],50.175
mprj_io_out[27],50.17
soc.core.uart_tx_fifo_level0\[4\],50.15
_14277_,50.13
gpio_control_bidir_1\[1\].shift_register\[7\],50.13
gpio_control_in_2\[11\].shift_register\[2\],50.13
gpio_control_in_2\[12\].shift_register\[1\],50.13
pll.ringosc.dstage\[3\].id.ts,50.13
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[6\],50.13
soc.core.VexRiscv.externalInterruptArray_regNext\[2\],50.13
soc.core.la_out_storage\[46\],50.13
net1148,50.13
clknet_leaf_367_clock_ctrl.core_clk,50.13
clknet_leaf_474_clock_ctrl.core_clk,50.13
gpio_control_in_1\[1\].gpio_defaults\[6\],50.125
mprj_io_oe[8],50.09
_05235_,50.08
_14169_,50.08
soc.core.mgmtsoc_value_status\[31\],50.08
clknet_leaf_25_clock_ctrl.core_clk,50.08
clknet_leaf_390_clock_ctrl.core_clk,50.08
clknet_leaf_774_clock_ctrl.core_clk,50.08
clknet_leaf_1020_clock_ctrl.core_clk,50.08
gpio_control_in_2\[15\].gpio_defaults\[6\],50.045
mprj_io_oe[37],50.04
mprj_io_ie[31],49.98
mprj_io_drive_sel[65],49.96
_06315_,49.94
_09453_,49.94
_09506_,49.94
soc.core.VexRiscv.CsrPlugin_exceptionPendings_2,49.94
mprj_io_pullup_sel[19],49.905
_01369_,49.89
_01403_,49.89
_02344_,49.89
_02641_,49.89
_03018_,49.89
_03459_,49.89
_05709_,49.89
_05928_,49.89
_05986_,49.89
_07113_,49.89
_07306_,49.89
_08821_,49.89
_09398_,49.89
_11115_,49.89
_11833_,49.89
_13935_,49.89
_14917_,49.89
_15697_,49.89
clock_ctrl.divider.syncNp\[1\],49.89
gpio_control_bidir_1\[0\].shift_register\[7\],49.89
gpio_control_bidir_2\[1\].gpio_defaults\[1\],49.89
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[5\],49.89
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[18\],49.89
soc.core.mgmtsoc_master_phyconfig_storage\[21\],49.89
net263,49.89
clknet_leaf_285_clock_ctrl.core_clk,49.89
clknet_leaf_476_clock_ctrl.core_clk,49.89
clknet_leaf_831_clock_ctrl.core_clk,49.89
_12526_,49.86
_00258_,49.84
_00272_,49.84
_00292_,49.84
_00460_,49.84
_00462_,49.84
_03121_,49.84
_03909_,49.84
_05728_,49.84
_06574_,49.84
_06862_,49.84
_07247_,49.84
_08139_,49.84
_08348_,49.84
_08432_,49.84
_08802_,49.84
_08924_,49.84
_09269_,49.84
_09342_,49.84
_09702_,49.84
_09833_,49.84
_10208_,49.84
_13027_,49.84
_13516_,49.84
_15269_,49.84
_15753_,49.84
gpio_buf_mgmt_io_in_buf\[14\],49.84
gpio_control_in_2\[13\].gpio_pullup_sel,49.84
mgmt_buffers.user_irq\[2\],49.84
pll.itrim\[8\],49.84
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[8\],49.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[21\],49.84
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[6\],49.84
soc.core.interface4_bank_bus_dat_r\[4\],49.84
net108,49.84
net3032,49.84
mprj_io_drive_sel[5],49.82
gpio_control_in_2\[3\].gpio_defaults\[3\],49.79
gpio_control_in_1a\[2\].shift_register\[1\],49.67
gpio_control_in_2\[12\].gpio_defaults\[6\],49.62
pll.itrim\[10\],49.62
soc.core.mgmtsoc_load_storage\[7\],49.62
clknet_leaf_416_clock_ctrl.core_clk,49.62
clknet_leaf_643_clock_ctrl.core_clk,49.62
_05104_,49.57
_11821_,49.57
_12514_,49.57
_12897_,49.57
_14295_,49.57
gpio_control_in_1a\[5\].gpio_defaults\[0\],49.57
gpio_control_in_2\[12\].shift_register\[3\],49.57
gpio_control_in_2\[8\].shift_register\[7\],49.57
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[29\],49.57
soc.core.VexRiscv.CsrPlugin_mie_MTIE,49.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[14\],49.57
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[26\],49.57
soc.core.la_ien_storage\[33\],49.57
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[0\],49.57
clknet_leaf_130_clock_ctrl.core_clk,49.57
clknet_leaf_1015_clock_ctrl.core_clk,49.57
pll.pll_control.prep\[2\],49.52
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[21\],49.52
soc.core.gpioin1_gpioin1_mode_storage,49.52
clknet_leaf_135_clock_ctrl.core_clk,49.52
clknet_leaf_1127_clock_ctrl.core_clk,49.49
gpio_control_in_1a\[5\].gpio_defaults\[9\],49.465
gpio_control_in_1\[9\].gpio_defaults\[3\],49.43
clknet_leaf_999_clock_ctrl.core_clk,49.43
_01748_,49.38
_10003_,49.38
mprj_io_pulldown_sel[36],49.38
soc.core.mgmtsoc_scratch_storage\[0\],49.38
_00751_,49.33
_02474_,49.33
_03229_,49.33
_03502_,49.33
_03922_,49.33
_06143_,49.33
_06904_,49.33
_08433_,49.33
_08501_,49.33
_08562_,49.33
_09996_,49.33
_11030_,49.33
_11468_,49.33
_11752_,49.33
_14211_,49.33
_14971_,49.33
_15690_,49.33
gpio_control_in_1\[7\].mgmt_ena,49.33
gpio_control_in_2\[14\].gpio_pulldown_sel,49.33
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[21\],49.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[8\],49.33
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[22\],49.33
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[4\],49.33
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[15\],49.33
soc.core.VexRiscv.dBusWishbone_ADR\[25\],49.33
soc.core.mgmtsoc_value_status\[21\],49.33
net1086,49.33
clknet_leaf_297_clock_ctrl.core_clk,49.33
clknet_leaf_864_clock_ctrl.core_clk,49.33
clknet_leaf_908_clock_ctrl.core_clk,49.33
clknet_leaf_965_clock_ctrl.core_clk,49.33
clknet_leaf_1036_clock_ctrl.core_clk,49.33
gpio_control_in_1\[6\].gpio_defaults\[6\],49.325
mprj_io_out[33],49.3
_01005_,49.28
_01627_,49.28
_03221_,49.28
_03397_,49.28
_08811_,49.28
_10429_,49.28
_11676_,49.28
_11942_,49.28
_13133_,49.28
_13536_,49.28
_13705_,49.28
_13898_,49.28
gpio_control_bidir_2\[0\].shift_register\[8\],49.28
gpio_control_bidir_2\[1\].gpio_oe_override,49.28
gpio_control_in_1\[3\].shift_register\[2\],49.28
gpio_control_in_1a\[3\].serial_data_out,49.28
gpio_control_in_1a\[4\].pad_gpio_outen,49.28
gpio_control_in_1a\[5\].gpio_slew_sel,49.28
gpio_control_in_2\[11\].shift_register\[3\],49.28
gpio_control_in_2\[9\].gpio_pullup_sel,49.28
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[0\],49.28
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[23\],49.28
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[25\],49.28
net369,49.28
clknet_leaf_28_clock_ctrl.core_clk,49.28
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[16\],49.25
soc.core.mgmtsoc_reload_storage\[23\],49.25
mprj_io_drive_sel[64],49.2
mprj_io_pulldown_sel[33],49.19
mgmt_buffers.la_data_in_core\[22\],49.14
mgmt_buffers.la_oenb_core\[18\],49.14
clknet_leaf_326_clock_ctrl.core_clk,49.11
mprj_io_oe[16],49.1
mprj_io_out[13],49.08
soc.core.uart_tx_fifo_produce\[3\],49.06
clknet_leaf_499_clock_ctrl.core_clk,49.06
clknet_leaf_790_clock_ctrl.core_clk,49.06
_03772_,49.01
_08613_,49.01
_15123_,49.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[11\],49.01
soc.core.gpioin2_gpioin2_pending,49.01
net1222,49.01
clknet_leaf_33_clock_ctrl.core_clk,49.01
clknet_leaf_417_clock_ctrl.core_clk,49.01
mprj_io_pulldown_sel[14],48.99
mprj_io_oe[12],48.98
_14260_,48.96
clknet_leaf_121_clock_ctrl.core_clk,48.96
clknet_leaf_253_clock_ctrl.core_clk,48.96
clknet_leaf_495_clock_ctrl.core_clk,48.96
mprj_io_drive_sel[54],48.92
mprj_io_drive_sel[23],48.91
net946,48.87
_10850_,48.82
_12001_,48.82
_13106_,48.82
gpio_control_in_1a\[4\].shift_register\[0\],48.82
soc.core.storage_1\[13\]\[5\],48.82
flash_csb_frame,48.79
_01460_,48.77
_02126_,48.77
_02127_,48.77
_05969_,48.77
_06349_,48.77
_07220_,48.77
_08583_,48.77
_09288_,48.77
_10592_,48.77
_13095_,48.77
_15335_,48.77
_16065_,48.77
_16436_,48.77
gpio_control_in_1\[3\].shift_register\[8\],48.77
gpio_control_in_1\[5\].shift_register\[4\],48.77
gpio_control_in_2\[3\].shift_register\[2\],48.77
gpio_control_in_2\[7\].serial_data_in,48.77
mgmt_buffers.la_data_in_mprj\[7\],48.77
mgmt_buffers.mprj_dat_i_core_bar\[19\],48.77
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[18\],48.77
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[16\],48.77
soc.core.spi_master_cs_storage\[2\],48.77
net246,48.77
net289,48.77
clknet_leaf_337_clock_ctrl.core_clk,48.77
clknet_leaf_1042_clock_ctrl.core_clk,48.77
clknet_leaf_1283_clock_ctrl.core_clk,48.77
gpio_control_in_1\[4\].gpio_defaults\[6\],48.765
mprj_io_drive_sel[38],48.76
mprj_io_slew_sel[36],48.76
mprj_io_in[5],48.73
_00211_,48.72
_00299_,48.72
_00376_,48.72
_01230_,48.72
_01461_,48.72
_02122_,48.72
_02676_,48.72
_03883_,48.72
_04015_,48.72
_04531_,48.72
_05295_,48.72
_07224_,48.72
_09136_,48.72
_09290_,48.72
_11238_,48.72
_12354_,48.72
_12384_,48.72
_13607_,48.72
_13686_,48.72
_13740_,48.72
_13833_,48.72
_15070_,48.72
_16079_,48.72
gpio_control_in_1\[1\].gpio_outen,48.72
gpio_control_in_1\[5\].gpio_pullup_sel,48.72
gpio_control_in_1\[6\].shift_register\[4\],48.72
gpio_control_in_1\[7\].shift_register\[7\],48.72
gpio_control_in_2\[6\].serial_data_in,48.72
soc.core.VexRiscv.lastStagePc\[5\],48.72
soc.core.interface10_bank_bus_dat_r\[28\],48.72
soc.core.storage\[13\]\[4\],48.72
net140,48.72
net1877,48.72
net2233,48.72
net2752,48.72
net2879,48.72
gpio_control_in_1\[10\].gpio_defaults\[2\],48.695
clknet_leaf_1157_clock_ctrl.core_clk,48.69
soc.core.dbg_uart_tx_phase\[0\],48.64
soc.core.hk_dat_i\[19\],48.58
user_io_oeb\[14\],48.58
_05066_,48.5
_15552_,48.5
gpio_control_bidir_1\[1\].gpio_defaults\[3\],48.495
_14058_,48.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[6\],48.45
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[16\],48.45
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[26\],48.45
soc.core.gpioin5_gpioin5_mode_storage,48.45
soc.core.mgmtsoc_load_storage\[8\],48.45
soc.core.mgmtsoc_master_phyconfig_storage\[19\],48.45
clknet_leaf_6_clock_ctrl.core_clk,48.45
mprj_io_oe[24],48.42
_09386_,48.4
_14266_,48.4
clknet_leaf_1300_clock_ctrl.core_clk,48.4
mprj_io_slew_sel[19],48.36
_11158_,48.31
mprj_io_pullup_sel[37],48.3
_05111_,48.26
soc.core.VexRiscv.CsrPlugin_mtval\[5\],48.26
net2267,48.26
mprj_io_pulldown_sel[31],48.22
_00073_,48.21
_00371_,48.21
_00555_,48.21
_00574_,48.21
_01445_,48.21
_01616_,48.21
_01879_,48.21
_02210_,48.21
_02897_,48.21
_03197_,48.21
_04123_,48.21
_04437_,48.21
_05176_,48.21
_05185_,48.21
_06334_,48.21
_09119_,48.21
_09630_,48.21
_10313_,48.21
_10476_,48.21
_11749_,48.21
_11854_,48.21
_13297_,48.21
_13719_,48.21
_15081_,48.21
gpio_control_bidir_2\[1\].gpio_pullup_sel,48.21
gpio_control_bidir_2\[2\].shift_register\[9\],48.21
gpio_control_in_1\[1\].gpio_pulldown_sel,48.21
gpio_control_in_1\[1\].pad_gpio_out,48.21
gpio_control_in_1a\[5\].shift_register\[1\],48.21
gpio_control_in_2\[7\].gpio_schmitt_sel,48.21
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[10\],48.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[22\],48.21
soc.core.count\[5\],48.21
soc.core.dbg_uart_tx_data\[4\],48.21
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[19\],48.21
clknet_leaf_160_clock_ctrl.core_clk,48.21
clknet_leaf_276_clock_ctrl.core_clk,48.21
clknet_leaf_583_clock_ctrl.core_clk,48.21
clknet_opt_5_0_clock_ctrl.core_clk,48.21
clknet_opt_6_0_clock_ctrl.core_clk,48.21
mprj_io_pulldown_sel[18],48.18
mprj_io_slew_sel[34],48.17
_00123_,48.16
_00316_,48.16
_00385_,48.16
_00401_,48.16
_00591_,48.16
_00960_,48.16
_01023_,48.16
_01237_,48.16
_01402_,48.16
_01591_,48.16
_01850_,48.16
_02391_,48.16
_03814_,48.16
_03867_,48.16
_03872_,48.16
_06313_,48.16
_08026_,48.16
_08108_,48.16
_08386_,48.16
_08990_,48.16
_09415_,48.16
_09422_,48.16
_09884_,48.16
_11314_,48.16
_12215_,48.16
_13006_,48.16
_13201_,48.16
_13646_,48.16
_14509_,48.16
gpio_control_bidir_2\[1\].gpio_slew_sel,48.16
net324,48.16
net375,48.16
net400,48.16
mprj_io_schmitt_sel[6],48.14
gpio_control_in_1\[9\].gpio_defaults\[2\],48.135
clknet_leaf_768_clock_ctrl.core_clk,48.13
flash_io0_ie,48.115
pll.ext_trim\[12\],48.07
gpio_control_bidir_1\[0\].shift_register\[5\],48.04
mprj_io_pulldown_sel[10],48.02
gpio_control_in_1\[8\].gpio_defaults\[9\],47.995
gpio_control_in_1\[8\].gpio_defaults\[1\],47.965
_14296_,47.94
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[16\],47.94
clknet_leaf_594_clock_ctrl.core_clk,47.94
clknet_leaf_973_clock_ctrl.core_clk,47.94
clknet_leaf_1177_clock_ctrl.core_clk,47.94
clknet_leaf_1199_clock_ctrl.core_clk,47.94
clknet_leaf_1231_clock_ctrl.core_clk,47.94
mprj_io_pullup_sel[22],47.935
gpio_control_in_2\[6\].gpio_defaults\[5\],47.93
_05189_,47.89
_15878_,47.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[1\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[15\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[15\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[16\],47.89
soc.core.VexRiscv.when_DebugPlugin_l261_1,47.89
clknet_leaf_88_clock_ctrl.core_clk,47.89
clknet_leaf_1076_clock_ctrl.core_clk,47.89
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[3\],47.84
clknet_leaf_1057_clock_ctrl.core_clk,47.84
clknet_leaf_921_clock_ctrl.core_clk,47.75
mprj_io_drive_sel[49],47.74
mprj_io_drive_sel[52],47.74
gpio_control_in_1a\[1\].gpio_defaults\[6\],47.705
_02626_,47.7
soc.core.VexRiscv.CsrPlugin_mtval\[20\],47.7
soc.core.gpioin3_gpioin3_pending,47.7
soc.core.mgmtsoc_litespimmap_burst_adr\[16\],47.7
_00348_,47.65
_00766_,47.65
_01697_,47.65
_02513_,47.65
_02776_,47.65
_03214_,47.65
_03230_,47.65
_05170_,47.65
_07272_,47.65
_08337_,47.65
_08679_,47.65
_11548_,47.65
_11914_,47.65
_12321_,47.65
_16318_,47.65
gpio_control_bidir_2\[0\].gpio_pullup_sel,47.65
gpio_control_in_1a\[1\].gpio_pulldown_sel,47.65
gpio_control_in_1a\[4\].shift_register\[6\],47.65
gpio_control_in_2\[15\].shift_register\[0\],47.65
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[26\],47.65
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[14\],47.65
soc.core.VexRiscv.execute_to_memory_PC\[2\],47.65
soc.core.mgmtsoc_master_phyconfig_storage\[15\],47.65
soc.core.storage_1\[13\]\[2\],47.65
soc.core.storage_1\[13\]\[4\],47.65
net233,47.65
net342,47.65
clknet_leaf_1023_clock_ctrl.core_clk,47.65
clknet_leaf_1293_clock_ctrl.core_clk,47.65
clknet_leaf_943_clock_ctrl.core_clk,47.62
clknet_leaf_1239_clock_ctrl.core_clk,47.62
gpio_control_in_1a\[4\].gpio_defaults\[6\],47.605
_00280_,47.6
_00301_,47.6
_00453_,47.6
_00718_,47.6
_00835_,47.6
_01847_,47.6
_03842_,47.6
_04672_,47.6
_06044_,47.6
_07238_,47.6
_07550_,47.6
_09018_,47.6
_09092_,47.6
_09161_,47.6
_09710_,47.6
_12343_,47.6
_12644_,47.6
_13691_,47.6
_13717_,47.6
_14479_,47.6
_14680_,47.6
_14826_,47.6
_15408_,47.6
gpio_control_in_1\[1\].gpio_inen,47.6
mgmt_buffers.mprj_dat_i_core_bar\[6\],47.6
soc.core.VexRiscv.CsrPlugin_mepc\[22\],47.6
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[8\],47.6
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[28\],47.6
soc.core.mgmtsoc_litespisdrphycore_posedge_reg,47.6
soc.core.uart_phy_tx_data\[2\],47.6
net172,47.6
net297,47.6
clknet_leaf_273_clock_ctrl.core_clk,47.6
clknet_leaf_862_clock_ctrl.core_clk,47.6
_10302_,47.57
_15281_,47.57
gpio_control_in_1\[5\].gpio_defaults\[3\],47.57
clknet_leaf_1009_clock_ctrl.core_clk,47.57
gpio_control_in_2\[13\].gpio_defaults\[5\],47.535
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[16\],47.52
mgmt_buffers.mprj_dat_i_user\[30\],47.51
mprj_io_pulldown_sel[34],47.51
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[27\],47.43
soc.core.dbg_uart_count\[4\],47.43
_09992_,47.38
clknet_leaf_140_clock_ctrl.core_clk,47.38
clknet_leaf_143_clock_ctrl.core_clk,47.38
clknet_leaf_178_clock_ctrl.core_clk,47.38
clknet_leaf_502_clock_ctrl.core_clk,47.38
clknet_leaf_1115_clock_ctrl.core_clk,47.38
clknet_leaf_1330_clock_ctrl.core_clk,47.38
_15184_,47.33
gpio_control_bidir_2\[1\].shift_register\[8\],47.33
gpio_control_in_2\[15\].shift_register\[7\],47.33
gpio_control_in_2\[7\].shift_register\[2\],47.33
soc.core.mgmtsoc_load_storage\[13\],47.33
clknet_leaf_256_clock_ctrl.core_clk,47.33
clknet_leaf_327_clock_ctrl.core_clk,47.33
clknet_leaf_668_clock_ctrl.core_clk,47.33
clknet_leaf_1043_clock_ctrl.core_clk,47.33
clknet_leaf_1202_clock_ctrl.core_clk,47.33
gpio_control_bidir_2\[0\].shift_register\[0\],47.28
gpio_control_in_2\[8\].mgmt_ena,47.28
clknet_leaf_356_clock_ctrl.core_clk,47.28
mprj_io_pulldown_sel[2],47.22
_07136_,47.19
_09487_,47.19
gpio_control_in_1\[8\].gpio_defaults\[7\],47.145
_01224_,47.14
_15691_,47.14
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[6\],47.14
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[30\],47.14
_00295_,47.09
_00343_,47.09
_00592_,47.09
_00712_,47.09
_01744_,47.09
_02468_,47.09
_02476_,47.09
_04125_,47.09
_05024_,47.09
_05839_,47.09
_06157_,47.09
_06653_,47.09
_08991_,47.09
_09087_,47.09
_09689_,47.09
_09860_,47.09
_09892_,47.09
_11132_,47.09
_12369_,47.09
_13609_,47.09
_15158_,47.09
_15928_,47.09
gpio_control_in_2\[3\].gpio_defaults\[6\],47.09
net178,47.09
net367,47.09
clknet_leaf_111_clock_ctrl.core_clk,47.09
clknet_leaf_397_clock_ctrl.core_clk,47.09
clknet_leaf_801_clock_ctrl.core_clk,47.09
net2943,47.09
clknet_leaf_144_clock_ctrl.core_clk,47.06
_00318_,47.04
_00582_,47.04
_01350_,47.04
_02906_,47.04
_03217_,47.04
_03378_,47.04
_03885_,47.04
_05483_,47.04
_06496_,47.04
_07396_,47.04
_09149_,47.04
_10341_,47.04
_10515_,47.04
_11150_,47.04
_11737_,47.04
_11772_,47.04
_11951_,47.04
_13184_,47.04
_14097_,47.04
_15939_,47.04
gpio_control_bidir_1\[0\].shift_register\[0\],47.04
gpio_control_bidir_2\[0\].serial_data_out,47.04
gpio_control_bidir_2\[1\].shift_register\[4\],47.04
gpio_control_in_1\[4\].gpio_pulldown_sel,47.04
gpio_control_in_2\[7\].shift_register\[4\],47.04
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[21\],47.04
soc.core.VexRiscv._zz_iBusWishbone_ADR\[0\],47.04
net145,47.04
net390,47.04
clknet_leaf_629_clock_ctrl.core_clk,47.04
gpio_control_in_1\[1\].gpio_defaults\[4\],46.995
mprj_io_pullup_sel[33],46.975
mgmt_buffers.la_oenb_core\[49\],46.95
gpio_control_in_1\[9\].gpio_defaults\[0\],46.9
mgmt_buffers.la_oenb_core\[31\],46.9
mprj_io_slew_sel[13],46.9
mprj_io_slew_sel[2],46.9
pll.ext_trim\[1\],46.9
mprj_io_ie[16],46.885
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[23\],46.87
gpio_control_bidir_1\[0\].gpio_defaults\[2\],46.825
_05225_,46.82
clock_ctrl.divider2.odd_0.counter2\[2\],46.82
_08606_,46.77
soc.core.VexRiscv.CsrPlugin_mtvec_base\[5\],46.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[5\],46.77
soc.core.dbg_uart_tx_phase\[18\],46.77
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[5\],46.77
soc.core.mgmtsoc_value\[8\],46.77
clknet_leaf_189_clock_ctrl.core_clk,46.77
clknet_leaf_611_clock_ctrl.core_clk,46.77
clknet_leaf_834_clock_ctrl.core_clk,46.77
clknet_leaf_1147_clock_ctrl.core_clk,46.77
gpio_control_bidir_2\[2\].gpio_defaults\[3\],46.745
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[0\],46.72
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[10\],46.72
soc.core.mgmtsoc_scratch_storage\[5\],46.72
clknet_leaf_806_clock_ctrl.core_clk,46.72
mprj_io_drive_sel[66],46.69
soc.core.interface0_bank_bus_dat_r\[13\],46.63
clknet_leaf_308_clock_ctrl.core_clk,46.63
mprj_io_out[5],46.61
_00273_,46.58
_01013_,46.58
pll.ringosc.dstage\[5\].id.ts,46.58
soc.core.VexRiscv.CsrPlugin_mepc\[21\],46.58
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[10\],46.58
soc.core.mgmtsoc_bus_errors\[30\],46.58
soc.core.mgmtsoc_reload_storage\[7\],46.58
soc.core.storage\[12\]\[4\],46.58
net1382,46.58
clknet_leaf_443_clock_ctrl.core_clk,46.58
clknet_leaf_853_clock_ctrl.core_clk,46.58
_00276_,46.53
_00390_,46.53
_01062_,46.53
_01286_,46.53
_01560_,46.53
_03849_,46.53
_06906_,46.53
_07547_,46.53
_08359_,46.53
_08694_,46.53
_11818_,46.53
_11883_,46.53
_12159_,46.53
_12186_,46.53
_13518_,46.53
_13535_,46.53
_13727_,46.53
_16076_,46.53
gpio_control_in_1a\[2\].gpio_schmitt_sel,46.53
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[19\],46.53
soc.core.VexRiscv.lastStagePc\[31\],46.53
soc.core.dbg_uart_count\[10\],46.53
soc.core.interface10_bank_bus_dat_r\[22\],46.53
soc.core.interface3_bank_bus_dat_r\[22\],46.53
soc.core.multiregimpl1_regs1,46.53
soc.core.storage_1\[8\]\[4\],46.53
net298,46.53
clknet_leaf_969_clock_ctrl.core_clk,46.53
clknet_leaf_992_clock_ctrl.core_clk,46.53
clknet_leaf_1100_clock_ctrl.core_clk,46.53
mprj_io_ie[3],46.525
_00302_,46.48
_00336_,46.48
_01946_,46.48
_04094_,46.48
_05795_,46.48
_06877_,46.48
_06933_,46.48
_07303_,46.48
_07463_,46.48
_08196_,46.48
_09729_,46.48
_10125_,46.48
_11264_,46.48
_11272_,46.48
_12855_,46.48
_13630_,46.48
_13638_,46.48
_14389_,46.48
_14450_,46.48
gpio_control_in_1\[7\].shift_register\[8\],46.48
gpio_control_in_2\[3\].gpio_slew_sel,46.48
gpio_control_in_2\[7\].shift_register\[9\],46.48
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[14\],46.48
soc.core.gpioin2_gpioin2_edge_storage,46.48
soc.core.interface10_bank_bus_dat_r\[14\],46.48
soc.core.mgmtsoc_litespisdrphycore_cnt\[3\],46.48
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[24\],46.48
soc.core.multiregimpl7_regs0,46.48
soc.core.uart_phy_rx_data\[0\],46.48
net234,46.48
net398,46.48
net3017,46.48
mprj_io_schmitt_sel[21],46.41
clknet_leaf_195_clock_ctrl.core_clk,46.4
mgmt_buffers.la_oenb_core\[61\],46.39
clknet_leaf_1200_clock_ctrl.core_clk,46.31
mprj_io_pullup_sel[5],46.305
mprj_io_out[19],46.29
gpio_control_in_1\[9\].gpio_defaults\[7\],46.275
soc.core.uart_phy_tx_count\[0\],46.26
clknet_leaf_459_clock_ctrl.core_clk,46.26
clknet_leaf_1153_clock_ctrl.core_clk,46.26
clknet_leaf_1044_clock_ctrl.core_clk,46.25
_11713_,46.21
gpio_control_in_2\[14\].shift_register\[8\],46.21
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[1\],46.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[15\],46.21
soc.core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID,46.21
soc.core.mgmtsoc_litespisdrphycore_count\[0\],46.21
clknet_leaf_482_clock_ctrl.core_clk,46.21
gpio_control_in_1a\[2\].gpio_defaults\[3\],46.205
_09377_,46.16
_11192_,46.16
clknet_leaf_989_clock_ctrl.core_clk,46.16
gpio_control_in_1\[2\].gpio_defaults\[4\],46.105
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[18\],46.07
mprj_io_out[15],46.05
_05312_,46.02
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[16\],46.02
clknet_leaf_29_clock_ctrl.core_clk,46.02
gpio_control_in_2\[11\].gpio_defaults\[6\],45.985
_00141_,45.97
_00251_,45.97
_00395_,45.97
_00418_,45.97
_00584_,45.97
_00884_,45.97
_01306_,45.97
_02025_,45.97
_02423_,45.97
_03819_,45.97
_04600_,45.97
_04628_,45.97
_04733_,45.97
_05152_,45.97
_06767_,45.97
_06893_,45.97
_07209_,45.97
_08057_,45.97
_08356_,45.97
_08481_,45.97
_08849_,45.97
_09679_,45.97
_11730_,45.97
_12430_,45.97
_14103_,45.97
_15143_,45.97
_15202_,45.97
_15777_,45.97
gpio_control_in_1\[0\].gpio_pullup_sel,45.97
gpio_control_in_1a\[2\].shift_register\[5\],45.97
gpio_control_in_2\[15\].gpio_schmitt_sel,45.97
mgmt_buffers.la_data_in_enable\[40\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[17\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[15\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[23\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[27\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[23\],45.97
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[4\],45.97
net123,45.97
clknet_leaf_51_clock_ctrl.core_clk,45.97
clknet_leaf_62_clock_ctrl.core_clk,45.97
clknet_leaf_153_clock_ctrl.core_clk,45.97
clknet_leaf_348_clock_ctrl.core_clk,45.97
clknet_leaf_795_clock_ctrl.core_clk,45.97
clknet_leaf_924_clock_ctrl.core_clk,45.97
mprj_io_slew_sel[20],45.96
mprj_io_drive_sel[2],45.93
gpio_control_in_1a\[1\].gpio_defaults\[9\],45.925
_00311_,45.92
_00400_,45.92
_00494_,45.92
_00608_,45.92
_01048_,45.92
_02021_,45.92
_02424_,45.92
_02761_,45.92
_03501_,45.92
_03897_,45.92
_05936_,45.92
_06491_,45.92
_09002_,45.92
_09033_,45.92
_09440_,45.92
_10289_,45.92
_10323_,45.92
_10576_,45.92
_11253_,45.92
_11887_,45.92
_14503_,45.92
_14844_,45.92
_15026_,45.92
_15119_,45.92
_15348_,45.92
_16452_,45.92
gpio_control_bidir_1\[0\].shift_register\[3\],45.92
gpio_control_bidir_2\[0\].serial_data_in,45.92
gpio_control_in_1\[10\].shift_register\[1\],45.92
gpio_control_in_2\[15\].gpio_pulldown_sel,45.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[11\],45.92
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[10\],45.92
soc.core.VexRiscv.execute_to_memory_PC\[23\],45.92
soc.core.interface10_bank_bus_dat_r\[16\],45.92
soc.core.interface10_bank_bus_dat_r\[23\],45.92
soc.core.mgmtsoc_bus_errors\[1\],45.92
soc.core.mgmtsoc_reset_storage\[0\],45.92
soc.core.uart_phy_rx_count\[2\],45.92
net1740,45.92
flash_io0_do,45.91
mprj_io_drive_sel[72],45.88
_12738_,45.84
mgmt_buffers.la_data_in_core\[28\],45.83
mgmt_buffers.la_oenb_core\[37\],45.83
mgmt_buffers.la_oenb_core\[56\],45.83
mgmt_buffers.la_data_in_core\[30\],45.78
pll.ext_trim\[4\],45.78
soc.core.bus_dat_r\[17\],45.78
mprj_io_pullup_sel[31],45.745
mprj_io_drive_sel[62],45.72
_05622_,45.7
_12052_,45.7
clknet_leaf_54_clock_ctrl.core_clk,45.7
_05557_,45.65
_14794_,45.65
_15210_,45.65
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[5\],45.65
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[16\],45.65
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[13\],45.65
soc.core.mgmtsoc_reload_storage\[29\],45.65
soc.core.storage\[15\]\[5\],45.65
clknet_leaf_104_clock_ctrl.core_clk,45.65
clknet_leaf_260_clock_ctrl.core_clk,45.65
clknet_leaf_696_clock_ctrl.core_clk,45.65
clknet_leaf_1156_clock_ctrl.core_clk,45.65
clknet_leaf_1318_clock_ctrl.core_clk,45.65
gpio_control_in_2\[3\].gpio_defaults\[2\],45.625
mprj_io_out[37],45.61
_05673_,45.6
_09401_,45.6
_10228_,45.6
clknet_leaf_248_clock_ctrl.core_clk,45.6
mprj_io_oe[4],45.5
net2561,45.48
_08654_,45.46
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[6\],45.46
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[27\],45.46
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[27\],45.46
clknet_leaf_511_clock_ctrl.core_clk,45.46
clknet_leaf_963_clock_ctrl.core_clk,45.46
_00237_,45.41
_00277_,45.41
_00329_,45.41
_00705_,45.41
_03505_,45.41
_05360_,45.41
_05882_,45.41
_05918_,45.41
_06013_,45.41
_07368_,45.41
_07546_,45.41
_09762_,45.41
_10008_,45.41
_10415_,45.41
_11124_,45.41
_11188_,45.41
_12980_,45.41
_13132_,45.41
_13641_,45.41
_13698_,45.41
_14041_,45.41
_14056_,45.41
_16058_,45.41
clock_ctrl.divider.syncNp\[0\],45.41
gpio_control_in_2\[10\].gpio_slew_sel,45.41
gpio_control_in_2\[11\].gpio_slew_sel,45.41
gpio_control_in_2\[1\].shift_register\[3\],45.41
mgmt_buffers.la_data_in_mprj\[37\],45.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[14\],45.41
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[8\],45.41
clknet_leaf_30_clock_ctrl.core_clk,45.41
clknet_leaf_1071_clock_ctrl.core_clk,45.41
_00417_,45.36
_00446_,45.36
_02961_,45.36
_04076_,45.36
_04735_,45.36
_04866_,45.36
_05961_,45.36
_07608_,45.36
_07822_,45.36
_08071_,45.36
_10382_,45.36
_10913_,45.36
_11861_,45.36
_12688_,45.36
_13087_,45.36
_13118_,45.36
_13680_,45.36
_13689_,45.36
_14197_,45.36
_14976_,45.36
_15426_,45.36
_15588_,45.36
_16405_,45.36
gpio_control_bidir_2\[2\].shift_register\[5\],45.36
gpio_control_in_1\[0\].serial_data_in,45.36
gpio_control_in_1\[3\].shift_register\[4\],45.36
soc.core.dbg_uart_words_count\[3\],45.36
soc.core.la_ien_storage\[41\],45.36
net126,45.36
net343,45.36
_11495_,45.33
clknet_leaf_154_clock_ctrl.core_clk,45.33
gpio_control_in_1a\[4\].gpio_defaults\[3\],45.275
mprj_io_slew_sel[3],45.22
_05117_,45.19
gpio_control_in_1\[4\].gpio_defaults\[0\],45.14
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[11\],45.14
clknet_leaf_126_clock_ctrl.core_clk,45.14
clknet_leaf_464_clock_ctrl.core_clk,45.14
clknet_leaf_839_clock_ctrl.core_clk,45.14
gpio_control_in_2\[13\].gpio_defaults\[7\],45.125
_08521_,45.09
_09519_,45.09
soc.core.spi_master_mosi_sel\[2\],45.09
soc.core.uart_tx2,45.09
clknet_leaf_226_clock_ctrl.core_clk,45.09
clknet_leaf_258_clock_ctrl.core_clk,45.09
clknet_leaf_1311_clock_ctrl.core_clk,45.09
soc.core.gpioin5_gpioin5_pending,45.04
soc.core.spi_master_control_storage\[0\],45.04
soc.core.storage\[15\]\[4\],45.04
soc.core.storage_1\[0\]\[7\],45.04
clknet_leaf_298_clock_ctrl.core_clk,45.04
clknet_leaf_694_clock_ctrl.core_clk,45.04
clknet_leaf_1141_clock_ctrl.core_clk,45.04
_04535_,44.95
gpio_control_in_1\[10\].gpio_defaults\[6\],44.925
_05762_,44.9
_07465_,44.9
_09551_,44.9
_14031_,44.9
_15586_,44.9
gpio_control_in_1\[2\].serial_data_out,44.9
clknet_leaf_21_clock_ctrl.core_clk,44.9
clknet_leaf_291_clock_ctrl.core_clk,44.9
_00681_,44.85
_01253_,44.85
_01518_,44.85
_01921_,44.85
_04090_,44.85
_06346_,44.85
_06348_,44.85
_06545_,44.85
_06894_,44.85
_07930_,44.85
_08635_,44.85
_08781_,44.85
_08932_,44.85
_09304_,44.85
_09628_,44.85
_10266_,44.85
_14530_,44.85
_14637_,44.85
_14673_,44.85
_14941_,44.85
_15577_,44.85
_15674_,44.85
_16237_,44.85
_16438_,44.85
gpio_control_in_1\[3\].gpio_inen,44.85
gpio_control_in_2\[12\].gpio_slew_sel,44.85
gpio_control_in_2\[12\].shift_register\[4\],44.85
gpio_control_in_2\[1\].shift_register\[1\],44.85
gpio_control_in_2\[3\].shift_register\[6\],44.85
gpio_control_in_2\[8\].gpio_slew_sel,44.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[9\],44.85
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[28\],44.85
soc.core.mgmtsoc_scratch_storage\[7\],44.85
soc.core.mgmtsoc_value\[27\],44.85
soc.core.storage_1\[12\]\[4\],44.85
net210,44.85
clknet_leaf_523_clock_ctrl.core_clk,44.85
net2963,44.85
net3134,44.85
gpio_control_in_1\[2\].gpio_defaults\[6\],44.845
_00325_,44.8
_00342_,44.8
_00361_,44.8
_00407_,44.8
_00831_,44.8
_00866_,44.8
_01281_,44.8
_01492_,44.8
_01728_,44.8
_02933_,44.8
_03728_,44.8
_04469_,44.8
_04533_,44.8
_04945_,44.8
_05756_,44.8
_06025_,44.8
_06132_,44.8
_06832_,44.8
_07446_,44.8
_07536_,44.8
_07921_,44.8
_07977_,44.8
_08215_,44.8
_08742_,44.8
_08854_,44.8
_09026_,44.8
_09166_,44.8
_11095_,44.8
_12593_,44.8
_13600_,44.8
_13900_,44.8
_14698_,44.8
_14754_,44.8
_15165_,44.8
_15179_,44.8
_15686_,44.8
_16396_,44.8
gpio_control_bidir_2\[0\].gpio_pulldown_sel,44.8
soc.core.interface10_bank_bus_dat_r\[9\],44.8
soc.core.interface3_bank_bus_dat_r\[25\],44.8
soc.core.mgmtsoc_litespimmap_burst_adr\[12\],44.8
net107,44.8
clknet_leaf_1061_clock_ctrl.core_clk,44.8
clknet_leaf_1197_clock_ctrl.core_clk,44.8
net2612,44.8
mprj_io_pullup_sel[15],44.775
clknet_leaf_52_clock_ctrl.core_clk,44.77
gpio_control_in_2\[9\].gpio_defaults\[5\],44.735
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[20\],44.72
gpio_control_in_1a\[3\].gpio_defaults\[1\],44.705
mgmt_buffers.la_data_in_core\[32\],44.66
mgmt_buffers.la_data_in_core\[51\],44.66
mprj_io_drive_sel[13],44.66
clknet_leaf_429_clock_ctrl.core_clk,44.63
soc.core.VexRiscv.CsrPlugin_mepc\[28\],44.58
_05167_,44.53
_09262_,44.53
_11190_,44.53
_11575_,44.53
_12749_,44.53
_14889_,44.53
gpio_control_in_1\[10\].shift_register\[7\],44.53
soc.core.VexRiscv.CsrPlugin_mtval\[8\],44.53
soc.core.mgmtsoc_litespimmap_burst_cs,44.53
clknet_leaf_210_clock_ctrl.core_clk,44.53
clknet_leaf_1259_clock_ctrl.core_clk,44.53
mprj_io_oe[32],44.51
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[10\],44.48
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[25\],44.48
clknet_leaf_422_clock_ctrl.core_clk,44.48
mprj_io_drive_sel[50],44.43
mprj_io_schmitt_sel[34],44.38
mprj_io_pullup_sel[36],44.345
_01394_,44.34
_09066_,44.34
mprj_io_oe[11],44.34
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[11\],44.34
_00231_,44.29
_00706_,44.29
_00874_,44.29
_01755_,44.29
_01792_,44.29
_02497_,44.29
_02982_,44.29
_03527_,44.29
_03671_,44.29
_03776_,44.29
_05026_,44.29
_05392_,44.29
_05959_,44.29
_06760_,44.29
_07570_,44.29
_07883_,44.29
_09584_,44.29
_10270_,44.29
_10436_,44.29
_10597_,44.29
_10742_,44.29
_10844_,44.29
_11817_,44.29
_12129_,44.29
_12192_,44.29
_12477_,44.29
_12861_,44.29
_13283_,44.29
gpio_control_in_2\[15\].shift_register\[8\],44.29
gpio_control_in_2\[9\].pad_gpio_out,44.29
pll.ringosc.dstage\[4\].id.out,44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[14\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[19\],44.29
soc.core.mgmtsoc_load_storage\[28\],44.29
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[20\],44.29
soc.core.mgmtsoc_master_tx_fifo_source_valid,44.29
soc.core.multiregimpl40_regs0,44.29
soc.core.storage\[5\]\[5\],44.29
soc.core.user_irq_ena_storage\[0\],44.29
net32,44.29
clknet_leaf_379_clock_ctrl.core_clk,44.29
clknet_leaf_744_clock_ctrl.core_clk,44.29
clknet_leaf_1247_clock_ctrl.core_clk,44.29
net2915,44.29
mprj_io_drive_sel[70],44.28
_00132_,44.24
_00286_,44.24
_00288_,44.24
_00403_,44.24
_00757_,44.24
_00848_,44.24
_01232_,44.24
_02152_,44.24
_02905_,44.24
_03460_,44.24
_03823_,44.24
_04499_,44.24
_06580_,44.24
_06892_,44.24
_07253_,44.24
_07472_,44.24
_09135_,44.24
_10712_,44.24
_10833_,44.24
_11812_,44.24
_13671_,44.24
_13977_,44.24
_14382_,44.24
_14454_,44.24
_14732_,44.24
_15742_,44.24
_16106_,44.24
_16107_,44.24
gpio_control_in_1\[0\].gpio_slew_sel,44.24
soc.core.VexRiscv.CsrPlugin_mtvec_base\[8\],44.24
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[17\],44.24
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[22\],44.24
soc.core.interface3_bank_bus_dat_r\[29\],44.24
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[2\],44.24
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[31\],44.24
soc.core.mgmtsoc_value\[13\],44.24
net259,44.24
net359,44.24
net2992,44.24
_14385_,44.21
gpio_control_in_2\[1\].gpio_defaults\[8\],44.185
gpio_control_in_2\[2\].gpio_defaults\[6\],44.175
mprj_io_slew_sel[23],44.16
mprj_io_pullup_sel[23],44.145
gpio_control_in_1\[10\].gpio_defaults\[4\],44.125
gpio_control_bidir_1\[1\].mgmt_gpio_oeb,44.1
mprj_io_pulldown_sel[3],44.03
_08705_,44.02
pll.pll_control.count1\[2\],44.02
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[15\],44.02
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[17\],44.02
_05459_,43.97
_11184_,43.97
gpio_control_in_2\[14\].shift_register\[1\],43.97
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[6\],43.97
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[19\],43.97
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[20\],43.97
clknet_leaf_49_clock_ctrl.core_clk,43.97
clknet_leaf_739_clock_ctrl.core_clk,43.97
clknet_leaf_810_clock_ctrl.core_clk,43.97
clknet_leaf_825_clock_ctrl.core_clk,43.97
clknet_leaf_949_clock_ctrl.core_clk,43.97
gpio_control_in_2\[1\].gpio_defaults\[6\],43.945
_14350_,43.92
gpio_control_in_1a\[1\].shift_register\[0\],43.92
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[27\],43.92
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[19\],43.92
soc.core.storage\[11\]\[6\],43.92
clknet_leaf_328_clock_ctrl.core_clk,43.92
soc.core.la_ien_storage\[32\],43.83
gpio_control_in_1\[8\].gpio_defaults\[3\],43.805
gpio_control_in_2\[8\].gpio_defaults\[2\],43.795
_01512_,43.78
_08641_,43.78
_13761_,43.78
_14180_,43.78
gpio_control_in_1a\[4\].gpio_pulldown_sel,43.78
gpio_control_in_2\[11\].gpio_pullup_sel,43.78
soc.core.uart_rx_fifo_level0\[3\],43.78
clknet_leaf_587_clock_ctrl.core_clk,43.78
_00422_,43.73
_00773_,43.73
_01294_,43.73
_01770_,43.73
_04528_,43.73
_05777_,43.73
_05855_,43.73
_05974_,43.73
_06333_,43.73
_07585_,43.73
_07609_,43.73
_08749_,43.73
_09122_,43.73
_09204_,43.73
_10464_,43.73
_11016_,43.73
_11088_,43.73
_11688_,43.73
_11720_,43.73
_12163_,43.73
_12914_,43.73
_12987_,43.73
_13412_,43.73
_13608_,43.73
_13670_,43.73
_13772_,43.73
_13784_,43.73
_15365_,43.73
gpio_control_in_1\[8\].serial_data_out,43.73
gpio_control_in_1a\[5\].pad_gpio_outen,43.73
gpio_control_in_2\[15\].gpio_pullup_sel,43.73
gpio_control_in_2\[6\].gpio_pulldown_sel,43.73
mgmt_buffers.la_data_in_enable\[17\],43.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[22\],43.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[15\],43.73
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[10\],43.73
soc.core.VexRiscv.lastStagePc\[6\],43.73
soc.core.interface3_bank_bus_dat_r\[24\],43.73
soc.core.spi_master_cs_storage\[10\],43.73
soc.core.storage_1\[4\]\[0\],43.73
soc.core.uart_rx2,43.73
clknet_leaf_48_clock_ctrl.core_clk,43.73
clknet_leaf_990_clock_ctrl.core_clk,43.73
net2768,43.73
net3116,43.73
soc.core.VexRiscv.execute_to_memory_ALIGNEMENT_FAULT,43.7
mprj_io_in[31],43.69
_00306_,43.68
_00320_,43.68
_00445_,43.68
_00799_,43.68
_01098_,43.68
_01196_,43.68
_01271_,43.68
_01446_,43.68
_01957_,43.68
_02987_,43.68
_05428_,43.68
_06734_,43.68
_07020_,43.68
_07249_,43.68
_07302_,43.68
_07872_,43.68
_08084_,43.68
_08833_,43.68
_09019_,43.68
_10411_,43.68
_10903_,43.68
_11429_,43.68
_12308_,43.68
_13562_,43.68
_13851_,43.68
_15093_,43.68
_15285_,43.68
_15582_,43.68
_15889_,43.68
_16450_,43.68
gpio_control_in_1a\[4\].shift_register\[7\],43.68
gpio_control_in_2\[8\].gpio_oe_override,43.68
soc.core.dbg_uart_rx_count\[2\],43.68
soc.core.dbg_uart_tx_phase\[8\],43.68
soc.core.gpioin0_gpioin0_irq,43.68
clknet_leaf_312_clock_ctrl.core_clk,43.68
net3244,43.68
clknet_leaf_934_clock_ctrl.core_clk,43.65
soc.core.flash_io0_oeb,43.54
pll.pll_control.prep\[1\],43.46
soc.core.mgmtsoc_load_storage\[22\],43.46
clknet_leaf_15_clock_ctrl.core_clk,43.46
clknet_leaf_1319_clock_ctrl.core_clk,43.46
mprj_io_drive_sel[12],43.44
_05935_,43.41
_08504_,43.41
_09257_,43.41
_15350_,43.41
gpio_control_in_1\[5\].shift_register\[6\],43.41
soc.core.VexRiscv.CsrPlugin_mepc\[19\],43.41
soc.core.VexRiscv.CsrPlugin_mepc\[23\],43.41
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[10\],43.41
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[25\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[21\],43.41
soc.core.mgmtsoc_load_storage\[26\],43.41
soc.core.mgmtsoc_reload_storage\[9\],43.41
soc.core.mgmtsoc_value_status\[17\],43.41
mprj_io_oe[9],43.4
mprj_io_in[7],43.38
_09201_,43.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[4\],43.36
soc.core.dbg_uart_length\[7\],43.36
soc.core.mgmtsoc_litespisdrphycore_sr_out\[29\],43.36
clknet_leaf_1282_clock_ctrl.core_clk,43.36
_01816_,43.22
_12714_,43.22
mprj_io_drive_sel[20],43.21
gpio_control_in_1\[0\].gpio_defaults\[2\],43.175
gpio_control_in_1\[0\].gpio_defaults\[7\],43.175
_00244_,43.17
_00734_,43.17
_01396_,43.17
_01758_,43.17
_01862_,43.17
_02287_,43.17
_04078_,43.17
_05700_,43.17
_06200_,43.17
_07815_,43.17
_09719_,43.17
_09924_,43.17
_10136_,43.17
_11561_,43.17
_12723_,43.17
_12864_,43.17
_13216_,43.17
_13332_,43.17
_13693_,43.17
_15104_,43.17
_15766_,43.17
_15880_,43.17
gpio_control_in_2\[10\].gpio_pullup_sel,43.17
gpio_control_in_2\[13\].gpio_inen,43.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[17\],43.17
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[8\],43.17
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[17\],43.17
soc.core.dbg_uart_rx_phase\[31\],43.17
soc.core.gpioin5_gpioin5_edge_storage,43.17
soc.core.la_out_storage\[53\],43.17
soc.core.storage\[12\]\[0\],43.17
net302,43.17
net366,43.17
net1380,43.17
clknet_leaf_69_clock_ctrl.core_clk,43.17
clknet_leaf_344_clock_ctrl.core_clk,43.17
clknet_leaf_620_clock_ctrl.core_clk,43.17
clknet_leaf_686_clock_ctrl.core_clk,43.17
clknet_leaf_930_clock_ctrl.core_clk,43.17
clknet_leaf_931_clock_ctrl.core_clk,43.17
net2763,43.17
_00010_,43.12
_00399_,43.12
_02191_,43.12
_03793_,43.12
_05752_,43.12
_06222_,43.12
_06288_,43.12
_07029_,43.12
_08555_,43.12
_08752_,43.12
_09017_,43.12
_09526_,43.12
_09782_,43.12
_10224_,43.12
_10448_,43.12
_10942_,43.12
_11110_,43.12
_11200_,43.12
_11963_,43.12
_11975_,43.12
_12865_,43.12
_13735_,43.12
_14088_,43.12
_14166_,43.12
_14375_,43.12
_15410_,43.12
clock_ctrl.divider.even_0.counter\[0\],43.12
gpio_control_bidir_2\[0\].gpio_inen,43.12
gpio_control_in_1\[2\].gpio_pulldown_sel,43.12
gpio_control_in_1a\[4\].gpio_inen,43.12
gpio_control_in_2\[3\].shift_register\[7\],43.12
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[17\],43.12
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[14\],43.12
net207,43.12
net385,43.12
clknet_leaf_577_clock_ctrl.core_clk,43.12
clknet_3_1_1_clock_ctrl.core_clk,43.12
net2766,43.12
net3038,43.12
clknet_leaf_1018_clock_ctrl.core_clk,43.09
mprj_io_ie[15],43.045
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[28\],43.04
mprj_io_ie[36],43.03
mgmt_buffers.la_oenb_core\[23\],42.98
soc.core.dbg_uart_rx_phase\[0\],42.95
gpio_control_in_1\[1\].gpio_defaults\[0\],42.9
mprj_io_oe[10],42.9
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[6\],42.9
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[16\],42.9
clknet_leaf_528_clock_ctrl.core_clk,42.9
clknet_leaf_1082_clock_ctrl.core_clk,42.9
_05289_,42.85
_09280_,42.85
_10176_,42.85
gpio_control_in_1a\[3\].shift_register\[6\],42.85
soc.core.VexRiscv.CsrPlugin_mtval\[18\],42.85
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[27\],42.85
soc.core.dbg_uart_rx_phase\[20\],42.85
soc.core.la_ien_storage\[8\],42.85
clknet_leaf_485_clock_ctrl.core_clk,42.85
clknet_leaf_486_clock_ctrl.core_clk,42.85
clknet_leaf_493_clock_ctrl.core_clk,42.85
clknet_leaf_780_clock_ctrl.core_clk,42.85
clknet_leaf_1226_clock_ctrl.core_clk,42.85
_08803_,42.8
_15826_,42.8
gpio_control_in_1a\[0\].shift_register\[6\],42.8
soc.core.VexRiscv.CsrPlugin_mepc\[14\],42.8
net691,42.8
clknet_leaf_220_clock_ctrl.core_clk,42.8
clknet_leaf_549_clock_ctrl.core_clk,42.8
gpio_control_in_1\[1\].gpio_defaults\[7\],42.755
mprj_io_drive_sel[71],42.75
mprj_io_out[0],42.7
_05591_,42.66
_10846_,42.66
soc.core.mgmtsoc_load_storage\[20\],42.66
soc.core.mgmtsoc_value_status\[27\],42.66
net3104,42.66
flash_clk_frame,42.64
_00331_,42.61
_00383_,42.61
_00719_,42.61
_01115_,42.61
_01914_,42.61
_03152_,42.61
_04032_,42.61
_04473_,42.61
_05830_,42.61
_06740_,42.61
_06932_,42.61
_07164_,42.61
_08203_,42.61
_08631_,42.61
_09605_,42.61
_10634_,42.61
_11347_,42.61
_11619_,42.61
_11651_,42.61
_11677_,42.61
_11815_,42.61
_12438_,42.61
_13042_,42.61
_13191_,42.61
_13937_,42.61
_14137_,42.61
gpio_control_in_2\[0\].shift_register\[2\],42.61
mprj_io_in[6],42.61
mprj_io_out[32],42.61
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[18\],42.61
soc.core.VexRiscv.lastStagePc\[29\],42.61
soc.core.uart_phy_tx_phase\[8\],42.61
net131,42.61
net173,42.61
net396,42.61
clknet_leaf_90_clock_ctrl.core_clk,42.61
clknet_leaf_764_clock_ctrl.core_clk,42.61
net3033,42.61
net3120,42.61
_00065_,42.56
_00291_,42.56
_00776_,42.56
_01016_,42.56
_03859_,42.56
_05471_,42.56
_05811_,42.56
_06020_,42.56
_06193_,42.56
_06337_,42.56
_06704_,42.56
_06886_,42.56
_07178_,42.56
_08794_,42.56
_08805_,42.56
_08986_,42.56
_09502_,42.56
_09785_,42.56
_09888_,42.56
_11328_,42.56
_11904_,42.56
_12297_,42.56
_12794_,42.56
_13514_,42.56
_15225_,42.56
_15396_,42.56
_15548_,42.56
_15799_,42.56
_16265_,42.56
gpio_control_in_2\[11\].shift_register\[0\],42.56
gpio_control_in_2\[13\].shift_register\[3\],42.56
gpio_control_in_2\[1\].gpio_slew_sel,42.56
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[23\],42.56
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[21\],42.56
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[8\],42.56
soc.core.dbg_uart_words_count\[2\],42.56
soc.core.interface6_bank_bus_dat_r\[2\],42.56
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[5\],42.56
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[22\],42.56
soc.core.spi_master_control_storage\[2\],42.56
clknet_leaf_658_clock_ctrl.core_clk,42.56
clknet_leaf_809_clock_ctrl.core_clk,42.56
clknet_3_2_1_clock_ctrl.core_clk,42.56
net2867,42.56
_12520_,42.48
gpio_control_in_1\[3\].gpio_defaults\[3\],42.48
mprj_io_drive_sel[61],42.42
soc.core.bus_dat_r\[18\],42.42
mprj_io_drive_sel[28],42.41
_14237_,42.39
mprj_io_drive_sel[63],42.38
clknet_leaf_53_clock_ctrl.core_clk,42.34
clknet_leaf_622_clock_ctrl.core_clk,42.34
clknet_leaf_719_clock_ctrl.core_clk,42.34
_09244_,42.29
_10257_,42.29
gpio_control_in_2\[12\].shift_register\[8\],42.29
mprj_io_in[9],42.29
soc.core.VexRiscv.CsrPlugin_mepc\[13\],42.29
soc.core.VexRiscv.CsrPlugin_mtval\[2\],42.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[4\],42.29
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[13\],42.29
soc.core.mgmtsoc_value\[4\],42.29
clknet_leaf_198_clock_ctrl.core_clk,42.29
clknet_leaf_1060_clock_ctrl.core_clk,42.29
gpio_control_in_2\[0\].shift_register\[8\],42.24
soc.core.spi_master_control_storage\[7\],42.24
gpio_control_in_2\[12\].gpio_defaults\[5\],42.225
_00762_,42.15
mprj_io_out[12],42.14
flash_io1_di,42.11
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[4\],42.1
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[19\],42.1
clknet_leaf_962_clock_ctrl.core_clk,42.1
_01044_,42.05
_03500_,42.05
_05666_,42.05
_06413_,42.05
_07537_,42.05
_07943_,42.05
_08373_,42.05
_08692_,42.05
_09118_,42.05
_10124_,42.05
_11505_,42.05
_13167_,42.05
_15374_,42.05
_15430_,42.05
_15997_,42.05
gpio_control_in_2\[13\].shift_register\[1\],42.05
gpio_control_in_2\[1\].gpio_pullup_sel,42.05
gpio_control_in_2\[2\].gpio_outen,42.05
mprj_io_drive_sel[19],42.05
pll.itrim\[11\],42.05
soc.core.VexRiscv.CsrPlugin_mepc\[29\],42.05
soc.core.VexRiscv.CsrPlugin_mtvec_base\[15\],42.05
soc.core.VexRiscv.dBusWishbone_ADR\[24\],42.05
soc.core.dbg_uart_words_count\[0\],42.05
net109,42.05
net129,42.05
clknet_leaf_219_clock_ctrl.core_clk,42.05
clknet_leaf_399_clock_ctrl.core_clk,42.05
clknet_leaf_627_clock_ctrl.core_clk,42.05
net2706,42.05
clknet_leaf_872_clock_ctrl.core_clk,42.02
_00300_,42
_00794_,42
_01377_,42
_02465_,42
_03396_,42
_03558_,42
_03869_,42
_05159_,42
_06116_,42
_06205_,42
_07158_,42
_07355_,42
_08116_,42
_08940_,42
_09575_,42
_11445_,42
_11837_,42
_13179_,42
_13352_,42
_13654_,42
_14289_,42
_14543_,42
_14606_,42
_15247_,42
_16126_,42
gpio_control_in_2\[2\].shift_register\[8\],42
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[16\],42
soc.core.interface3_bank_bus_dat_r\[31\],42
soc.core.mgmtsoc_master_phyconfig_storage\[6\],42
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[31\],42
net1061,42
clknet_leaf_785_clock_ctrl.core_clk,42
net3025,42
clknet_leaf_593_clock_ctrl.core_clk,41.97
mprj_io_drive_sel[29],41.95
mgmt_buffers.la_oenb_core\[58\],41.91
mprj_io_pullup_sel[32],41.91
mprj_io_schmitt_sel[20],41.89
mprj_io_in[1],41.86
gpio_control_in_2\[11\].gpio_defaults\[4\],41.825
_14423_,41.78
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[15\],41.78
clknet_leaf_211_clock_ctrl.core_clk,41.78
clknet_leaf_494_clock_ctrl.core_clk,41.78
clknet_leaf_779_clock_ctrl.core_clk,41.78
mprj_io_out[25],41.74
_15327_,41.73
gpio_control_in_1a\[0\].shift_register\[2\],41.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[6\],41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[28\],41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[20\],41.73
soc.core.VexRiscv._zz_execute_ENV_CTRL\[0\],41.73
soc.core.spi_master_cs_storage\[4\],41.73
clknet_leaf_1037_clock_ctrl.core_clk,41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[28\],41.68
soc.core.count\[10\],41.68
clknet_leaf_909_clock_ctrl.core_clk,41.68
mprj_io_schmitt_sel[33],41.63
gpio_control_in_1\[7\].gpio_defaults\[2\],41.615
mprj_io_ie[21],41.555
_04250_,41.54
_12724_,41.54
_12991_,41.54
net1775,41.54
clknet_leaf_203_clock_ctrl.core_clk,41.54
clknet_leaf_1190_clock_ctrl.core_clk,41.54
gpio_control_in_2\[10\].gpio_defaults\[2\],41.505
gpio_control_in_1a\[1\].gpio_defaults\[0\],41.495
_00074_,41.49
_00124_,41.49
_01239_,41.49
_01933_,41.49
_06577_,41.49
_06922_,41.49
_07200_,41.49
_07425_,41.49
_08642_,41.49
_09353_,41.49
_10718_,41.49
_11101_,41.49
_11739_,41.49
_13668_,41.49
_14538_,41.49
_15171_,41.49
_16064_,41.49
gpio_control_in_2\[11\].gpio_pulldown_sel,41.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[29\],41.49
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[19\],41.49
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[17\],41.49
soc.core.VexRiscv.lastStagePc\[19\],41.49
soc.core.VexRiscv.lastStagePc\[3\],41.49
soc.core.dbg_uart_tx_phase\[28\],41.49
soc.core.interface3_bank_bus_dat_r\[0\],41.49
soc.core.interface3_bank_bus_dat_r\[7\],41.49
soc.core.mgmtsoc_scratch_storage\[31\],41.49
soc.core.storage_1\[3\]\[1\],41.49
net1738,41.49
clknet_leaf_7_clock_ctrl.core_clk,41.49
clknet_leaf_176_clock_ctrl.core_clk,41.49
clknet_leaf_526_clock_ctrl.core_clk,41.49
clknet_leaf_572_clock_ctrl.core_clk,41.49
clknet_leaf_1142_clock_ctrl.core_clk,41.49
clknet_leaf_1208_clock_ctrl.core_clk,41.49
clock_ctrl.divider.odd_0.initial_begin\[0\],41.46
gpio_control_in_2\[5\].gpio_defaults\[2\],41.455
mprj_io_drive_sel[17],41.45
mprj_io_drive_sel[18],41.45
_00175_,41.44
_00255_,41.44
_00360_,41.44
_00839_,41.44
_00858_,41.44
_00876_,41.44
_01898_,41.44
_02319_,41.44
_02954_,41.44
_03847_,41.44
_04743_,41.44
_05011_,41.44
_05143_,41.44
_06064_,41.44
_06245_,41.44
_06285_,41.44
_06719_,41.44
_06868_,41.44
_07431_,41.44
_07482_,41.44
_07888_,41.44
_08872_,41.44
_08901_,41.44
_09128_,41.44
_09815_,41.44
_10864_,41.44
_11576_,41.44
_11878_,41.44
_12452_,41.44
_12722_,41.44
_12958_,41.44
_13454_,41.44
_13889_,41.44
_14833_,41.44
_15362_,41.44
_15958_,41.44
gpio_control_in_1\[5\].gpio_slew_sel,41.44
mgmt_buffers.user_irq_bar\[1\],41.44
mprj_io_drive_sel[22],41.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[11\],41.44
soc.core.VexRiscv.lastStagePc\[14\],41.44
soc.core.gpioin3_gpioin3_edge_storage,41.44
soc.core.mgmtsoc_scratch_storage\[11\],41.44
soc.core.storage_1\[11\]\[1\],41.44
net125,41.44
net261,41.44
net288,41.44
clknet_3_7_1_clock_ctrl.core_clk,41.44
net2638,41.44
net3247,41.44
soc.core.la_ien_storage\[29\],41.41
net2214,41.41
clknet_leaf_415_clock_ctrl.core_clk,41.41
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[17\],41.36
mgmt_buffers.la_oenb_core\[30\],41.3
soc.core.bus_dat_r\[19\],41.3
gpio_control_in_1\[10\].gpio_defaults\[5\],41.27
mprj_io_drive_sel[44],41.24
gpio_control_in_2\[2\].gpio_defaults\[9\],41.225
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[15\],41.22
soc.core.uart_phy_rx_phase\[21\],41.22
clknet_leaf_76_clock_ctrl.core_clk,41.22
mprj_io_drive_sel[68],41.21
_05859_,41.17
_05898_,41.17
_08684_,41.17
_15873_,41.17
gpio_control_in_1\[9\].shift_register\[5\],41.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[5\],41.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[6\],41.17
soc.core.dbg_uart_tx_data\[3\],41.17
_10279_,41.12
gpio_control_in_1a\[4\].shift_register\[1\],41.12
soc.core.VexRiscv.CsrPlugin_mtvec_base\[1\],41.12
soc.core.dbg_uart_tx_phase\[7\],41.12
clknet_leaf_776_clock_ctrl.core_clk,41.12
clknet_leaf_1084_clock_ctrl.core_clk,41.12
gpio_control_in_1\[4\].gpio_defaults\[4\],41.075
mprj_io_drive_sel[1],41.07
gpio_in_core,41.03
mprj_io_out[6],41.02
_05810_,40.98
_07776_,40.98
_14459_,40.98
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[22\],40.98
net290,40.98
clknet_leaf_822_clock_ctrl.core_clk,40.98
mprj_io_pullup_sel[35],40.945
_00363_,40.93
_00468_,40.93
_00804_,40.93
_01094_,40.93
_02341_,40.93
_04590_,40.93
_06140_,40.93
_06239_,40.93
_06451_,40.93
_06746_,40.93
_07786_,40.93
_08070_,40.93
_08680_,40.93
_08851_,40.93
_09176_,40.93
_09549_,40.93
_09916_,40.93
_10432_,40.93
_10697_,40.93
_12358_,40.93
_13720_,40.93
_13823_,40.93
_14155_,40.93
_14628_,40.93
_15151_,40.93
gpio_control_bidir_1\[1\].shift_register\[4\],40.93
gpio_control_bidir_2\[2\].gpio_schmitt_sel,40.93
mgmt_buffers.la_data_in_enable\[25\],40.93
mgmt_buffers.la_data_in_mprj\[58\],40.93
soc.core.VexRiscv.CsrPlugin_mtval\[6\],40.93
soc.core.VexRiscv.DebugPlugin_disableEbreak,40.93
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[6\],40.93
soc.core.dbg_uart_count\[11\],40.93
soc.core.la_ien_storage\[50\],40.93
soc.core.storage\[8\]\[2\],40.93
net63,40.93
net255,40.93
net1733,40.93
clknet_leaf_449_clock_ctrl.core_clk,40.93
soc.core.mgmtsoc_litespimmap_count\[8\],40.9
gpio_control_in_1\[2\].gpio_defaults\[7\],40.885
_00310_,40.88
_00341_,40.88
_00473_,40.88
_00514_,40.88
_00739_,40.88
_03379_,40.88
_04096_,40.88
_04948_,40.88
_05927_,40.88
_07226_,40.88
_07806_,40.88
_08648_,40.88
_08668_,40.88
_08853_,40.88
_08927_,40.88
_09217_,40.88
_09499_,40.88
_11384_,40.88
_11398_,40.88
_11471_,40.88
_12055_,40.88
_12222_,40.88
_12545_,40.88
_15486_,40.88
_15584_,40.88
_16136_,40.88
_16139_,40.88
gpio_control_bidir_2\[2\].gpio_inen,40.88
gpio_control_in_2\[15\].shift_register\[2\],40.88
gpio_control_in_2\[7\].mgmt_ena,40.88
soc.core.VexRiscv.execute_to_memory_PC\[3\],40.88
soc.core.interface10_bank_bus_dat_r\[0\],40.88
soc.core.interface10_bank_bus_dat_r\[17\],40.88
soc.core.mgmtsoc_value_status\[22\],40.88
soc.core.uart_phy_tx_phase\[25\],40.88
clknet_leaf_228_clock_ctrl.core_clk,40.88
clknet_leaf_471_clock_ctrl.core_clk,40.88
mprj_io_ie[18],40.835
flash_csb_oe,40.83
mprj_io_oe[27],40.82
_12729_,40.8
_12754_,40.8
soc.core.mgmtsoc_load_storage\[31\],40.8
mgmt_buffers.la_oenb_core\[22\],40.79
mprj_io_drive_sel[59],40.74
mprj_io_slew_sel[32],40.74
gpio_control_in_2\[0\].mgmt_ena,40.66
clknet_leaf_12_clock_ctrl.core_clk,40.66
clknet_leaf_649_clock_ctrl.core_clk,40.66
_10233_,40.61
_13495_,40.61
gpio_control_in_2\[5\].mgmt_ena,40.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[22\],40.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[21\],40.61
clknet_leaf_4_clock_ctrl.core_clk,40.61
_05008_,40.56
_12734_,40.56
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[28\],40.56
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[15\],40.56
clknet_leaf_994_clock_ctrl.core_clk,40.56
clknet_leaf_950_clock_ctrl.core_clk,40.55
gpio_control_bidir_1\[0\].gpio_defaults\[3\],40.515
soc.core.interface0_bank_bus_dat_r\[3\],40.47
mprj_io_pullup_sel[8],40.46
_08509_,40.42
_14951_,40.42
gpio_control_bidir_1\[1\].shift_register\[0\],40.42
gpio_control_in_2\[12\].gpio_pullup_sel,40.42
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[15\],40.42
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[20\],40.42
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[8\],40.42
soc.core.la_ien_storage\[26\],40.42
mprj_io_ie[13],40.415
gpio_control_in_1\[4\].gpio_defaults\[9\],40.405
gpio_control_in_1\[5\].gpio_defaults\[2\],40.375
_00820_,40.37
_00872_,40.37
_01344_,40.37
_01365_,40.37
_01429_,40.37
_01458_,40.37
_01665_,40.37
_01857_,40.37
_02561_,40.37
_02893_,40.37
_03824_,40.37
_04784_,40.37
_04823_,40.37
_05094_,40.37
_05336_,40.37
_05684_,40.37
_05872_,40.37
_06038_,40.37
_06102_,40.37
_06452_,40.37
_06639_,40.37
_06884_,40.37
_07037_,40.37
_09673_,40.37
_09711_,40.37
_10144_,40.37
_10330_,40.37
_11234_,40.37
_12284_,40.37
_13721_,40.37
_14299_,40.37
_14465_,40.37
_14683_,40.37
_16366_,40.37
_16416_,40.37
_16448_,40.37
gpio_control_bidir_1\[1\].shift_register\[6\],40.37
gpio_control_in_1\[0\].serial_data_out,40.37
gpio_control_in_1\[10\].mgmt_ena,40.37
gpio_control_in_1\[2\].gpio_inen,40.37
gpio_control_in_2\[12\].gpio_pulldown_sel,40.37
gpio_control_in_2\[7\].gpio_pullup_sel,40.37
gpio_control_in_2\[8\].gpio_pullup_sel,40.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[7\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[20\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[10\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[26\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[20\],40.37
soc.core.VexRiscv.lastStagePc\[30\],40.37
soc.core.gpioin1_gpioin1_pending,40.37
soc.core.interface3_bank_bus_dat_r\[26\],40.37
soc.core.la_ien_storage\[28\],40.37
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[18\],40.37
soc.core.storage\[7\]\[1\],40.37
soc.core.storage_1\[8\]\[6\],40.37
clknet_leaf_114_clock_ctrl.core_clk,40.37
clknet_leaf_274_clock_ctrl.core_clk,40.37
clknet_leaf_403_clock_ctrl.core_clk,40.37
clknet_leaf_670_clock_ctrl.core_clk,40.37
net3037,40.37
clknet_leaf_194_clock_ctrl.core_clk,40.34
_00181_,40.32
_00198_,40.32
_00309_,40.32
_00640_,40.32
_00859_,40.32
_00885_,40.32
_01712_,40.32
_02629_,40.32
_03218_,40.32
_03725_,40.32
_03962_,40.32
_04445_,40.32
_05247_,40.32
_05857_,40.32
_07130_,40.32
_08399_,40.32
_08726_,40.32
_08995_,40.32
_10460_,40.32
_11288_,40.32
_11469_,40.32
_12231_,40.32
_12399_,40.32
_12455_,40.32
_12564_,40.32
_12683_,40.32
_13207_,40.32
_13470_,40.32
_13929_,40.32
_13997_,40.32
_14118_,40.32
_14669_,40.32
_14884_,40.32
_15566_,40.32
gpio_control_bidir_2\[0\].gpio_schmitt_sel,40.32
gpio_control_in_2\[10\].gpio_pulldown_sel,40.32
mgmt_buffers.mprj_dat_i_core_bar\[2\],40.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[6\],40.32
soc.core.dbg_uart_tx_count\[2\],40.32
soc.core.interface10_bank_bus_dat_r\[26\],40.32
soc.core.mgmtsoc_value_status\[5\],40.32
net149,40.32
net168,40.32
net209,40.32
net2774,40.32
_09456_,40.29
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[17\],40.29
gpio_control_in_2\[7\].gpio_defaults\[2\],40.285
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[20\],40.24
mgmt_io_out_hk\[0\],40.23
mprj_io_in[34],40.23
gpio_control_bidir_2\[2\].gpio_defaults\[7\],40.195
mgmt_buffers.la_oenb_core\[45\],40.18
mgmt_io_out_hk\[1\],40.18
mprj_io_pulldown_sel[24],40.18
_05010_,40.1
_05161_,40.1
_14202_,40.1
_14458_,40.1
clknet_leaf_704_clock_ctrl.core_clk,40.1
gpio_control_in_1\[2\].gpio_defaults\[9\],40.085
mprj_io_drive_sel[51],40.08
_08657_,40.05
_14106_,40.05
_14341_,40.05
clknet_leaf_231_clock_ctrl.core_clk,40.05
clknet_leaf_250_clock_ctrl.core_clk,40.05
clknet_leaf_472_clock_ctrl.core_clk,40.05
clknet_leaf_605_clock_ctrl.core_clk,40.05
clknet_leaf_971_clock_ctrl.core_clk,40.05
gpio_control_in_2\[4\].gpio_defaults\[7\],40.045
gpio_control_in_2\[9\].gpio_defaults\[2\],40.015
mprj_io_in[8],40.01
_05099_,40
_10242_,40
gpio_control_in_2\[1\].shift_register\[0\],40
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[7\],40
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[2\],40
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[26\],40
soc.core.dbg_uart_tx_data\[2\],40
gpio_control_in_2\[13\].gpio_defaults\[6\],39.965
mprj_io_slew_sel[7],39.95
mprj_io_pulldown_sel[28],39.9
gpio_control_bidir_2\[1\].shift_register\[2\],39.86
gpio_control_in_2\[5\].shift_register\[2\],39.86
soc.core.VexRiscv.CsrPlugin_mepc\[20\],39.86
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[19\],39.86
soc.core.mgmtsoc_load_storage\[23\],39.86
clknet_leaf_826_clock_ctrl.core_clk,39.86
clknet_leaf_1291_clock_ctrl.core_clk,39.86
mprj_io_drive_sel[55],39.83
gpio_control_in_1a\[2\].gpio_defaults\[1\],39.815
_00303_,39.81
_00581_,39.81
_01032_,39.81
_01117_,39.81
_01272_,39.81
_01920_,39.81
_02478_,39.81
_03075_,39.81
_03548_,39.81
_05045_,39.81
_05079_,39.81
_08563_,39.81
_08740_,39.81
_09096_,39.81
_09157_,39.81
_09226_,39.81
_09335_,39.81
_09836_,39.81
_10205_,39.81
_10865_,39.81
_11136_,39.81
_11232_,39.81
_11542_,39.81
_11569_,39.81
_11570_,39.81
_11743_,39.81
_12946_,39.81
_12989_,39.81
_15042_,39.81
_15144_,39.81
_16395_,39.81
gpio_control_bidir_1\[1\].mgmt_ena,39.81
gpio_control_in_1\[10\].shift_register\[9\],39.81
gpio_control_in_1\[3\].pad_gpio_out,39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[15\],39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[1\],39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[24\],39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[7\],39.81
soc.core.interface9_bank_bus_dat_r\[5\],39.81
soc.core.mgmtsoc_master_phyconfig_storage\[18\],39.81
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[27\],39.81
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[6\],39.81
soc.core.spi_master_clk_divider1\[6\],39.81
soc.core.storage_1\[14\]\[2\],39.81
net98,39.81
net135,39.81
net824,39.81
clknet_leaf_418_clock_ctrl.core_clk,39.81
clknet_leaf_767_clock_ctrl.core_clk,39.81
clknet_1_0_3_clock_ctrl.core_clk,39.81
net2929,39.81
net2965,39.81
gpio_control_in_1a\[0\].gpio_defaults\[1\],39.805
mprj_io_slew_sel[33],39.8
mprj_io_drive_sel[53],39.78
_00317_,39.76
_00556_,39.76
_00585_,39.76
_00648_,39.76
_01503_,39.76
_01659_,39.76
_03569_,39.76
_04088_,39.76
_04410_,39.76
_05301_,39.76
_06314_,39.76
_06550_,39.76
_07245_,39.76
_07280_,39.76
_08824_,39.76
_09000_,39.76
_09441_,39.76
_10367_,39.76
_10937_,39.76
_12548_,39.76
_12626_,39.76
_13181_,39.76
_13880_,39.76
_14709_,39.76
_14944_,39.76
_14999_,39.76
_15360_,39.76
_15495_,39.76
_15554_,39.76
_16304_,39.76
gpio_control_bidir_2\[0\].pad_gpio_outen,39.76
gpio_control_in_1\[6\].gpio_inen,39.76
mgmt_buffers.user_irq\[1\],39.76
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[25\],39.76
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[31\],39.76
net3003,39.76
net3008,39.76
mprj_io_schmitt_sel[22],39.73
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[12\],39.73
clknet_leaf_133_clock_ctrl.core_clk,39.73
clknet_leaf_1078_clock_ctrl.core_clk,39.73
gpio_control_in_1\[4\].gpio_defaults\[2\],39.715
gpio_control_in_1\[6\].gpio_defaults\[0\],39.715
mgmt_buffers.la_oenb_core\[63\],39.67
pll.enable,39.67
pll.ext_trim\[13\],39.67
pll.ext_trim\[7\],39.67
gpio_control_in_1a\[4\].gpio_defaults\[4\],39.665
mgmt_buffers.la_oenb_core\[40\],39.62
net2705,39.62
_03764_,39.54
soc.core.VexRiscv.execute_to_memory_PC\[4\],39.54
clknet_leaf_651_clock_ctrl.core_clk,39.54
clknet_leaf_984_clock_ctrl.core_clk,39.54
mprj_io_out[3],39.51
_05292_,39.49
_05560_,39.49
_14391_,39.49
_15208_,39.49
gpio_control_in_2\[14\].shift_register\[7\],39.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[8\],39.49
soc.core.dbg_uart_rx_count\[0\],39.49
soc.core.la_ien_storage\[22\],39.49
clknet_leaf_309_clock_ctrl.core_clk,39.49
clknet_leaf_372_clock_ctrl.core_clk,39.49
clknet_leaf_1092_clock_ctrl.core_clk,39.49
_13568_,39.44
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[16\],39.44
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[26\],39.44
soc.core.storage_1\[1\]\[6\],39.44
soc.core.uart_phy_tx_phase\[21\],39.44
mprj_io_drive_sel[14],39.34
gpio_control_in_1a\[4\].gpio_defaults\[9\],39.335
_00347_,39.3
_01780_,39.3
_05072_,39.3
gpio_control_in_1\[0\].shift_register\[4\],39.3
gpio_control_in_1\[9\].gpio_inen,39.3
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[17\],39.3
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[26\],39.3
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[7\],39.3
soc.core.interface7_bank_bus_dat_r\[0\],39.3
soc.core.mgmtsoc_value_status\[9\],39.3
net171,39.3
net253,39.3
net285,39.3
clknet_leaf_740_clock_ctrl.core_clk,39.3
clknet_leaf_961_clock_ctrl.core_clk,39.3
gpio_control_in_1\[6\].gpio_defaults\[9\],39.285
_00978_,39.25
_01015_,39.25
_01138_,39.25
_01516_,39.25
_02569_,39.25
_02871_,39.25
_03066_,39.25
_03954_,39.25
_04968_,39.25
_05442_,39.25
_05588_,39.25
_06082_,39.25
_06396_,39.25
_06589_,39.25
_07690_,39.25
_08083_,39.25
_08717_,39.25
_09243_,39.25
_09325_,39.25
_09512_,39.25
_09688_,39.25
_09707_,39.25
_10970_,39.25
_11135_,39.25
_11189_,39.25
_11218_,39.25
_11579_,39.25
_11822_,39.25
_13659_,39.25
_14195_,39.25
_14699_,39.25
_15131_,39.25
_15160_,39.25
_15181_,39.25
_15684_,39.25
gpio_control_in_1a\[3\].shift_register\[0\],39.25
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[31\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[12\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[17\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[17\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[16\],39.25
soc.core.interface0_bank_bus_dat_r\[27\],39.25
net377,39.25
clknet_leaf_259_clock_ctrl.core_clk,39.25
clknet_leaf_336_clock_ctrl.core_clk,39.25
clknet_leaf_747_clock_ctrl.core_clk,39.25
clknet_leaf_803_clock_ctrl.core_clk,39.25
clknet_leaf_1116_clock_ctrl.core_clk,39.25
net2927,39.25
net2996,39.25
net3112,39.25
_00103_,39.2
_00802_,39.2
_01882_,39.2
_02030_,39.2
_02966_,39.2
_05084_,39.2
_05990_,39.2
_06106_,39.2
_06573_,39.2
_06702_,39.2
_07310_,39.2
_07936_,39.2
_07959_,39.2
_08349_,39.2
_08406_,39.2
_08982_,39.2
_09080_,39.2
_10822_,39.2
_11556_,39.2
_11657_,39.2
_11918_,39.2
_12976_,39.2
_13206_,39.2
_13511_,39.2
_13961_,39.2
_14581_,39.2
_14746_,39.2
_15500_,39.2
clock_ctrl.divider.odd_0.counter\[1\],39.2
gpio_control_in_1\[4\].mgmt_ena,39.2
soc.core.VexRiscv.lastStagePc\[25\],39.2
soc.core.interface0_bank_bus_dat_r\[28\],39.2
soc.core.multiregimpl49_regs0,39.2
soc.core.storage_1\[12\]\[6\],39.2
net157,39.2
clknet_leaf_434_clock_ctrl.core_clk,39.2
net2800,39.2
mprj_io_schmitt_sel[35],39.13
gpio_out_core,39.11
mgmt_buffers.la_oenb_core\[44\],39.11
net44,39.11
mprj_io_pullup_sel[9],39.085
mgmt_buffers.la_data_in_core\[48\],39.06
user_io_out\[17\],39.06
mprj_io_ie[8],39.055
_12054_,38.98
_09491_,38.93
_14187_,38.93
_15167_,38.93
_15255_,38.93
clock_ctrl.divider2.odd_0.out_counter,38.93
soc.core.VexRiscv.CsrPlugin_mtvec_base\[22\],38.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[22\],38.93
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[15\],38.93
soc.core.dbg_uart_tx_phase\[1\],38.93
soc.core.gpioin3_pending_r,38.93
clknet_leaf_22_clock_ctrl.core_clk,38.93
clknet_leaf_200_clock_ctrl.core_clk,38.93
clknet_leaf_423_clock_ctrl.core_clk,38.93
_12377_,38.88
_13083_,38.88
gpio_control_bidir_2\[0\].shift_register\[7\],38.88
soc.core.mgmtsoc_litespimmap_burst_adr\[7\],38.88
soc.core.mgmtsoc_load_storage\[2\],38.88
soc.core.mgmtsoc_value_status\[26\],38.88
soc.core.uart_rx_fifo_level0\[2\],38.88
clknet_leaf_469_clock_ctrl.core_clk,38.88
gpio_control_bidir_2\[2\].gpio_defaults\[6\],38.845
soc.core.spi_master_clk_divider1\[1\],38.79
mprj_io_schmitt_sel[31],38.78
gpio_control_bidir_2\[0\].gpio_defaults\[3\],38.755
mprj_io_oe[30],38.75
gpio_control_in_1\[2\].gpio_defaults\[0\],38.745
_04842_,38.74
gpio_control_in_2\[4\].mgmt_ena,38.74
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[17\],38.74
soc.core.mgmtsoc_litespimmap_storage\[3\],38.74
clknet_leaf_887_clock_ctrl.core_clk,38.74
net3267,38.74
_00122_,38.69
_01339_,38.69
_01746_,38.69
_02433_,38.69
_02914_,38.69
_03224_,38.69
_03523_,38.69
_03813_,38.69
_04237_,38.69
_05343_,38.69
_05492_,38.69
_05989_,38.69
_07252_,38.69
_08835_,38.69
_08899_,38.69
_09263_,38.69
_09395_,38.69
_09530_,38.69
_10139_,38.69
_10231_,38.69
_10667_,38.69
_10960_,38.69
_13515_,38.69
_13846_,38.69
_13943_,38.69
_15018_,38.69
_15414_,38.69
_15840_,38.69
_15902_,38.69
_16432_,38.69
gpio_control_bidir_2\[0\].pad_gpio_out,38.69
gpio_control_in_2\[8\].gpio_schmitt_sel,38.69
gpio_control_in_2\[9\].pad_gpio_outen,38.69
soc.core.VexRiscv.CsrPlugin_mtval\[1\],38.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[11\],38.69
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[10\],38.69
soc.core.interface0_bank_bus_dat_r\[24\],38.69
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[27\],38.69
net70,38.69
clknet_leaf_63_clock_ctrl.core_clk,38.69
clknet_leaf_72_clock_ctrl.core_clk,38.69
clknet_leaf_400_clock_ctrl.core_clk,38.69
clknet_leaf_1271_clock_ctrl.core_clk,38.69
net2910,38.69
_00083_,38.64
_00202_,38.64
_00471_,38.64
_01928_,38.64
_02367_,38.64
_02635_,38.64
_02684_,38.64
_02710_,38.64
_03871_,38.64
_05677_,38.64
_05908_,38.64
_05998_,38.64
_06463_,38.64
_06552_,38.64
_06861_,38.64
_07905_,38.64
_07910_,38.64
_08362_,38.64
_09113_,38.64
_09665_,38.64
_09671_,38.64
_09876_,38.64
_09881_,38.64
_09882_,38.64
_10276_,38.64
_10437_,38.64
_11017_,38.64
_11323_,38.64
_12194_,38.64
_12234_,38.64
_13173_,38.64
_13212_,38.64
_13639_,38.64
_14178_,38.64
_14274_,38.64
_14498_,38.64
_14785_,38.64
_15262_,38.64
_15402_,38.64
_15712_,38.64
gpio_control_in_1\[6\].shift_register\[6\],38.64
gpio_control_in_2\[6\].gpio_slew_sel,38.64
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[5\],38.64
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[25\],38.64
soc.core.storage_1\[3\]\[5\],38.64
net60,38.64
net89,38.64
net133,38.64
clknet_leaf_1167_clock_ctrl.core_clk,38.64
mprj_io_pullup_sel[34],38.615
mprj_io_pullup_sel[12],38.575
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[8\],38.56
mgmt_buffers.la_oenb_core\[28\],38.5
gpio_control_bidir_2\[0\].shift_register\[2\],38.42
soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW\[1\],38.42
clknet_leaf_183_clock_ctrl.core_clk,38.42
mprj_io_schmitt_sel[36],38.38
_05818_,38.37
_08465_,38.37
_10173_,38.37
_13091_,38.37
gpio_control_in_2\[4\].shift_register\[6\],38.37
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[9\],38.37
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[12\],38.37
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[15\],38.37
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[26\],38.37
soc.core.la_ien_storage\[30\],38.37
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[31\],38.37
clknet_leaf_65_clock_ctrl.core_clk,38.37
clknet_leaf_101_clock_ctrl.core_clk,38.37
clknet_leaf_1235_clock_ctrl.core_clk,38.37
_09474_,38.32
_14408_,38.32
gpio_control_in_1\[9\].shift_register\[8\],38.32
gpio_control_in_1a\[2\].shift_register\[2\],38.32
soc.core.VexRiscv.CsrPlugin_mtval\[13\],38.32
soc.core.VexRiscv.CsrPlugin_mtval\[24\],38.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[10\],38.32
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[26\],38.32
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[10\],38.32
mprj_io_pulldown_sel[22],38.3
gpio_control_in_1\[7\].gpio_defaults\[6\],38.295
mprj_io_in[29],38.27
gpio_control_in_1\[2\].gpio_defaults\[1\],38.215
gpio_control_in_2\[2\].gpio_defaults\[4\],38.195
_02956_,38.18
_10236_,38.18
_14312_,38.18
_15246_,38.18
soc.core.VexRiscv.CsrPlugin_mtval\[4\],38.18
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[27\],38.18
soc.core.la_ien_storage\[14\],38.18
gpio_drive_select_core[0],38.17
mprj_io_schmitt_sel[37],38.16
_00472_,38.13
_00721_,38.13
_01293_,38.13
_02643_,38.13
_03195_,38.13
_03263_,38.13
_03773_,38.13
_03902_,38.13
_04021_,38.13
_04467_,38.13
_04683_,38.13
_04768_,38.13
_04770_,38.13
_04785_,38.13
_07212_,38.13
_08079_,38.13
_08934_,38.13
_09229_,38.13
_09521_,38.13
_09687_,38.13
_09713_,38.13
_10461_,38.13
_11092_,38.13
_11557_,38.13
_11606_,38.13
_12581_,38.13
_12867_,38.13
_14043_,38.13
_14374_,38.13
_14678_,38.13
_14695_,38.13
_15949_,38.13
_16445_,38.13
gpio_control_in_2\[14\].pad_gpio_outen,38.13
gpio_control_in_2\[9\].shift_register\[9\],38.13
soc.core.VexRiscv.CsrPlugin_mepc\[30\],38.13
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[15\],38.13
soc.core.VexRiscv.lastStagePc\[17\],38.13
soc.core.dbg_uart_length\[3\],38.13
soc.core.mgmtsoc_litespisdrphycore_count\[1\],38.13
soc.core.spi_master_cs_storage\[1\],38.13
soc.core.storage_1\[2\]\[1\],38.13
soc.core.uart_phy_rx_count\[1\],38.13
net132,38.13
net150,38.13
net1019,38.13
net2813,38.13
net2934,38.13
net2961,38.13
mprj_io_pulldown_sel[8],38.11
_00176_,38.08
_00307_,38.08
_00600_,38.08
_00626_,38.08
_00806_,38.08
_01184_,38.08
_03852_,38.08
_04033_,38.08
_04332_,38.08
_05763_,38.08
_05864_,38.08
_05992_,38.08
_06592_,38.08
_07199_,38.08
_07289_,38.08
_08301_,38.08
_08812_,38.08
_09210_,38.08
_09908_,38.08
_10543_,38.08
_10816_,38.08
_11372_,38.08
_11537_,38.08
_11681_,38.08
_11754_,38.08
_12200_,38.08
_12203_,38.08
_12939_,38.08
_14057_,38.08
_14677_,38.08
_15066_,38.08
_15424_,38.08
_15509_,38.08
_15666_,38.08
_16415_,38.08
gpio_control_in_2\[13\].shift_register\[7\],38.08
gpio_control_in_2\[1\].gpio_inen,38.08
mgmt_buffers.la_data_in_mprj\[52\],38.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[5\],38.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[21\],38.08
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[26\],38.08
soc.core.interface3_bank_bus_dat_r\[10\],38.08
soc.core.mgmtsoc_master_phyconfig_storage\[7\],38.08
soc.core.spi_master_miso\[2\],38.08
net11,38.08
net2787,38.08
net3027,38.08
soc.core.dbg_uart_count\[7\],38.05
_10218_,38
clknet_leaf_1024_clock_ctrl.core_clk,38
net2698,37.99
gpio_control_bidir_1\[0\].serial_data_in,37.94
mgmt_buffers.la_data_in_core\[36\],37.94
mgmt_buffers.la_data_in_core\[42\],37.94
mprj_io_drive_sel[8],37.94
net3238,37.94
gpio_control_in_1\[6\].gpio_defaults\[5\],37.93
gpio_control_in_2\[5\].gpio_defaults\[3\],37.925
mprj_io_pulldown_sel[13],37.87
_15141_,37.86
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[14\],37.86
clknet_leaf_293_clock_ctrl.core_clk,37.86
_11869_,37.81
_13539_,37.81
gpio_control_in_1\[7\].shift_register\[4\],37.81
gpio_control_in_1a\[2\].mgmt_ena,37.81
gpio_control_in_2\[3\].mgmt_ena,37.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[19\],37.81
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[28\],37.81
soc.core.count\[8\],37.81
soc.core.mgmtsoc_reload_storage\[14\],37.81
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[19\],37.81
net957,37.81
clknet_leaf_340_clock_ctrl.core_clk,37.81
_09285_,37.76
_12805_,37.76
soc.core.dbg_uart_count\[12\],37.76
soc.core.uart_tx_fifo_level0\[3\],37.76
mprj_io_schmitt_sel[32],37.71
gpio_control_in_2\[3\].gpio_defaults\[4\],37.695
_08365_,37.67
mprj_io_pulldown_sel[20],37.66
mprj_io_slew_sel[37],37.65
_05900_,37.62
_09261_,37.62
_12665_,37.62
gpio_control_in_1a\[5\].gpio_pullup_sel,37.62
pll.itrim\[4\],37.62
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[15\],37.62
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[15\],37.62
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[28\],37.62
soc.core.la_ien_storage\[13\],37.62
clknet_leaf_987_clock_ctrl.core_clk,37.62
clknet_leaf_1158_clock_ctrl.core_clk,37.62
gpio_control_in_1\[7\].gpio_defaults\[5\],37.585
gpio_control_in_1a\[0\].gpio_defaults\[0\],37.575
mprj_io_pullup_sel[16],37.575
_00127_,37.57
_00764_,37.57
_02677_,37.57
_02775_,37.57
_03494_,37.57
_03838_,37.57
_04667_,37.57
_06148_,37.57
_06444_,37.57
_06563_,37.57
_06566_,37.57
_06772_,37.57
_06929_,37.57
_07257_,37.57
_08243_,37.57
_09188_,37.57
_09705_,37.57
_09716_,37.57
_10315_,37.57
_11315_,37.57
_11389_,37.57
_12540_,37.57
_12965_,37.57
_13188_,37.57
_13218_,37.57
_13912_,37.57
_13950_,37.57
_14035_,37.57
_14522_,37.57
_14547_,37.57
_14831_,37.57
_14846_,37.57
gpio_control_bidir_2\[1\].pad_gpio_out,37.57
gpio_control_in_1\[7\].gpio_pulldown_sel,37.57
gpio_control_in_1a\[5\].mgmt_ena,37.57
gpio_control_in_2\[13\].shift_register\[8\],37.57
gpio_control_in_2\[2\].mgmt_ena,37.57
gpio_control_in_2\[2\].shift_register\[5\],37.57
mgmt_buffers.la_data_in_mprj_bar\[2\],37.57
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[21\],37.57
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[25\],37.57
net1744,37.57
clknet_leaf_71_clock_ctrl.core_clk,37.57
clknet_leaf_393_clock_ctrl.core_clk,37.57
clknet_leaf_726_clock_ctrl.core_clk,37.57
clknet_leaf_875_clock_ctrl.core_clk,37.57
clknet_leaf_1251_clock_ctrl.core_clk,37.57
net2939,37.57
net3020,37.57
_03059_,37.52
_03435_,37.52
_04691_,37.52
_05948_,37.52
_05952_,37.52
_06252_,37.52
_06298_,37.52
_06428_,37.52
_06503_,37.52
_06554_,37.52
_06623_,37.52
_06697_,37.52
_06921_,37.52
_06944_,37.52
_07654_,37.52
_07769_,37.52
_07979_,37.52
_09433_,37.52
_09670_,37.52
_10179_,37.52
_10348_,37.52
_10470_,37.52
_10583_,37.52
_10794_,37.52
_11744_,37.52
_12361_,37.52
_12381_,37.52
_13119_,37.52
_13621_,37.52
_14220_,37.52
_14710_,37.52
_15274_,37.52
_15278_,37.52
_15343_,37.52
gpio_control_in_1\[1\].serial_data_out,37.52
gpio_control_in_1a\[4\].serial_data_out,37.52
soc.core.VexRiscv.CsrPlugin_mepc\[25\],37.52
soc.core.VexRiscv.CsrPlugin_mtvec_base\[13\],37.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[15\],37.52
soc.core.dbg_uart_tx_phase\[14\],37.52
soc.core.interface15_bank_bus_dat_r\[0\],37.52
soc.core.interface3_bank_bus_dat_r\[2\],37.52
net326,37.52
net2973,37.52
gpio_control_in_2\[10\].gpio_defaults\[6\],37.485
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[8\],37.44
mgmt_buffers.la_data_in_core\[45\],37.38
mgmt_buffers.la_data_in_core\[54\],37.38
mgmt_buffers.la_oenb_core\[27\],37.38
mgmt_buffers.la_oenb_core\[41\],37.38
mgmt_buffers.la_oenb_core\[50\],37.38
pll.ext_trim\[25\],37.38
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[17\],37.35
mprj_io_in[10],37.34
_05842_,37.3
clknet_leaf_106_clock_ctrl.core_clk,37.3
_05866_,37.25
_11924_,37.25
gpio_control_in_1\[7\].shift_register\[6\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[28\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[10\],37.25
soc.core.dbg_uart_count\[18\],37.25
clknet_leaf_129_clock_ctrl.core_clk,37.25
clknet_leaf_142_clock_ctrl.core_clk,37.25
_12839_,37.2
gpio_control_in_2\[10\].mgmt_ena,37.2
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[4\],37.2
soc.core.VexRiscv.CsrPlugin_mtval\[17\],37.2
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[26\],37.2
soc.core.storage_1\[10\]\[4\],37.2
clknet_leaf_246_clock_ctrl.core_clk,37.2
mprj_io_out[9],37.17
mprj_io_drive_sel[3],37.15
gpio_control_in_1\[0\].gpio_defaults\[3\],37.095
_02611_,37.06
_09527_,37.06
_10535_,37.06
_14162_,37.06
soc.core.VexRiscv.CsrPlugin_mtvec_base\[6\],37.06
gpio_control_bidir_2\[0\].gpio_defaults\[6\],37.045
gpio_control_in_1\[5\].gpio_defaults\[9\],37.015
_00420_,37.01
_01209_,37.01
_01749_,37.01
_02421_,37.01
_02580_,37.01
_02640_,37.01
_02903_,37.01
_03112_,37.01
_03495_,37.01
_05282_,37.01
_05284_,37.01
_05329_,37.01
_05491_,37.01
_06033_,37.01
_06304_,37.01
_06713_,37.01
_07739_,37.01
_08133_,37.01
_08739_,37.01
_08747_,37.01
_09314_,37.01
_09379_,37.01
_09654_,37.01
_09677_,37.01
_10359_,37.01
_10473_,37.01
_10526_,37.01
_10950_,37.01
_11794_,37.01
_13574_,37.01
_13829_,37.01
_13908_,37.01
_14451_,37.01
_15711_,37.01
_16341_,37.01
gpio_control_bidir_1\[1\].gpio_schmitt_sel,37.01
gpio_control_in_1\[5\].gpio_schmitt_sel,37.01
gpio_control_in_2\[12\].pad_gpio_outen,37.01
gpio_control_in_2\[8\].serial_data_in,37.01
mgmt_buffers.la_data_in_mprj_bar\[40\],37.01
pll.itrim\[19\],37.01
pll.pll_control.count1\[0\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[11\],37.01
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[12\],37.01
soc.core.VexRiscv.lastStagePc\[27\],37.01
soc.core.dbg_uart_address\[25\],37.01
soc.core.dbg_uart_rx_phase\[19\],37.01
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[20\],37.01
soc.core.multiregimpl27_regs0,37.01
soc.core.storage\[11\]\[5\],37.01
soc.core.storage_1\[5\]\[0\],37.01
net31,37.01
net111,37.01
net113,37.01
net116,37.01
net228,37.01
net463,37.01
clknet_leaf_184_clock_ctrl.core_clk,37.01
net2832,37.01
net2838,37.01
_00019_,36.96
_00391_,36.96
_00755_,36.96
_00824_,36.96
_01610_,36.96
_04043_,36.96
_04869_,36.96
_05054_,36.96
_05139_,36.96
_05337_,36.96
_05676_,36.96
_06055_,36.96
_06146_,36.96
_06166_,36.96
_06741_,36.96
_06926_,36.96
_07196_,36.96
_07409_,36.96
_07652_,36.96
_07694_,36.96
_08019_,36.96
_08073_,36.96
_08761_,36.96
_08848_,36.96
_08870_,36.96
_09308_,36.96
_09513_,36.96
_09545_,36.96
_09714_,36.96
_10134_,36.96
_10574_,36.96
_10702_,36.96
_11421_,36.96
_12992_,36.96
_13526_,36.96
_13551_,36.96
_13798_,36.96
_14007_,36.96
_14273_,36.96
_14370_,36.96
_14533_,36.96
_15186_,36.96
_15999_,36.96
gpio_control_in_1\[5\].gpio_pulldown_sel,36.96
gpio_control_in_1a\[3\].gpio_schmitt_sel,36.96
mgmt_buffers.la_data_in_enable\[37\],36.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[15\],36.96
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[12\],36.96
soc.core.interface0_bank_bus_dat_r\[0\],36.96
soc.core.interface11_bank_bus_dat_r\[5\],36.96
soc.core.mgmtsoc_value\[3\],36.96
soc.core.mgmtsoc_value\[6\],36.96
net397,36.96
net2816,36.96
net2957,36.96
net3016,36.96
clknet_leaf_687_clock_ctrl.core_clk,36.93
clock_ctrl.divider.N\[1\],36.87
mgmt_buffers.la_oenb_core\[57\],36.87
mprj_io_in[15],36.87
gpio_control_in_1\[6\].gpio_defaults\[2\],36.865
pll.ext_trim\[22\],36.82
_05118_,36.79
gpio_control_in_2\[0\].shift_register\[1\],36.74
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[10\],36.74
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[27\],36.74
soc.core.mgmtsoc_bus_errors\[4\],36.74
clknet_leaf_353_clock_ctrl.core_clk,36.74
mprj_io_pullup_sel[14],36.735
_09366_,36.69
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[31\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[21\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[15\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[21\],36.69
soc.core.gpioin5_enable_storage,36.69
net1789,36.69
clknet_leaf_993_clock_ctrl.core_clk,36.69
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[20\],36.64
soc.core.mgmtsoc_reload_storage\[22\],36.64
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[13\],36.64
soc.core.storage_1\[3\]\[7\],36.64
clknet_leaf_1212_clock_ctrl.core_clk,36.64
mprj_io_drive_sel[21],36.54
mprj_io_pulldown_sel[29],36.54
gpio_control_in_1a\[4\].gpio_defaults\[0\],36.505
_02527_,36.5
_03748_,36.5
_03966_,36.5
_11071_,36.5
_13067_,36.5
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[27\],36.5
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[16\],36.5
clknet_leaf_554_clock_ctrl.core_clk,36.5
net2625,36.5
gpio_control_in_1\[3\].gpio_defaults\[5\],36.49
_00256_,36.45
_00466_,36.45
_01000_,36.45
_01793_,36.45
_02410_,36.45
_02820_,36.45
_03799_,36.45
_03827_,36.45
_04249_,36.45
_04694_,36.45
_04801_,36.45
_05238_,36.45
_06909_,36.45
_07455_,36.45
_08415_,36.45
_08881_,36.45
_09078_,36.45
_09583_,36.45
_09678_,36.45
_10170_,36.45
_10199_,36.45
_10533_,36.45
_10783_,36.45
_11131_,36.45
_11271_,36.45
_11718_,36.45
_11808_,36.45
_12431_,36.45
_12456_,36.45
_12813_,36.45
_14290_,36.45
_14537_,36.45
_14595_,36.45
_14880_,36.45
_15578_,36.45
_15806_,36.45
_16275_,36.45
gpio_control_in_1\[10\].gpio_inen,36.45
gpio_control_in_1\[7\].gpio_inen,36.45
gpio_control_in_2\[3\].gpio_schmitt_sel,36.45
gpio_control_in_2\[6\].shift_register\[0\],36.45
mgmt_buffers.la_data_in_enable\[47\],36.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[25\],36.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[14\],36.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[17\],36.45
soc.core.interface0_bank_bus_dat_r\[22\],36.45
soc.core.mgmtsoc_load_storage\[9\],36.45
soc.core.spi_master_cs_storage\[13\],36.45
soc.core.storage\[2\]\[4\],36.45
net124,36.45
net910,36.45
net1730,36.45
clknet_leaf_653_clock_ctrl.core_clk,36.45
clknet_leaf_1222_clock_ctrl.core_clk,36.45
net2668,36.45
pll.pll_control.tval\[1\],36.42
_00368_,36.4
_00553_,36.4
_00778_,36.4
_02312_,36.4
_03235_,36.4
_03546_,36.4
_03690_,36.4
_04246_,36.4
_04641_,36.4
_05265_,36.4
_05486_,36.4
_05633_,36.4
_05758_,36.4
_05884_,36.4
_06094_,36.4
_06897_,36.4
_06980_,36.4
_07152_,36.4
_07370_,36.4
_07461_,36.4
_07484_,36.4
_07862_,36.4
_08573_,36.4
_08836_,36.4
_08959_,36.4
_09001_,36.4
_09198_,36.4
_09473_,36.4
_09523_,36.4
_12121_,36.4
_12293_,36.4
_12574_,36.4
_13204_,36.4
_13890_,36.4
_14120_,36.4
_14940_,36.4
_15349_,36.4
_15464_,36.4
_15603_,36.4
_15831_,36.4
gpio_control_bidir_2\[2\].shift_register\[8\],36.4
gpio_control_in_1\[10\].gpio_pulldown_sel,36.4
gpio_control_in_1\[2\].gpio_slew_sel,36.4
gpio_control_in_1\[3\].gpio_slew_sel,36.4
gpio_control_in_1a\[0\].shift_register\[4\],36.4
gpio_control_in_2\[5\].shift_register\[0\],36.4
mgmt_buffers.la_data_in_enable\[20\],36.4
mgmt_buffers.la_data_in_mprj\[38\],36.4
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[26\],36.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[22\],36.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[14\],36.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[19\],36.4
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[29\],36.4
soc.core.VexRiscv.lastStagePc\[13\],36.4
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[29\],36.4
soc.core.multiregimpl36_regs1,36.4
soc.core.multiregimpl58_regs1,36.4
soc.core.storage\[10\]\[2\],36.4
net341,36.4
net386,36.4
net2716,36.4
net2942,36.4
mprj_io_in[16],36.39
mprj_io_pulldown_sel[25],36.38
gpio_control_in_1\[0\].gpio_defaults\[8\],36.355
gpio_control_in_1\[4\].gpio_defaults\[7\],36.355
gpio_control_bidir_1\[0\].mgmt_gpio_oeb,36.31
gpio_control_in_1a\[5\].gpio_defaults\[2\],36.31
gpio_control_in_1\[6\].gpio_defaults\[7\],36.265
mgmt_buffers.la_data_in_core\[55\],36.26
mgmt_buffers.la_data_in_core\[58\],36.26
mgmt_buffers.la_data_in_core\[61\],36.26
mprj_io_drive_sel[10],36.25
soc.core.VexRiscv.DebugPlugin_resetIt,36.23
_09419_,36.18
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[26\],36.18
soc.core.mgmtsoc_value\[7\],36.18
net1735,36.18
_05638_,36.13
_12995_,36.13
_13467_,36.13
gpio_control_in_1a\[3\].shift_register\[2\],36.13
gpio_control_in_2\[10\].shift_register\[7\],36.13
pll.ringosc.dstage\[11\].id.out,36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[2\],36.13
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[27\],36.13
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[16\],36.13
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[28\],36.13
soc.core.spi_master_mosi_data\[4\],36.13
soc.core.storage\[2\]\[1\],36.13
net905,36.13
_11474_,36.08
gpio_control_in_1a\[3\].shift_register\[4\],36.08
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[12\],36.08
soc.core.spi_master_cs_storage\[11\],36.08
gpio_control_in_1\[9\].gpio_defaults\[9\],35.945
_03325_,35.94
_06125_,35.94
_13017_,35.94
_13243_,35.94
_16067_,35.94
gpio_control_in_1a\[2\].shift_register\[7\],35.94
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[7\],35.94
soc.core.dbg_uart_length\[1\],35.94
_00050_,35.89
_00128_,35.89
_00365_,35.89
_00826_,35.89
_00837_,35.89
_00864_,35.89
_00966_,35.89
_01392_,35.89
_01640_,35.89
_01761_,35.89
_02970_,35.89
_03491_,35.89
_03543_,35.89
_03801_,35.89
_03854_,35.89
_04089_,35.89
_04252_,35.89
_04539_,35.89
_04591_,35.89
_05430_,35.89
_06008_,35.89
_06105_,35.89
_06352_,35.89
_06762_,35.89
_06860_,35.89
_06961_,35.89
_07334_,35.89
_08536_,35.89
_08620_,35.89
_08745_,35.89
_08895_,35.89
_09483_,35.89
_09675_,35.89
_09897_,35.89
_10105_,35.89
_10106_,35.89
_10185_,35.89
_11312_,35.89
_11516_,35.89
_11814_,35.89
_11956_,35.89
_12782_,35.89
_12926_,35.89
_13645_,35.89
_13658_,35.89
_13778_,35.89
_13844_,35.89
_14161_,35.89
_14186_,35.89
_14214_,35.89
_14262_,35.89
_14600_,35.89
_14832_,35.89
_15024_,35.89
_16097_,35.89
gpio_control_bidir_2\[2\].shift_register\[1\],35.89
gpio_control_in_2\[1\].shift_register\[2\],35.89
gpio_control_in_2\[7\].shift_register\[1\],35.89
mgmt_buffers.la_data_in_enable\[46\],35.89
mgmt_buffers.la_data_in_mprj_bar\[50\],35.89
pll.ringosc.dstage\[8\].id.ts,35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[22\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[25\],35.89
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[20\],35.89
soc.core.interface11_bank_bus_dat_r\[4\],35.89
soc.core.mgmtsoc_reload_storage\[10\],35.89
soc.core.storage\[9\]\[2\],35.89
soc.core.storage_1\[10\]\[3\],35.89
net179,35.89
clknet_leaf_244_clock_ctrl.core_clk,35.89
clknet_leaf_453_clock_ctrl.core_clk,35.89
clknet_leaf_463_clock_ctrl.core_clk,35.89
clknet_leaf_678_clock_ctrl.core_clk,35.89
clknet_leaf_711_clock_ctrl.core_clk,35.89
clknet_leaf_1110_clock_ctrl.core_clk,35.89
clknet_leaf_1277_clock_ctrl.core_clk,35.89
net2781,35.89
net2840,35.89
mprj_io_drive_sel[27],35.87
_00484_,35.84
_01102_,35.84
_01160_,35.84
_01948_,35.84
_01997_,35.84
_02264_,35.84
_03693_,35.84
_03951_,35.84
_04014_,35.84
_05243_,35.84
_06218_,35.84
_06223_,35.84
_06277_,35.84
_06370_,35.84
_06504_,35.84
_06940_,35.84
_06992_,35.84
_07389_,35.84
_07535_,35.84
_07612_,35.84
_07670_,35.84
_08078_,35.84
_08188_,35.84
_08396_,35.84
_08430_,35.84
_08449_,35.84
_08650_,35.84
_08755_,35.84
_09041_,35.84
_09077_,35.84
_09292_,35.84
_09370_,35.84
_09695_,35.84
_09900_,35.84
_09914_,35.84
_10271_,35.84
_10428_,35.84
_10659_,35.84
_11485_,35.84
_11665_,35.84
_12460_,35.84
_12554_,35.84
_13064_,35.84
_13200_,35.84
_13296_,35.84
_13524_,35.84
_14570_,35.84
_14803_,35.84
_15930_,35.84
_16035_,35.84
gpio_control_in_1\[8\].gpio_oe_override,35.84
gpio_control_in_2\[4\].gpio_pullup_sel,35.84
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[23\],35.84
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[28\],35.84
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[28\],35.84
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[16\],35.84
net399,35.84
net1731,35.84
clknet_leaf_310_clock_ctrl.core_clk,35.84
clknet_leaf_614_clock_ctrl.core_clk,35.84
clknet_3_5_1_clock_ctrl.core_clk,35.84
mprj_io_oe[28],35.82
gpio_control_in_1\[0\].gpio_defaults\[9\],35.785
_12736_,35.76
gpio_control_in_1a\[4\].gpio_defaults\[1\],35.755
mgmt_buffers.la_data_in_core\[63\],35.75
mprj_io_drive_sel[26],35.7
gpio_control_in_2\[10\].gpio_defaults\[5\],35.66
mprj_io_ie[7],35.655
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[15\],35.62
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[26\],35.62
clknet_leaf_322_clock_ctrl.core_clk,35.62
_08800_,35.57
pll.itrim\[14\],35.57
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[16\],35.57
soc.core.memdat_1\[1\],35.57
soc.core.mgmtsoc_reload_storage\[3\],35.57
_05357_,35.52
_14101_,35.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[5\],35.52
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[28\],35.52
soc.core.gpioin0_gpioin0_edge_storage,35.52
soc.core.spi_master_cs_storage\[14\],35.52
clknet_leaf_225_clock_ctrl.core_clk,35.52
gpio_control_in_1a\[4\].gpio_defaults\[8\],35.475
clknet_leaf_214_clock_ctrl.core_clk,35.43
gpio_control_in_1\[8\].gpio_defaults\[0\],35.425
mprj_io_oe[5],35.42
_04433_,35.38
_04529_,35.38
clock_ctrl.use_pll_first,35.38
soc.core.mgmtsoc_reload_storage\[4\],35.38
clknet_leaf_168_clock_ctrl.core_clk,35.38
_00304_,35.33
_00366_,35.33
_00367_,35.33
_00380_,35.33
_00557_,35.33
_01088_,35.33
_01194_,35.33
_01413_,35.33
_03109_,35.33
_03233_,35.33
_03330_,35.33
_03349_,35.33
_03780_,35.33
_05396_,35.33
_05403_,35.33
_05449_,35.33
_05768_,35.33
_05946_,35.33
_06492_,35.33
_06998_,35.33
_08345_,35.33
_08860_,35.33
_10982_,35.33
_11823_,35.33
_11988_,35.33
_12225_,35.33
_12306_,35.33
_12348_,35.33
_12422_,35.33
_12657_,35.33
_13537_,35.33
_14697_,35.33
_14902_,35.33
_15185_,35.33
_15339_,35.33
_15451_,35.33
_15645_,35.33
_16057_,35.33
_16406_,35.33
gpio_control_bidir_1\[0\].gpio_slew_sel,35.33
gpio_control_in_1\[10\].shift_register\[3\],35.33
gpio_control_in_1\[6\].mgmt_ena,35.33
gpio_control_in_2\[15\].shift_register\[3\],35.33
gpio_control_in_2\[3\].gpio_outen,35.33
mgmt_buffers.la_data_in_enable\[21\],35.33
mgmt_buffers.la_data_in_mprj\[12\],35.33
mgmt_buffers.la_data_in_mprj\[49\],35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[1\],35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[12\],35.33
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[8\],35.33
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[8\],35.33
soc.core.VexRiscv.execute_to_memory_PC\[27\],35.33
soc.core.la_ien_storage\[15\],35.33
soc.core.mgmtsoc_value_status\[14\],35.33
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[30\],35.33
soc.core.storage_1\[10\]\[6\],35.33
net216,35.33
clknet_leaf_83_clock_ctrl.core_clk,35.33
clknet_leaf_1027_clock_ctrl.core_clk,35.33
net2924,35.33
gpio_control_in_1a\[4\].gpio_defaults\[2\],35.325
mprj_io_out[17],35.31
_14267_,35.3
_00275_,35.28
_00346_,35.28
_00508_,35.28
_00724_,35.28
_02119_,35.28
_02685_,35.28
_03843_,35.28
_04258_,35.28
_04637_,35.28
_05590_,35.28
_07095_,35.28
_07115_,35.28
_08216_,35.28
_08618_,35.28
_08665_,35.28
_08804_,35.28
_08954_,35.28
_09313_,35.28
_10306_,35.28
_10782_,35.28
_10926_,35.28
_11237_,35.28
_12960_,35.28
_12999_,35.28
_13326_,35.28
_13517_,35.28
_13831_,35.28
_13879_,35.28
_14173_,35.28
_15370_,35.28
_15785_,35.28
_16348_,35.28
gpio_control_in_1\[1\].shift_register\[4\],35.28
gpio_control_in_2\[11\].shift_register\[1\],35.28
gpio_control_in_2\[14\].shift_register\[3\],35.28
pll.ringosc.dstage\[6\].id.out,35.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[22\],35.28
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[23\],35.28
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[19\],35.28
soc.core.interface0_bank_bus_dat_r\[26\],35.28
soc.core.interface3_bank_bus_dat_r\[21\],35.28
net195,35.28
net224,35.28
net330,35.28
net395,35.28
net2609,35.28
net3173,35.28
mprj_io_pullup_sel[11],35.255
gpio_control_bidir_2\[1\].gpio_defaults\[2\],35.245
flash_io1_oe,35.22
gpio_control_in_1a\[0\].gpio_defaults\[3\],35.185
mgmt_buffers.la_oenb_core\[55\],35.14
user_io_oeb\[24\],35.14
gpio_control_in_2\[9\].gpio_defaults\[7\],35.07
_14130_,35.06
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[29\],35.06
clknet_leaf_533_clock_ctrl.core_clk,35.06
clknet_leaf_821_clock_ctrl.core_clk,35.06
mprj_io_drive_sel[15],35.03
gpio_control_in_2\[14\].gpio_defaults\[6\],35.025
_12660_,35.01
_14279_,35.01
_14630_,35.01
_15226_,35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[10\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[20\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[12\],35.01
soc.core.la_ien_storage\[6\],35.01
soc.core.storage\[0\]\[6\],35.01
soc.core.storage\[13\]\[0\],35.01
net2243,35.01
clknet_leaf_345_clock_ctrl.core_clk,35.01
clknet_leaf_351_clock_ctrl.core_clk,35.01
clknet_leaf_836_clock_ctrl.core_clk,35.01
_09372_,34.96
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[10\],34.96
soc.core.VexRiscv.lastStagePc\[18\],34.96
soc.core.mgmtsoc_value_status\[3\],34.96
gpio_control_in_2\[2\].gpio_defaults\[5\],34.92
gpio_control_in_2\[7\].shift_register\[0\],34.92
clknet_leaf_1219_clock_ctrl.core_clk,34.87
_01899_,34.82
_02744_,34.82
_11549_,34.82
gpio_control_in_2\[11\].gpio_schmitt_sel,34.82
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[15\],34.82
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[10\],34.82
soc.core.mgmtsoc_reload_storage\[19\],34.82
soc.core.mgmtsoc_value_status\[12\],34.82
clknet_leaf_721_clock_ctrl.core_clk,34.82
mprj_io_slew_sel[8],34.8
_00003_,34.77
_00066_,34.77
_00262_,34.77
_00345_,34.77
_00537_,34.77
_01030_,34.77
_01262_,34.77
_01772_,34.77
_02000_,34.77
_02448_,34.77
_03107_,34.77
_03222_,34.77
_03303_,34.77
_03840_,34.77
_04056_,34.77
_04563_,34.77
_04565_,34.77
_05707_,34.77
_06467_,34.77
_07577_,34.77
_08879_,34.77
_09291_,34.77
_09510_,34.77
_09706_,34.77
_10842_,34.77
_12975_,34.77
_13724_,34.77
_13738_,34.77
_13946_,34.77
_14347_,34.77
_14947_,34.77
gpio_control_bidir_1\[1\].gpio_defaults\[1\],34.77
gpio_control_in_2\[2\].gpio_inen,34.77
gpio_control_in_2\[8\].shift_register\[0\],34.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[29\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[10\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[13\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[15\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[18\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[20\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[12\],34.77
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[5\],34.77
soc.core.interface0_bank_bus_dat_r\[29\],34.77
soc.core.interface12_bank_bus_dat_r\[0\],34.77
soc.core.storage_1\[9\]\[0\],34.77
soc.core.storage_1\[9\]\[6\],34.77
net214,34.77
clknet_leaf_952_clock_ctrl.core_clk,34.77
clknet_leaf_1295_clock_ctrl.core_clk,34.77
clknet_leaf_1313_clock_ctrl.core_clk,34.77
net2860,34.77
net3026,34.77
mprj_io_in[14],34.73
_00241_,34.72
_00805_,34.72
_01130_,34.72
_02522_,34.72
_02689_,34.72
_03170_,34.72
_03487_,34.72
_03670_,34.72
_03786_,34.72
_04596_,34.72
_04701_,34.72
_04940_,34.72
_05410_,34.72
_06171_,34.72
_06256_,34.72
_06266_,34.72
_06286_,34.72
_07086_,34.72
_07218_,34.72
_08130_,34.72
_08497_,34.72
_08984_,34.72
_10022_,34.72
_10706_,34.72
_11388_,34.72
_11397_,34.72
_11406_,34.72
_11674_,34.72
_11871_,34.72
_12277_,34.72
_12517_,34.72
_13389_,34.72
_13505_,34.72
_13688_,34.72
_13965_,34.72
_14520_,34.72
_15735_,34.72
_16461_,34.72
mgmt_buffers.la_data_in_enable\[19\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[1\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[19\],34.72
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[20\],34.72
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[8\],34.72
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[15\],34.72
soc.core.dbg_uart_tx_phase\[10\],34.72
soc.core.grant\[1\],34.72
soc.core.storage\[11\]\[2\],34.72
net159,34.72
net243,34.72
clknet_leaf_829_clock_ctrl.core_clk,34.72
net2673,34.72
net2903,34.72
net3185,34.72
gpio_control_in_1a\[3\].gpio_defaults\[2\],34.685
_12053_,34.64
net2255,34.64
mgmt_buffers.la_data_in_core\[56\],34.63
mgmt_buffers.la_data_in_core\[57\],34.63
gpio_control_in_1\[2\].gpio_defaults\[2\],34.625
mprj_io_schmitt_sel[19],34.59
gpio_control_in_1\[1\].gpio_defaults\[5\],34.57
mprj_io_oe[29],34.55
gpio_control_in_1\[9\].gpio_defaults\[4\],34.515
clknet_leaf_0_clock_ctrl.core_clk,34.5
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[25\],34.5
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[12\],34.5
soc.core.dbg_uart_tx_phase\[23\],34.5
soc.core.mgmtsoc_value_status\[30\],34.5
_08868_,34.45
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[25\],34.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[8\],34.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[14\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[16\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[17\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[17\],34.45
soc.core.storage_1\[2\]\[5\],34.45
soc.core.uart_phy_tx_phase\[11\],34.45
mprj_io_slew_sel[6],34.44
_05187_,34.4
soc.core.VexRiscv.CsrPlugin_mtvec_base\[29\],34.4
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[20\],34.4
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[10\],34.4
clknet_leaf_282_clock_ctrl.core_clk,34.4
mprj_io_pulldown_sel[27],34.27
_01137_,34.26
_01638_,34.26
_04999_,34.26
mgmt_buffers.la_data_in_enable\[35\],34.26
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[23\],34.26
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[26\],34.26
net1771,34.26
net3127,34.26
gpio_control_in_1a\[3\].gpio_defaults\[0\],34.215
_02512_,34.21
_02625_,34.21
_03298_,34.21
_03624_,34.21
_04494_,34.21
_04670_,34.21
_05453_,34.21
_06696_,34.21
_07125_,34.21
_07403_,34.21
_07638_,34.21
_08491_,34.21
_08770_,34.21
_09421_,34.21
_09536_,34.21
_10193_,34.21
_10524_,34.21
_10680_,34.21
_10839_,34.21
_11060_,34.21
_11267_,34.21
_11696_,34.21
_11806_,34.21
_11908_,34.21
_12450_,34.21
_12490_,34.21
_14723_,34.21
_14733_,34.21
_15182_,34.21
_15551_,34.21
_15769_,34.21
_16068_,34.21
gpio_control_bidir_2\[2\].pad_gpio_out,34.21
gpio_control_in_1\[2\].mgmt_ena,34.21
gpio_control_in_1a\[5\].gpio_pulldown_sel,34.21
gpio_control_in_2\[7\].pad_gpio_outen,34.21
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[24\],34.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[1\],34.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[14\],34.21
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[17\],34.21
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[23\],34.21
soc.core.VexRiscv.dBusWishbone_ADR\[13\],34.21
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[11\],34.21
soc.core.gpioin4_gpioin4_in_pads_n_d,34.21
soc.core.mgmtsoc_value\[24\],34.21
soc.core.multiregimpl60_regs1,34.21
soc.core.storage\[13\]\[5\],34.21
soc.core.storage_1\[10\]\[5\],34.21
soc.core.uart_phy_tx_phase\[30\],34.21
soc.core.uart_tx_fifo_consume\[0\],34.21
net130,34.21
net262,34.21
net331,34.21
clknet_leaf_357_clock_ctrl.core_clk,34.21
clknet_leaf_454_clock_ctrl.core_clk,34.21
clknet_leaf_1334_clock_ctrl.core_clk,34.21
net2747,34.21
net2837,34.21
net2859,34.21
net2866,34.21
net2869,34.21
net2946,34.21
net2990,34.21
net3074,34.21
net3252,34.21
mprj_io_in[22],34.17
_00263_,34.16
_00714_,34.16
_00801_,34.16
_02449_,34.16
_02630_,34.16
_03111_,34.16
_03142_,34.16
_03394_,34.16
_03916_,34.16
_04101_,34.16
_04105_,34.16
_04420_,34.16
_04454_,34.16
_04744_,34.16
_06085_,34.16
_06648_,34.16
_06766_,34.16
_07381_,34.16
_07481_,34.16
_07653_,34.16
_08200_,34.16
_08421_,34.16
_08938_,34.16
_09093_,34.16
_09159_,34.16
_09539_,34.16
_10506_,34.16
_10531_,34.16
_12090_,34.16
_12126_,34.16
_12300_,34.16
_12699_,34.16
_12905_,34.16
_12979_,34.16
_13284_,34.16
_13647_,34.16
_14128_,34.16
_14535_,34.16
_14545_,34.16
_14766_,34.16
_14783_,34.16
_14945_,34.16
_15524_,34.16
_15569_,34.16
_15771_,34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[3\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[2\],34.16
soc.core.bus_ack,34.16
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[13\],34.16
soc.core.multiregimpl41_regs1,34.16
net284,34.16
net368,34.16
net1739,34.16
net2657,34.16
net3262,34.16
gpio_control_in_1\[3\].gpio_defaults\[9\],34.125
gpio_control_in_2\[9\].gpio_defaults\[6\],34.125
gpio_control_in_1a\[1\].gpio_defaults\[3\],34.115
mprj_io_oe[25],34.07
mprj_io_pulldown_sel[0],34.07
net2551,34.02
pll.ext_trim\[23\],34.02
gpio_control_in_1\[2\].gpio_defaults\[5\],34.01
_09520_,33.99
_05221_,33.94
_15675_,33.94
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[20\],33.94
net2238,33.94
mprj_io_in[36],33.9
_05418_,33.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[7\],33.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[2\],33.89
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[12\],33.89
soc.core.storage\[6\]\[1\],33.89
_05348_,33.84
soc.core.VexRiscv.CsrPlugin_mtvec_base\[24\],33.84
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[6\],33.84
mprj_io_ie[29],33.805
gpio_control_in_1\[0\].gpio_defaults\[0\],33.795
_00809_,33.75
_00511_,33.7
_00953_,33.7
_01482_,33.7
_04439_,33.7
_11459_,33.7
mgmt_buffers.la_data_in_enable\[34\],33.7
mprj_io_out[2],33.7
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[27\],33.7
net2755,33.7
net3222,33.7
gpio_control_in_1\[6\].gpio_defaults\[1\],33.685
mprj_io_pulldown_sel[26],33.67
_00513_,33.65
_00698_,33.65
_00781_,33.65
_02147_,33.65
_02304_,33.65
_02335_,33.65
_02885_,33.65
_02953_,33.65
_03238_,33.65
_03521_,33.65
_03641_,33.65
_04253_,33.65
_05025_,33.65
_05074_,33.65
_05125_,33.65
_05173_,33.65
_06376_,33.65
_07166_,33.65
_07405_,33.65
_07419_,33.65
_08056_,33.65
_08866_,33.65
_09158_,33.65
_09354_,33.65
_09552_,33.65
_09682_,33.65
_10974_,33.65
_11268_,33.65
_12066_,33.65
_12393_,33.65
_12418_,33.65
_12442_,33.65
_13353_,33.65
_13390_,33.65
_13411_,33.65
_13479_,33.65
_13682_,33.65
_13815_,33.65
_13848_,33.65
_14587_,33.65
_15013_,33.65
_15049_,33.65
_15157_,33.65
_15224_,33.65
_15290_,33.65
_15380_,33.65
_15596_,33.65
gpio_control_in_2\[3\].gpio_pulldown_sel,33.65
mgmt_buffers.la_data_in_mprj_bar\[25\],33.65
pll.ringosc.dstage\[11\].id.ts,33.65
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[26\],33.65
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[15\],33.65
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[10\],33.65
net201,33.65
net831,33.65
clknet_leaf_288_clock_ctrl.core_clk,33.65
clknet_leaf_330_clock_ctrl.core_clk,33.65
clknet_leaf_699_clock_ctrl.core_clk,33.65
net2998,33.65
net3069,33.65
net3179,33.65
gpio_control_in_2\[12\].gpio_defaults\[2\],33.615
_00218_,33.6
_00357_,33.6
_00518_,33.6
_00528_,33.6
_00583_,33.6
_00772_,33.6
_00798_,33.6
_00818_,33.6
_00878_,33.6
_01542_,33.6
_01628_,33.6
_03076_,33.6
_03917_,33.6
_04049_,33.6
_05977_,33.6
_06555_,33.6
_07000_,33.6
_07273_,33.6
_07625_,33.6
_07963_,33.6
_08364_,33.6
_09674_,33.6
_10207_,33.6
_10709_,33.6
_11028_,33.6
_11265_,33.6
_11874_,33.6
_12798_,33.6
_13393_,33.6
_13402_,33.6
_13540_,33.6
_13933_,33.6
_13936_,33.6
_14782_,33.6
_15025_,33.6
_15315_,33.6
_16248_,33.6
_16262_,33.6
gpio_control_in_1\[3\].serial_data_out,33.6
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[17\],33.6
soc.core.mgmtsoc_bus_errors\[8\],33.6
net279,33.6
net2802,33.6
gpio_control_in_1\[6\].gpio_defaults\[8\],33.555
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[13\],33.52
mgmt_buffers.la_oenb_core\[53\],33.51
gpio_control_in_1\[3\].gpio_defaults\[4\],33.505
gpio_control_in_1\[4\].gpio_defaults\[5\],33.45
gpio_control_in_2\[6\].gpio_defaults\[3\],33.445
gpio_control_in_2\[2\].gpio_defaults\[8\],33.395
soc.core.uart_phy_rx_phase\[10\],33.38
clknet_leaf_1003_clock_ctrl.core_clk,33.38
gpio_control_in_2\[4\].gpio_defaults\[8\],33.365
_05124_,33.33
_05186_,33.33
_08792_,33.33
_08832_,33.33
_09410_,33.33
_13072_,33.33
_16015_,33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[1\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[8\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[15\],33.33
soc.core.dbg_uart_rx_phase\[29\],33.33
soc.core.mgmtsoc_litespimmap_count\[2\],33.33
soc.core.storage\[14\]\[0\],33.33
net1081,33.33
_05321_,33.28
soc.core.VexRiscv.CsrPlugin_mtval\[25\],33.28
soc.core.VexRiscv.CsrPlugin_mtval\[28\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[12\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[17\],33.28
net2229,33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[15\],33.225
mprj_io_in[12],33.22
gpio_control_in_2\[3\].gpio_defaults\[8\],33.215
_07939_,33.14
_14234_,33.14
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[16\],33.14
_00155_,33.09
_00197_,33.09
_00970_,33.09
_03864_,33.09
_04466_,33.09
_04472_,33.09
_04592_,33.09
_04878_,33.09
_04972_,33.09
_05496_,33.09
_05506_,33.09
_06537_,33.09
_06788_,33.09
_07263_,33.09
_07440_,33.09
_07784_,33.09
_08698_,33.09
_08751_,33.09
_09423_,33.09
_09715_,33.09
_09760_,33.09
_10569_,33.09
_11026_,33.09
_11486_,33.09
_11603_,33.09
_12563_,33.09
_12791_,33.09
_13198_,33.09
_13573_,33.09
_14026_,33.09
_14521_,33.09
_14526_,33.09
_14591_,33.09
_15130_,33.09
_15140_,33.09
_15941_,33.09
_16048_,33.09
gpio_control_bidir_2\[0\].shift_register\[3\],33.09
gpio_control_in_1\[7\].shift_register\[3\],33.09
gpio_control_in_2\[13\].gpio_schmitt_sel,33.09
mgmt_buffers.la_data_in_mprj_bar\[12\],33.09
soc.core.VexRiscv.CsrPlugin_mtval\[12\],33.09
soc.core.VexRiscv.CsrPlugin_mtvec_base\[12\],33.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[8\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[15\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[13\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[20\],33.09
soc.core.VexRiscv.lastStagePc\[28\],33.09
soc.core.interface3_bank_bus_dat_r\[3\],33.09
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[14\],33.09
soc.core.mgmtsoc_reload_storage\[21\],33.09
soc.core.uart_phy_rx_count\[3\],33.09
net205,33.09
net1741,33.09
clknet_leaf_412_clock_ctrl.core_clk,33.09
clknet_leaf_1154_clock_ctrl.core_clk,33.09
clknet_leaf_1308_clock_ctrl.core_clk,33.09
net2797,33.09
mprj_io_in[25],33.07
_00094_,33.04
_00182_,33.04
_00228_,33.04
_00448_,33.04
_00774_,33.04
_01729_,33.04
_03071_,33.04
_03301_,33.04
_03932_,33.04
_04267_,33.04
_04734_,33.04
_04737_,33.04
_05683_,33.04
_05710_,33.04
_05775_,33.04
_06670_,33.04
_07048_,33.04
_07141_,33.04
_07332_,33.04
_07385_,33.04
_07674_,33.04
_07924_,33.04
_07995_,33.04
_08394_,33.04
_08487_,33.04
_08807_,33.04
_09416_,33.04
_09555_,33.04
_10047_,33.04
_10223_,33.04
_10362_,33.04
_11338_,33.04
_11630_,33.04
_11978_,33.04
_12365_,33.04
_13364_,33.04
_13365_,33.04
_13382_,33.04
_13984_,33.04
_15263_,33.04
_15875_,33.04
_16288_,33.04
_16419_,33.04
gpio_control_bidir_2\[1\].gpio_pulldown_sel,33.04
gpio_control_in_2\[5\].gpio_slew_sel,33.04
mprj_io_oe[14],33.04
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[25\],33.04
soc.core.gpioin4_gpioin4_edge_storage,33.04
soc.core.interface0_bank_bus_dat_r\[11\],33.04
soc.core.interface0_bank_bus_dat_r\[14\],33.04
soc.core.interface10_bank_bus_dat_r\[20\],33.04
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[14\],33.04
soc.core.storage_1\[11\]\[6\],33.04
net304,33.04
clknet_leaf_182_clock_ctrl.core_clk,33.04
clknet_leaf_299_clock_ctrl.core_clk,33.04
clknet_leaf_602_clock_ctrl.core_clk,33.04
clknet_leaf_842_clock_ctrl.core_clk,33.04
net2756,33.04
soc.core.hk_cyc,32.95
gpio_control_in_2\[12\].gpio_defaults\[4\],32.915
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[10\],32.82
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[23\],32.82
mprj_io_schmitt_sel[14],32.79
_11512_,32.77
_14140_,32.77
clock_ctrl.divider.even_0.resetb,32.77
gpio_control_in_1a\[1\].shift_register\[6\],32.77
soc.core.VexRiscv.CsrPlugin_mepc\[1\],32.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[11\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[17\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[21\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[19\],32.77
soc.core.gpioin0_pending_r,32.77
soc.core.storage_1\[8\]\[0\],32.77
clknet_leaf_1233_clock_ctrl.core_clk,32.77
clock_ctrl.divider.even_0.counter\[1\],32.72
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[13\],32.72
clknet_leaf_251_clock_ctrl.core_clk,32.72
clknet_leaf_279_clock_ctrl.core_clk,32.72
mprj_io_drive_sel[16],32.67
clknet_leaf_138_clock_ctrl.core_clk,32.66
mprj_io_out[10],32.62
_05196_,32.58
_05362_,32.58
_08780_,32.58
_14781_,32.58
pll.ringosc.dstage\[10\].id.ts,32.58
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[28\],32.58
soc.core.mgmtsoc_value\[26\],32.58
net148,32.58
mprj_io_pulldown_sel[5],32.54
gpio_control_in_1a\[2\].gpio_defaults\[0\],32.535
_00364_,32.53
_00486_,32.53
_02061_,32.53
_02325_,32.53
_03255_,32.53
_03560_,32.53
_03833_,32.53
_03882_,32.53
_04177_,32.53
_04247_,32.53
_05624_,32.53
_05950_,32.53
_06514_,32.53
_07150_,32.53
_07864_,32.53
_08586_,32.53
_08798_,32.53
_08815_,32.53
_09126_,32.53
_09627_,32.53
_09680_,32.53
_09856_,32.53
_10358_,32.53
_10430_,32.53
_11108_,32.53
_11176_,32.53
_11698_,32.53
_11915_,32.53
_12345_,32.53
_12368_,32.53
_12823_,32.53
_13617_,32.53
_13672_,32.53
_14475_,32.53
_14477_,32.53
_14604_,32.53
_15728_,32.53
_15975_,32.53
_16049_,32.53
_16427_,32.53
clock_ctrl.divider.syncNp\[2\],32.53
gpio_control_bidir_2\[1\].shift_register\[1\],32.53
gpio_control_in_1\[6\].gpio_schmitt_sel,32.53
gpio_control_in_1\[6\].gpio_slew_sel,32.53
gpio_control_in_1a\[1\].shift_register\[4\],32.53
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[24\],32.53
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[30\],32.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[6\],32.53
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[30\],32.53
soc.core.dbg_uart_rx_phase\[15\],32.53
soc.core.memdat_1\[3\],32.53
soc.core.mgmtsoc_load_storage\[3\],32.53
soc.core.storage\[13\]\[3\],32.53
soc.core.storage\[1\]\[5\],32.53
soc.core.storage_1\[13\]\[0\],32.53
net65,32.53
net119,32.53
net121,32.53
net345,32.53
net1090,32.53
clknet_leaf_205_clock_ctrl.core_clk,32.53
clknet_leaf_349_clock_ctrl.core_clk,32.53
clknet_leaf_1013_clock_ctrl.core_clk,32.53
clknet_leaf_1253_clock_ctrl.core_clk,32.53
clknet_leaf_1327_clock_ctrl.core_clk,32.53
net2897,32.53
net2923,32.53
net3078,32.53
net3237,32.53
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[20\],32.5
soc.core.dbg_uart_tx_count\[3\],32.5
_00038_,32.48
_00139_,32.48
_00224_,32.48
_00287_,32.48
_00506_,32.48
_00815_,32.48
_01079_,32.48
_01303_,32.48
_01743_,32.48
_02017_,32.48
_02886_,32.48
_02887_,32.48
_02973_,32.48
_03567_,32.48
_04939_,32.48
_05776_,32.48
_06260_,32.48
_07376_,32.48
_08114_,32.48
_08610_,32.48
_08843_,32.48
_09581_,32.48
_09686_,32.48
_10788_,32.48
_11248_,32.48
_11378_,32.48
_11412_,32.48
_11488_,32.48
_12149_,32.48
_12357_,32.48
_12388_,32.48
_12612_,32.48
_13088_,32.48
_13250_,32.48
_14014_,32.48
_14119_,32.48
_14824_,32.48
_15494_,32.48
_16286_,32.48
_16322_,32.48
gpio_control_in_2\[14\].serial_data_in,32.48
gpio_control_in_2\[2\].shift_register\[6\],32.48
gpio_control_in_2\[5\].pad_gpio_out,32.48
gpio_control_in_2\[6\].gpio_pullup_sel,32.48
mgmt_buffers.la_data_in_enable\[3\],32.48
pll.pll_control.oscbuf\[1\],32.48
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[14\],32.48
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[21\],32.48
soc.core.interface3_bank_bus_dat_r\[28\],32.48
soc.core.storage_1\[3\]\[4\],32.48
net236,32.48
net389,32.48
clknet_leaf_1126_clock_ctrl.core_clk,32.48
net2635,32.48
net2691,32.48
mprj_io_pulldown_sel[7],32.42
mprj_io_in[32],32.39
mgmt_buffers.la_data_in_core\[62\],32.34
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[16\],32.26
mprj_io_slew_sel[14],32.24
_09424_,32.21
_10395_,32.21
_14257_,32.21
gpio_control_bidir_2\[2\].shift_register\[3\],32.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[2\],32.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[8\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[26\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[27\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[10\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[8\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[13\],32.21
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[31\],32.21
clknet_leaf_247_clock_ctrl.core_clk,32.21
clknet_leaf_289_clock_ctrl.core_clk,32.21
soc.core.dbg_uart_rx_phase\[5\],32.16
net2607,32.025
_04564_,32.02
_05671_,32.02
_05672_,32.02
_15312_,32.02
pll.itrim\[15\],32.02
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[17\],32.02
soc.core.uart_phy_tx_phase\[23\],32.02
_00201_,31.97
_00590_,31.97
_00786_,31.97
_01371_,31.97
_02215_,31.97
_02714_,31.97
_02910_,31.97
_03770_,31.97
_03837_,31.97
_04117_,31.97
_04441_,31.97
_06335_,31.97
_06658_,31.97
_06814_,31.97
_07221_,31.97
_07628_,31.97
_07763_,31.97
_07874_,31.97
_08744_,31.97
_08808_,31.97
_08820_,31.97
_08889_,31.97
_08975_,31.97
_09011_,31.97
_09028_,31.97
_09191_,31.97
_09681_,31.97
_09712_,31.97
_09777_,31.97
_10166_,31.97
_10897_,31.97
_11960_,31.97
_12141_,31.97
_12237_,31.97
_12344_,31.97
_13127_,31.97
_13202_,31.97
_13232_,31.97
_13687_,31.97
_13696_,31.97
_14055_,31.97
_14367_,31.97
_14596_,31.97
_15589_,31.97
_15595_,31.97
_16138_,31.97
gpio_control_in_1\[3\].gpio_schmitt_sel,31.97
gpio_control_in_1\[8\].mgmt_ena,31.97
gpio_control_in_2\[13\].pad_gpio_outen,31.97
gpio_control_in_2\[1\].mgmt_ena,31.97
gpio_control_in_2\[2\].shift_register\[4\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[14\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[17\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[17\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[20\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[10\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[14\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[19\],31.97
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[7\],31.97
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[17\],31.97
soc.core.multiregimpl7_regs1,31.97
soc.core.spi_master_cs_storage\[15\],31.97
soc.core.storage\[9\]\[5\],31.97
net2662,31.97
net2882,31.97
net3155,31.97
net3233,31.97
mprj_io_pulldown_sel[23],31.94
mprj_io_pullup_sel[10],31.935
_00136_,31.92
_00572_,31.92
_00814_,31.92
_01872_,31.92
_02275_,31.92
_03687_,31.92
_03924_,31.92
_03953_,31.92
_03992_,31.92
_04182_,31.92
_04436_,31.92
_04874_,31.92
_05322_,31.92
_05721_,31.92
_06071_,31.92
_06147_,31.92
_06421_,31.92
_06790_,31.92
_07139_,31.92
_07288_,31.92
_07323_,31.92
_07801_,31.92
_07903_,31.92
_08154_,31.92
_08308_,31.92
_08322_,31.92
_08578_,31.92
_08948_,31.92
_09432_,31.92
_09601_,31.92
_10763_,31.92
_12003_,31.92
_12089_,31.92
_13507_,31.92
_13661_,31.92
_13873_,31.92
_13892_,31.92
_13960_,31.92
_13980_,31.92
_14050_,31.92
_14209_,31.92
_14255_,31.92
_14566_,31.92
_14573_,31.92
_15559_,31.92
_15824_,31.92
_16071_,31.92
_16309_,31.92
gpio_control_in_1a\[1\].shift_register\[8\],31.92
gpio_control_in_2\[13\].serial_data_in,31.92
soc.core.VexRiscv.CsrPlugin_mstatus_MPP\[0\],31.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[22\],31.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[2\],31.92
soc.core.multiregimpl63_regs1,31.92
soc.core.storage\[0\]\[4\],31.92
soc.core.storage\[2\]\[6\],31.92
net142,31.92
net299,31.92
net1788,31.92
net2858,31.92
gpio_control_in_2\[15\].gpio_defaults\[5\],31.805
mgmt_buffers.la_data_in_core\[39\],31.78
mgmt_buffers.la_data_in_core\[59\],31.78
mgmt_buffers.la_data_in_core\[60\],31.78
gpio_control_in_2\[1\].shift_register\[8\],31.75
mprj_io_oe[0],31.71
_14085_,31.7
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[10\],31.7
soc.core.storage_1\[1\]\[1\],31.7
clknet_leaf_234_clock_ctrl.core_clk,31.7
clknet_leaf_723_clock_ctrl.core_clk,31.7
_08630_,31.65
_11632_,31.65
_13571_,31.65
gpio_control_in_2\[5\].shift_register\[1\],31.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[1\],31.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[17\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[15\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[10\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[20\],31.65
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[21\],31.65
soc.core.VexRiscv.execute_to_memory_PC\[20\],31.65
soc.core.dbg_uart_tx_phase\[29\],31.65
soc.core.storage_1\[1\]\[3\],31.65
soc.core.uart_phy_rx_phase\[17\],31.65
_15124_,31.6
_15943_,31.6
gpio_control_in_1\[10\].shift_register\[5\],31.6
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[28\],31.6
clknet_leaf_355_clock_ctrl.core_clk,31.6
clknet_leaf_467_clock_ctrl.core_clk,31.6
gpio_control_in_1\[1\].gpio_defaults\[9\],31.495
gpio_control_bidir_2\[0\].gpio_defaults\[4\],31.475
_02006_,31.46
_03821_,31.46
_08791_,31.46
_10284_,31.46
_12652_,31.46
_12675_,31.46
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[16\],31.46
soc.core.uart_phy_tx_phase\[6\],31.46
net332,31.46
_00052_,31.41
_00227_,31.41
_00271_,31.41
_00337_,31.41
_00516_,31.41
_00684_,31.41
_00825_,31.41
_00834_,31.41
_00870_,31.41
_01559_,31.41
_01719_,31.41
_02690_,31.41
_02866_,31.41
_03014_,31.41
_03115_,31.41
_03426_,31.41
_03903_,31.41
_04587_,31.41
_05355_,31.41
_05641_,31.41
_05717_,31.41
_05865_,31.41
_05981_,31.41
_07374_,31.41
_08576_,31.41
_08703_,31.41
_08776_,31.41
_09046_,31.41
_09286_,31.41
_10113_,31.41
_10253_,31.41
_10501_,31.41
_10835_,31.41
_11169_,31.41
_11414_,31.41
_11567_,31.41
_12572_,31.41
_12600_,31.41
_12602_,31.41
_13096_,31.41
_13403_,31.41
_13926_,31.41
_14045_,31.41
_14457_,31.41
_15206_,31.41
_15489_,31.41
_15751_,31.41
_16009_,31.41
_16294_,31.41
_16420_,31.41
_16455_,31.41
mgmt_buffers.user_irq\[0\],31.41
soc.core.VexRiscv.CsrPlugin_mepc\[31\],31.41
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[8\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[13\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[10\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[10\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[21\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[28\],31.41
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[29\],31.41
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[28\],31.41
soc.core.mgmtsoc_pending_re,31.41
soc.core.multiregimpl9_regs0,31.41
soc.core.storage_1\[11\]\[0\],31.41
net62,31.41
net66,31.41
net112,31.41
clknet_leaf_794_clock_ctrl.core_clk,31.41
net2873,31.41
net2916,31.41
net2987,31.41
net3062,31.41
net3266,31.41
_00051_,31.36
_00495_,31.36
_00720_,31.36
_01100_,31.36
_01966_,31.36
_02700_,31.36
_02753_,31.36
_03518_,31.36
_03963_,31.36
_04285_,31.36
_04562_,31.36
_04756_,31.36
_04783_,31.36
_05342_,31.36
_06067_,31.36
_06385_,31.36
_06677_,31.36
_06810_,31.36
_07490_,31.36
_08689_,31.36
_08871_,31.36
_09266_,31.36
_10037_,31.36
_11348_,31.36
_11628_,31.36
_11867_,31.36
_11916_,31.36
_12649_,31.36
_12659_,31.36
_12938_,31.36
_13807_,31.36
_13925_,31.36
_14484_,31.36
_14666_,31.36
_14777_,31.36
_15133_,31.36
_15251_,31.36
_15441_,31.36
_15683_,31.36
_15731_,31.36
_16094_,31.36
gpio_control_in_1a\[2\].gpio_pulldown_sel,31.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[15\],31.36
soc.core.VexRiscv.execute_to_memory_PC\[13\],31.36
soc.core.interface10_bank_bus_dat_r\[7\],31.36
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[0\],31.36
soc.core.storage\[13\]\[6\],31.36
soc.core.storage_1\[7\]\[6\],31.36
net344,31.36
clknet_leaf_845_clock_ctrl.core_clk,31.36
net2972,31.36
net3171,31.36
_12843_,31.33
soc.core.mgmtsoc_litespisdrphycore_cnt\[1\],31.33
net2555,31.22
mprj_io_in[0],31.22
mprj_io_in[24],31.22
_09388_,31.14
_10278_,31.14
_05222_,31.09
_08554_,31.09
_12258_,31.09
_12745_,31.09
_14426_,31.09
_14430_,31.09
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[12\],31.09
soc.core.storage_1\[11\]\[5\],31.09
soc.core.uart_phy_rx_phase\[30\],31.09
clknet_leaf_683_clock_ctrl.core_clk,31.09
clknet_leaf_833_clock_ctrl.core_clk,31.09
gpio_control_in_1\[4\].gpio_defaults\[3\],31.06
mprj_io_in[2],31.06
_13117_,31.04
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[20\],31.04
soc.core.storage\[1\]\[2\],31.04
mprj_io_schmitt_sel[10],31.01
mprj_io_schmitt_sel[12],30.99
_06846_,30.9
_09245_,30.9
_11187_,30.9
_15073_,30.9
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[13\],30.9
soc.core.dbg_uart_rx_count\[1\],30.9
_00425_,30.85
_00496_,30.85
_00765_,30.85
_02564_,30.85
_03070_,30.85
_03194_,30.85
_03399_,30.85
_03599_,30.85
_04251_,30.85
_04704_,30.85
_05661_,30.85
_05821_,30.85
_06365_,30.85
_06630_,30.85
_07140_,30.85
_07765_,30.85
_07827_,30.85
_07901_,30.85
_08273_,30.85
_08612_,30.85
_08706_,30.85
_08917_,30.85
_09005_,30.85
_09235_,30.85
_09799_,30.85
_09821_,30.85
_10045_,30.85
_11221_,30.85
_11692_,30.85
_11901_,30.85
_12042_,30.85
_12045_,30.85
_12125_,30.85
_12184_,30.85
_12212_,30.85
_12621_,30.85
_13652_,30.85
_13700_,30.85
_14720_,30.85
_15015_,30.85
_15038_,30.85
_15067_,30.85
_15740_,30.85
_15996_,30.85
_16168_,30.85
gpio_control_in_1a\[1\].gpio_slew_sel,30.85
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[29\],30.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[2\],30.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[17\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[12\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[26\],30.85
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[0\],30.85
soc.core.mgmtsoc_reset_re,30.85
soc.core.storage\[8\]\[5\],30.85
soc.core.storage_1\[14\]\[4\],30.85
soc.core.uart_phy_tx_data\[5\],30.85
net88,30.85
net141,30.85
net373,30.85
clknet_leaf_1150_clock_ctrl.core_clk,30.85
clknet_leaf_1252_clock_ctrl.core_clk,30.85
net2796,30.85
net2953,30.85
net3019,30.85
mprj_io_slew_sel[9],30.84
mprj_io_in[17],30.83
_00419_,30.8
_00599_,30.8
_00611_,30.8
_00759_,30.8
_00871_,30.8
_02029_,30.8
_02193_,30.8
_02378_,30.8
_03296_,30.8
_03829_,30.8
_03834_,30.8
_04086_,30.8
_04452_,30.8
_04761_,30.8
_05154_,30.8
_05480_,30.8
_05648_,30.8
_05718_,30.8
_05966_,30.8
_06158_,30.8
_06273_,30.8
_06275_,30.8
_06390_,30.8
_06420_,30.8
_07019_,30.8
_08055_,30.8
_08207_,30.8
_08344_,30.8
_08367_,30.8
_08850_,30.8
_09359_,30.8
_09659_,30.8
_09663_,30.8
_11089_,30.8
_11409_,30.8
_11415_,30.8
_12375_,30.8
_12631_,30.8
_12686_,30.8
_12940_,30.8
_13030_,30.8
_13124_,30.8
_13731_,30.8
_13866_,30.8
_14179_,30.8
_14263_,30.8
_14504_,30.8
_14856_,30.8
_15407_,30.8
_15679_,30.8
_15688_,30.8
_16084_,30.8
gpio_control_in_1\[2\].pad_gpio_outen,30.8
gpio_control_in_2\[11\].serial_data_in,30.8
mgmt_buffers.la_data_in_enable\[23\],30.8
soc.core.VexRiscv.dBusWishbone_ADR\[4\],30.8
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[0\],30.8
soc.core.dbg_uart_rx_phase\[24\],30.8
soc.core.interface0_bank_bus_dat_r\[16\],30.8
soc.core.interface0_bank_bus_dat_r\[31\],30.8
soc.core.spi_master_mosi_data\[2\],30.8
net117,30.8
net147,30.8
net296,30.8
net2951,30.8
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[27\],30.77
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[27\],30.72
soc.core.mgmtsoc_reload_storage\[28\],30.72
pll.ext_trim\[9\],30.71
_05554_,30.53
_14508_,30.53
_15164_,30.53
_15169_,30.53
gpio_control_bidir_1\[0\].shift_register\[1\],30.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[13\],30.53
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[15\],30.53
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[13\],30.53
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[26\],30.53
soc.core.dbg_uart_count\[5\],30.53
soc.core.memdat_1\[0\],30.53
soc.core.mgmtsoc_value_status\[15\],30.53
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[29\],30.53
clknet_leaf_1080_clock_ctrl.core_clk,30.53
_08846_,30.48
_14404_,30.48
_15259_,30.48
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[25\],30.48
soc.core.uart_phy_rx_phase\[15\],30.48
soc.core.uart_phy_tx_count\[2\],30.48
clknet_leaf_269_clock_ctrl.core_clk,30.48
mprj_io_out[1],30.43
mprj_io_in[28],30.38
_01487_,30.34
_11793_,30.34
_15361_,30.34
soc.core.dbg_uart_count\[15\],30.34
soc.core.storage_1\[12\]\[0\],30.34
soc.core.uart_tx_fifo_level0\[0\],30.34
clknet_leaf_703_clock_ctrl.core_clk,30.34
mprj_io_in[13],30.31
_00571_,30.29
_00841_,30.29
_00844_,30.29
_01301_,30.29
_01454_,30.29
_02183_,30.29
_02875_,30.29
_02883_,30.29
_03387_,30.29
_03395_,30.29
_03405_,30.29
_04902_,30.29
_05869_,30.29
_05980_,30.29
_06344_,30.29
_06694_,30.29
_06745_,30.29
_07702_,30.29
_07777_,30.29
_08060_,30.29
_08168_,30.29
_08209_,30.29
_08528_,30.29
_08737_,30.29
_08801_,30.29
_08878_,30.29
_09069_,30.29
_09463_,30.29
_09699_,30.29
_10398_,30.29
_10467_,30.29
_10707_,30.29
_11317_,30.29
_11342_,30.29
_11480_,30.29
_11714_,30.29
_11843_,30.29
_11931_,30.29
_12560_,30.29
_12619_,30.29
_12887_,30.29
_13069_,30.29
_13099_,30.29
_13370_,30.29
_13433_,30.29
_13563_,30.29
_13818_,30.29
_13853_,30.29
_14568_,30.29
_14585_,30.29
_15492_,30.29
_15600_,30.29
_16146_,30.29
_16268_,30.29
_16319_,30.29
gpio_control_bidir_1\[1\].pad_gpio_out,30.29
gpio_control_in_1a\[1\].gpio_defaults\[5\],30.29
gpio_control_in_2\[1\].pad_gpio_outen,30.29
mgmt_buffers.la_data_in_mprj\[32\],30.29
mgmt_buffers.mprj_dat_i_core_bar\[1\],30.29
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[19\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[4\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[12\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[15\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[17\],30.29
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[29\],30.29
soc.core.dbg_uart_length\[5\],30.29
soc.core.gpioin2_gpioin2_trigger_d,30.29
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[12\],30.29
soc.core.multiregimpl5_regs1,30.29
soc.core.storage\[10\]\[4\],30.29
soc.core.storage\[9\]\[0\],30.29
soc.core.storage_1\[11\]\[2\],30.29
soc.core.storage_1\[4\]\[1\],30.29
soc.core.uart_pending_re,30.29
net340,30.29
clknet_leaf_743_clock_ctrl.core_clk,30.29
net2727,30.29
net2729,30.29
net2783,30.29
net2925,30.29
net2971,30.29
net2982,30.29
net3014,30.29
net3049,30.29
net3055,30.29
net3091,30.29
_00007_,30.24
_00072_,30.24
_00426_,30.24
_00568_,30.24
_00588_,30.24
_00838_,30.24
_02766_,30.24
_02884_,30.24
_03472_,30.24
_04128_,30.24
_04594_,30.24
_04974_,30.24
_05386_,30.24
_05464_,30.24
_05654_,30.24
_06120_,30.24
_06625_,30.24
_06664_,30.24
_06672_,30.24
_06727_,30.24
_07077_,30.24
_07387_,30.24
_07700_,30.24
_07876_,30.24
_07970_,30.24
_08333_,30.24
_08351_,30.24
_09004_,30.24
_09872_,30.24
_09875_,30.24
_09920_,30.24
_10481_,30.24
_11084_,30.24
_12021_,30.24
_13502_,30.24
_13697_,30.24
_13763_,30.24
_14010_,30.24
_14012_,30.24
_14047_,30.24
_14369_,30.24
_14654_,30.24
_14676_,30.24
_14692_,30.24
_15008_,30.24
_15344_,30.24
_16274_,30.24
gpio_control_bidir_2\[0\].gpio_slew_sel,30.24
gpio_control_in_1\[0\].gpio_pulldown_sel,30.24
gpio_control_in_1\[5\].shift_register\[7\],30.24
gpio_control_in_2\[2\].shift_register\[3\],30.24
mgmt_buffers.mprj_dat_i_core_bar\[3\],30.24
mprj_io_drive_sel[40],30.24
soc.core.VexRiscv.CsrPlugin_mtval\[15\],30.24
soc.core.VexRiscv.CsrPlugin_mtvec_base\[25\],30.24
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[26\],30.24
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[28\],30.24
soc.core.interface11_bank_bus_dat_r\[3\],30.24
soc.core.mgmtsoc_master_rx_fifo_source_valid,30.24
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[13\],30.24
soc.core.storage_1\[8\]\[2\],30.24
net152,30.24
clknet_leaf_1236_clock_ctrl.core_clk,30.24
net2749,30.24
net3132,30.24
net3274,30.24
gpio_control_in_1\[3\].gpio_defaults\[7\],30.195
gpio_control_in_1\[3\].gpio_defaults\[0\],30.145
mgmt_buffers.la_oenb_core\[52\],30.1
mgmt_buffers.la_oenb_core\[54\],30.1
soc.core.bus_dat_r\[26\],30.1
mprj_io_drive_sel[43],30.05
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[7\],30.02
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[26\],30.02
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[6\],30.02
soc.core.VexRiscv.dBusWishbone_ADR\[16\],30.02
mprj_io_schmitt_sel[7],30.01
_09223_,29.97
_14334_,29.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[6\],29.97
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[27\],29.97
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[25\],29.97
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[26\],29.97
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[22\],29.97
soc.core.mgmtsoc_value_status\[6\],29.97
soc.core.storage\[2\]\[0\],29.97
soc.core.storage_1\[9\]\[5\],29.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[19\],29.92
soc.core.memdat_1\[7\],29.92
clknet_leaf_172_clock_ctrl.core_clk,29.92
mprj_io_pulldown_sel[30],29.87
net2560,29.8
_03226_,29.78
_04475_,29.78
_09271_,29.78
_14942_,29.78
gpio_control_in_1a\[0\].gpio_pulldown_sel,29.78
gpio_control_in_1a\[2\].pad_gpio_outen,29.78
mprj_io_schmitt_sel[13],29.78
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[9\],29.78
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[8\],29.78
soc.core.mgmtsoc_value_status\[25\],29.78
net2241,29.78
mprj_io_ie[2],29.735
_00159_,29.73
_00702_,29.73
_00728_,29.73
_00948_,29.73
_00987_,29.73
_01200_,29.73
_01367_,29.73
_02039_,29.73
_02141_,29.73
_02600_,29.73
_02743_,29.73
_03346_,29.73
_03538_,29.73
_04188_,29.73
_04538_,29.73
_04829_,29.73
_05632_,29.73
_05813_,29.73
_06231_,29.73
_06465_,29.73
_07156_,29.73
_08512_,29.73
_08582_,29.73
_08622_,29.73
_08733_,29.73
_08997_,29.73
_09276_,29.73
_09317_,29.73
_09328_,29.73
_09525_,29.73
_10957_,29.73
_11242_,29.73
_11246_,29.73
_11611_,29.73
_11940_,29.73
_11969_,29.73
_12458_,29.73
_13151_,29.73
_14054_,29.73
_14554_,29.73
_15284_,29.73
_15308_,29.73
_15330_,29.73
_16023_,29.73
gpio_control_in_2\[1\].shift_register\[6\],29.73
pll.ringosc.dstage\[4\].id.ts,29.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[1\],29.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[9\],29.73
soc.core.VexRiscv.execute_to_memory_PC\[9\],29.73
soc.core.dbg_uart_count\[9\],29.73
soc.core.gpioin4_pending_r,29.73
soc.core.interface0_bank_bus_dat_r\[15\],29.73
soc.core.storage\[7\]\[2\],29.73
soc.core.storage\[8\]\[0\],29.73
soc.core.storage_1\[7\]\[1\],29.73
net378,29.73
clknet_leaf_1062_clock_ctrl.core_clk,29.73
net2754,29.73
net2826,29.73
net2919,29.73
net2945,29.73
net2964,29.73
net2978,29.73
net3030,29.73
net3162,29.73
mprj_io_slew_sel[11],29.69
_00233_,29.68
_00358_,29.68
_00359_,29.68
_00664_,29.68
_00711_,29.68
_00856_,29.68
_00880_,29.68
_01141_,29.68
_01202_,29.68
_01576_,29.68
_01776_,29.68
_02442_,29.68
_02930_,29.68
_03171_,29.68
_03208_,29.68
_03616_,29.68
_03896_,29.68
_04462_,29.68
_04603_,29.68
_05097_,29.68
_05338_,29.68
_05462_,29.68
_06057_,29.68
_06235_,29.68
_06605_,29.68
_06742_,29.68
_06778_,29.68
_07038_,29.68
_07066_,29.68
_07124_,29.68
_07181_,29.68
_07663_,29.68
_07875_,29.68
_08041_,29.68
_08074_,29.68
_08205_,29.68
_08265_,29.68
_08429_,29.68
_08652_,29.68
_08900_,29.68
_10260_,29.68
_10805_,29.68
_11233_,29.68
_11483_,29.68
_11503_,29.68
_11655_,29.68
_11693_,29.68
_12164_,29.68
_12347_,29.68
_12726_,29.68
_12952_,29.68
_13033_,29.68
_13996_,29.68
_14793_,29.68
_14842_,29.68
_15254_,29.68
_15296_,29.68
_15643_,29.68
_16148_,29.68
gpio_control_in_1a\[0\].gpio_slew_sel,29.68
gpio_control_in_2\[10\].serial_data_in,29.68
gpio_control_in_2\[12\].mgmt_ena,29.68
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[14\],29.68
soc.core.VexRiscv.execute_to_memory_PC\[6\],29.68
soc.core.count\[18\],29.68
soc.core.spi_master_miso_data\[5\],29.68
net1728,29.68
net3210,29.68
mprj_io_out[22],29.61
clock_core,29.59
mgmt_buffers.la_oenb_core\[59\],29.59
mgmt_buffers.la_oenb_core\[60\],29.59
pll.ext_trim\[18\],29.59
pll.ext_trim\[17\],29.54
user_io_out\[14\],29.54
_05640_,29.46
_05208_,29.41
_05351_,29.41
gpio_control_in_1\[5\].mgmt_ena,29.41
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[19\],29.41
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[14\],29.41
soc.core.dbg_uart_count\[3\],29.41
soc.core.spi_master_mosi_data\[3\],29.41
soc.core.storage\[14\]\[5\],29.41
soc.core.storage\[1\]\[1\],29.41
clknet_leaf_263_clock_ctrl.core_clk,29.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[9\],29.36
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[14\],29.36
soc.core.storage_1\[6\]\[0\],29.36
gpio_control_in_1\[2\].gpio_defaults\[3\],29.325
mprj_io_ie[0],29.225
_05165_,29.22
_15233_,29.22
clock_ctrl.divider.odd_0.out_counter,29.22
gpio_control_in_1\[10\].gpio_slew_sel,29.22
mprj_io_in[30],29.22
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[22\],29.22
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[15\],29.22
soc.core.storage\[0\]\[2\],29.22
mprj_io_in[20],29.21
_00042_,29.17
_00097_,29.17
_00940_,29.17
_01620_,29.17
_01789_,29.17
_02279_,29.17
_02292_,29.17
_02322_,29.17
_02431_,29.17
_03254_,29.17
_03878_,29.17
_03893_,29.17
_04079_,29.17
_04148_,29.17
_04443_,29.17
_04521_,29.17
_04709_,29.17
_04771_,29.17
_04932_,29.17
_05051_,29.17
_05390_,29.17
_05393_,29.17
_05489_,29.17
_05674_,29.17
_06109_,29.17
_06185_,29.17
_06748_,29.17
_06855_,29.17
_06883_,29.17
_07145_,29.17
_07309_,29.17
_07788_,29.17
_08574_,29.17
_08602_,29.17
_09253_,29.17
_09676_,29.17
_09698_,29.17
_09721_,29.17
_09758_,29.17
_10073_,29.17
_10230_,29.17
_10307_,29.17
_10319_,29.17
_10450_,29.17
_10564_,29.17
_10808_,29.17
_10907_,29.17
_11079_,29.17
_11396_,29.17
_11591_,29.17
_12035_,29.17
_12457_,29.17
_12721_,29.17
_14855_,29.17
_14992_,29.17
_15297_,29.17
_15298_,29.17
_15597_,29.17
_15662_,29.17
_15738_,29.17
_16118_,29.17
_16282_,29.17
gpio_control_in_1a\[1\].pad_gpio_outen,29.17
gpio_control_in_2\[11\].mgmt_ena,29.17
gpio_control_in_2\[6\].pad_gpio_outen,29.17
pll.ringosc.dstage\[2\].id.out,29.17
soc.core.VexRiscv.CsrPlugin_mtvec_base\[23\],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[9\],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[2\],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[22\],29.17
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[26\],29.17
soc.core.mgmtsoc_value\[25\],29.17
soc.core.storage\[3\]\[7\],29.17
soc.core.storage\[8\]\[4\],29.17
soc.core.storage_1\[15\]\[6\],29.17
soc.core.uart_phy_tx_count\[1\],29.17
clknet_leaf_644_clock_ctrl.core_clk,29.17
net2658,29.17
net2775,29.17
net2851,29.17
net2948,29.17
net3207,29.17
net3221,29.17
mprj_io_schmitt_sel[8],29.16
gpio_control_in_1\[9\].gpio_defaults\[8\],29.155
mprj_io_ie[24],29.135
_00559_,29.12
_00680_,29.12
_00868_,29.12
_00979_,29.12
_01462_,29.12
_01906_,29.12
_02184_,29.12
_02260_,29.12
_02385_,29.12
_02785_,29.12
_02992_,29.12
_03037_,29.12
_03554_,29.12
_03971_,29.12
_04319_,29.12
_04664_,29.12
_04776_,29.12
_04865_,29.12
_05142_,29.12
_05463_,29.12
_05484_,29.12
_05606_,29.12
_05644_,29.12
_06047_,29.12
_06159_,29.12
_06177_,29.12
_06241_,29.12
_07351_,29.12
_07602_,29.12
_07865_,29.12
_08022_,29.12
_08099_,29.12
_08120_,29.12
_08292_,29.12
_09197_,29.12
_09514_,29.12
_09796_,29.12
_10145_,29.12
_10305_,29.12
_10327_,29.12
_10340_,29.12
_10638_,29.12
_10965_,29.12
_11289_,29.12
_11577_,29.12
_12069_,29.12
_12230_,29.12
_12488_,29.12
_13168_,29.12
_13330_,29.12
_13986_,29.12
_14110_,29.12
_14163_,29.12
_14314_,29.12
_14739_,29.12
_14990_,29.12
_14996_,29.12
_15345_,29.12
_15513_,29.12
_15758_,29.12
_16367_,29.12
gpio_control_in_1\[7\].gpio_pullup_sel,29.12
mgmt_buffers.la_data_in_enable\[10\],29.12
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[1\],29.12
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[14\],29.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[15\],29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[26\],29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[13\],29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[13\],29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[28\],29.12
soc.core.VexRiscv.execute_to_memory_PC\[31\],29.12
soc.core.interface6_bank_bus_dat_r\[26\],29.12
soc.core.interface9_bank_bus_dat_r\[4\],29.12
soc.core.multiregimpl49_regs1,29.12
soc.core.multiregimpl52_regs1,29.12
soc.core.storage_1\[11\]\[4\],29.12
net2171,29.12
net2651,29.12
net3187,29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[19\],29.09
gpio_control_in_1a\[2\].gpio_defaults\[2\],29.085
mprj_io_out[14],29.05
mgmt_buffers.la_oenb_core\[62\],29.03
mprj_io_pullup_sel[13],28.98
gpio_control_in_1\[1\].gpio_defaults\[1\],28.965
_05263_,28.9
_08541_,28.9
gpio_control_in_1a\[1\].shift_register\[7\],28.9
gpio_control_in_2\[11\].shift_register\[7\],28.9
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[13\],28.9
soc.core.dbg_uart_rx_phase\[8\],28.9
net1847,28.9
_13268_,28.85
_13508_,28.85
_14051_,28.85
_15277_,28.85
_15973_,28.85
gpio_control_in_2\[0\].shift_register\[7\],28.85
gpio_control_in_2\[8\].shift_register\[1\],28.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[14\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[27\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[10\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[8\],28.85
soc.core.memdat_1\[6\],28.85
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[22\],28.85
clknet_leaf_119_clock_ctrl.core_clk,28.85
_10200_,28.8
_14168_,28.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[7\],28.8
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[13\],28.8
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[25\],28.8
mprj_io_ie[30],28.7
mprj_io_out[11],28.7
mprj_io_in[19],28.69
_06194_,28.66
_06907_,28.66
_09196_,28.66
_10587_,28.66
_12329_,28.66
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[25\],28.66
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[27\],28.66
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[3\],28.66
net2830,28.66
net2991,28.66
net3004,28.66
mprj_io_slew_sel[12],28.65
_00004_,28.61
_00716_,28.61
_01954_,28.61
_02803_,28.61
_03005_,28.61
_03242_,28.61
_03515_,28.61
_04524_,28.61
_05134_,28.61
_05148_,28.61
_05316_,28.61
_05389_,28.61
_05394_,28.61
_05610_,28.61
_05829_,28.61
_05894_,28.61
_06184_,28.61
_06195_,28.61
_06209_,28.61
_06216_,28.61
_06271_,28.61
_06302_,28.61
_06543_,28.61
_06678_,28.61
_06985_,28.61
_07528_,28.61
_07643_,28.61
_08082_,28.61
_08164_,28.61
_08234_,28.61
_08839_,28.61
_09035_,28.61
_09248_,28.61
_09267_,28.61
_09315_,28.61
_09571_,28.61
_09589_,28.61
_10262_,28.61
_10405_,28.61
_10701_,28.61
_10814_,28.61
_11985_,28.61
_12661_,28.61
_13388_,28.61
_14359_,28.61
_14398_,28.61
_14849_,28.61
_15016_,28.61
_15058_,28.61
_15897_,28.61
_15936_,28.61
_16047_,28.61
gpio_control_in_1\[1\].pad_gpio_outen,28.61
gpio_control_in_1\[8\].shift_register\[6\],28.61
gpio_control_in_2\[8\].gpio_outen,28.61
mgmt_buffers.la_data_in_enable\[1\],28.61
mgmt_buffers.la_data_in_mprj_bar\[37\],28.61
mprj_io_slew_sel[10],28.61
pll.pll_control.count1\[4\],28.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[2\],28.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[22\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[20\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[10\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[13\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[20\],28.61
soc.core.VexRiscv.execute_to_memory_PC\[22\],28.61
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[16\],28.61
soc.core.gpioin3_gpioin3_irq,28.61
soc.core.gpioin4_gpioin4_irq,28.61
soc.core.multiregimpl3_regs0,28.61
soc.core.multiregimpl42_regs0,28.61
soc.core.spi_master_count\[2\],28.61
soc.core.storage\[0\]\[1\],28.61
net197,28.61
net1726,28.61
clknet_leaf_241_clock_ctrl.core_clk,28.61
net2845,28.61
net2864,28.61
net2878,28.61
net3066,28.61
net3092,28.61
net3234,28.61
mprj_io_drive_sel[9],28.6
_05288_,28.58
_00191_,28.56
_00234_,28.56
_00784_,28.56
_01397_,28.56
_02605_,28.56
_03169_,28.56
_03377_,28.56
_03466_,28.56
_03912_,28.56
_03940_,28.56
_04007_,28.56
_04210_,28.56
_04544_,28.56
_04654_,28.56
_04924_,28.56
_05115_,28.56
_06215_,28.56
_06274_,28.56
_06809_,28.56
_06930_,28.56
_06972_,28.56
_07057_,28.56
_07182_,28.56
_07260_,28.56
_07356_,28.56
_07360_,28.56
_07392_,28.56
_07508_,28.56
_07650_,28.56
_07698_,28.56
_07713_,28.56
_07878_,28.56
_08309_,28.56
_08931_,28.56
_09173_,28.56
_09466_,28.56
_09931_,28.56
_11387_,28.56
_12705_,28.56
_12787_,28.56
_13053_,28.56
_13351_,28.56
_13662_,28.56
_13896_,28.56
_13959_,28.56
_13969_,28.56
_14194_,28.56
_14381_,28.56
_14614_,28.56
_14791_,28.56
_14916_,28.56
_14924_,28.56
_15328_,28.56
_15438_,28.56
_15444_,28.56
_15650_,28.56
_15865_,28.56
_16104_,28.56
gpio_control_bidir_1\[0\].shift_register\[2\],28.56
gpio_control_in_1\[9\].gpio_schmitt_sel,28.56
mgmt_buffers.la_data_in_enable\[42\],28.56
pll.itrim\[18\],28.56
pll.ringosc.dstage\[7\].id.out,28.56
soc.core.dbg_uart_tx_phase\[30\],28.56
soc.core.gpioin1_pending_r,28.56
soc.core.interface4_bank_bus_dat_r\[0\],28.56
soc.core.interface9_bank_bus_dat_r\[0\],28.56
soc.core.uart_phy_rx_phase\[22\],28.56
net174,28.56
net2680,28.56
net2784,28.56
net2833,28.56
net2881,28.56
net2931,28.56
net3172,28.56
mprj_io_pulldown_sel[1],28.47
gpio_control_bidir_2\[0\].gpio_defaults\[5\],28.445
_09450_,28.34
gpio_control_in_1\[7\].shift_register\[1\],28.34
gpio_control_in_2\[4\].shift_register\[9\],28.34
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[13\],28.34
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[19\],28.34
soc.core.mgmtsoc_load_storage\[4\],28.34
mprj_io_oe[1],28.31
mprj_io_schmitt_sel[9],28.3
mprj_io_ie[28],28.295
_11654_,28.29
_11656_,28.29
_12716_,28.29
_13227_,28.29
gpio_control_in_2\[15\].mgmt_ena,28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[10\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[15\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[13\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[12\],28.29
soc.core.dbg_uart_rx_phase\[21\],28.29
clknet_leaf_550_clock_ctrl.core_clk,28.29
clknet_leaf_1165_clock_ctrl.core_clk,28.29
_14272_,28.24
soc.core.VexRiscv.CsrPlugin_mepc\[24\],28.24
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[14\],28.24
soc.core.storage\[9\]\[1\],28.24
mprj_io_in[26],28.21
mprj_io_schmitt_sel[11],28.19
_14343_,28.15
mprj_io_in[27],28.14
_00289_,28.1
_01268_,28.1
_01696_,28.1
_05668_,28.1
_07197_,28.1
_13909_,28.1
gpio_control_in_1a\[2\].shift_register\[4\],28.1
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[17\],28.1
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ENABLE,28.1
soc.core.dbg_uart_rx_phase\[28\],28.1
net2854,28.1
net2960,28.1
net2993,28.1
gpio_control_in_1a\[1\].gpio_defaults\[2\],28.055
_00148_,28.05
_00196_,28.05
_00520_,28.05
_01118_,28.05
_01121_,28.05
_02967_,28.05
_03236_,28.05
_03455_,28.05
_03676_,28.05
_04242_,28.05
_04288_,28.05
_04491_,28.05
_04497_,28.05
_04802_,28.05
_05204_,28.05
_05273_,28.05
_07075_,28.05
_08098_,28.05
_08153_,28.05
_08708_,28.05
_08736_,28.05
_08822_,28.05
_09211_,28.05
_09387_,28.05
_09722_,28.05
_10258_,28.05
_10326_,28.05
_10867_,28.05
_11014_,28.05
_11146_,28.05
_11212_,28.05
_11532_,28.05
_11675_,28.05
_12546_,28.05
_12817_,28.05
_12916_,28.05
_13189_,28.05
_14100_,28.05
_14212_,28.05
_15250_,28.05
_15311_,28.05
_15367_,28.05
_15830_,28.05
_16410_,28.05
_16430_,28.05
gpio_control_in_2\[9\].shift_register\[7\],28.05
mgmt_buffers.la_data_in_enable\[4\],28.05
mgmt_buffers.la_data_in_mprj\[25\],28.05
mgmt_buffers.la_data_in_mprj\[6\],28.05
pll.itrim\[12\],28.05
pll.ringosc.dstage\[6\].id.ts,28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[7\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[10\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[9\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[10\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[26\],28.05
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[28\],28.05
soc.core.interface6_bank_bus_dat_r\[22\],28.05
soc.core.multiregimpl65_regs1,28.05
soc.core.storage\[11\]\[1\],28.05
soc.core.storage\[7\]\[6\],28.05
soc.core.storage_1\[4\]\[7\],28.05
net122,28.05
net278,28.05
clknet_leaf_541_clock_ctrl.core_clk,28.05
clknet_3_3_1_clock_ctrl.core_clk,28.05
net2907,28.05
net3076,28.05
net3189,28.05
gpio_control_in_1\[2\].gpio_defaults\[8\],28.045
_00283_,28
_01073_,28
_01472_,28
_01742_,28
_01982_,28
_02003_,28
_02902_,28
_02971_,28
_03002_,28
_03160_,28
_03445_,28
_03678_,28
_03771_,28
_04224_,28
_04240_,28
_04303_,28
_04435_,28
_05114_,28
_05503_,28
_05904_,28
_06296_,28
_06615_,28
_07172_,28
_07202_,28
_07767_,28
_07825_,28
_08204_,28
_08939_,28
_09150_,28
_09528_,28
_09533_,28
_09643_,28
_11005_,28
_11899_,28
_11913_,28
_12342_,28
_12420_,28
_13014_,28
_13128_,28
_13302_,28
_13566_,28
_13577_,28
_13901_,28
_13949_,28
_13979_,28
_14641_,28
_14755_,28
_15455_,28
_15466_,28
_15714_,28
_15727_,28
_15918_,28
_16125_,28
_16178_,28
_16236_,28
gpio_control_in_1\[8\].shift_register\[4\],28
gpio_control_in_2\[1\].gpio_schmitt_sel,28
soc.core.VexRiscv.CsrPlugin_mtval\[0\],28
soc.core.multiregimpl61_regs1,28
soc.core.spi_master_control_storage\[6\],28
soc.core.spi_master_cs_storage\[12\],28
soc.core.spi_master_mosi_data\[7\],28
net101,28
net238,28
net280,28
net393,28
clknet_leaf_1145_clock_ctrl.core_clk,28
clknet_leaf_1146_clock_ctrl.core_clk,28
net2883,28
net3129,28
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[17\],27.97
mgmt_buffers.la_data_in_core\[49\],27.91
soc.core.flash_io0_do,27.86
net2606,27.785
_12508_,27.78
_14074_,27.78
soc.core.dbg_uart_tx_phase\[15\],27.78
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[23\],27.78
_05195_,27.73
_13492_,27.73
_15960_,27.73
clock_ctrl.divider2.odd_0.counter\[2\],27.73
pll.itrim\[16\],27.73
pll.ringosc.dstage\[9\].id.ts,27.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[9\],27.73
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[20\],27.73
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[8\],27.73
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[21\],27.73
_05172_,27.68
_09375_,27.68
_12828_,27.68
gpio_control_in_1\[7\].gpio_defaults\[3\],27.61
_11213_,27.59
net2567,27.555
_04493_,27.54
gpio_control_in_2\[1\].serial_data_in,27.54
pll.itrim\[22\],27.54
pll.ringosc.dstage\[0\].id.ts,27.54
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[21\],27.54
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[0\],27.54
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[12\],27.54
net2793,27.54
net2795,27.54
net2819,27.54
net2874,27.54
net3018,27.54
net3064,27.54
_00126_,27.49
_00212_,27.49
_00604_,27.49
_02363_,27.49
_03157_,27.49
_03167_,27.49
_03225_,27.49
_03380_,27.49
_03691_,27.49
_04835_,27.49
_05000_,27.49
_05216_,27.49
_05706_,27.49
_06558_,27.49
_06570_,27.49
_06650_,27.49
_06782_,27.49
_06875_,27.49
_07228_,27.49
_07258_,27.49
_07329_,27.49
_07437_,27.49
_07676_,27.49
_07714_,27.49
_07915_,27.49
_08006_,27.49
_08038_,27.49
_08124_,27.49
_08350_,27.49
_08423_,27.49
_08450_,27.49
_08475_,27.49
_08543_,27.49
_08638_,27.49
_08896_,27.49
_09565_,27.49
_09683_,27.49
_09704_,27.49
_10197_,27.49
_10625_,27.49
_10628_,27.49
_11298_,27.49
_11599_,27.49
_11658_,27.49
_11873_,27.49
_12088_,27.49
_12941_,27.49
_12970_,27.49
_13025_,27.49
_13028_,27.49
_13253_,27.49
_13907_,27.49
_14109_,27.49
_14517_,27.49
_14553_,27.49
_14753_,27.49
_14967_,27.49
_15019_,27.49
_15318_,27.49
_15439_,27.49
_15510_,27.49
_15815_,27.49
_16149_,27.49
gpio_control_in_1\[10\].gpio_schmitt_sel,27.49
gpio_control_in_2\[3\].shift_register\[3\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[27\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[15\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[25\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[20\],27.49
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[8\],27.49
soc.core.VexRiscv.decode_to_execute_SRC_USE_SUB_LESS,27.49
soc.core.la_out_storage\[50\],27.49
soc.core.mgmtsoc_value\[17\],27.49
soc.core.mgmtsoc_value\[28\],27.49
soc.core.mgmtsoc_value_status\[28\],27.49
soc.core.multiregimpl15_regs1,27.49
soc.core.uart_phy_rx_phase\[18\],27.49
soc.core.uart_phy_rx_phase\[25\],27.49
soc.core.uart_phy_tx_phase\[28\],27.49
net244,27.49
net2834,27.49
net3080,27.49
net3099,27.49
net3181,27.49
_00192_,27.44
_00427_,27.44
_00430_,27.44
_02009_,27.44
_02186_,27.44
_02556_,27.44
_03165_,27.44
_03203_,27.44
_03492_,27.44
_03603_,27.44
_03750_,27.44
_03846_,27.44
_04027_,27.44
_04051_,27.44
_04337_,27.44
_04342_,27.44
_04440_,27.44
_04665_,27.44
_04765_,27.44
_05132_,27.44
_05490_,27.44
_05589_,27.44
_05623_,27.44
_05861_,27.44
_06168_,27.44
_06529_,27.44
_06754_,27.44
_06849_,27.44
_07191_,27.44
_07410_,27.44
_07432_,27.44
_07503_,27.44
_07539_,27.44
_07644_,27.44
_08109_,27.44
_08890_,27.44
_08911_,27.44
_09154_,27.44
_09174_,27.44
_09242_,27.44
_09917_,27.44
_10019_,27.44
_10632_,27.44
_10656_,27.44
_10711_,27.44
_10987_,27.44
_11100_,27.44
_11223_,27.44
_11240_,27.44
_11241_,27.44
_11527_,27.44
_12205_,27.44
_12250_,27.44
_12719_,27.44
_13694_,27.44
_13754_,27.44
_14030_,27.44
_14127_,27.44
_14950_,27.44
_15137_,27.44
_15435_,27.44
_15452_,27.44
_15467_,27.44
_15571_,27.44
_15656_,27.44
_15705_,27.44
_16116_,27.44
mgmt_buffers.la_data_in_enable\[63\],27.44
mgmt_buffers.mprj_dat_i_core_bar\[7\],27.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[9\],27.44
soc.core.interface10_bank_bus_dat_r\[12\],27.44
soc.core.mgmtsoc_value\[18\],27.44
soc.core.spi_master_miso_data\[3\],27.44
soc.core.storage\[15\]\[1\],27.44
net237,27.44
net248,27.44
net305,27.44
net306,27.44
clknet_opt_3_0_clock_ctrl.core_clk,27.44
net2862,27.44
net2938,27.44
soc.core.gpioin4_enable_storage,27.41
net2565,27.34
mgmt_buffers.la_data_in_core\[38\],27.3
mprj_io_oe[2],27.28
gpio_control_in_1\[1\].gpio_defaults\[3\],27.24
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[25\],27.22
soc.core.dbg_uart_tx_phase\[21\],27.22
clknet_leaf_232_clock_ctrl.core_clk,27.22
mprj_io_ie[27],27.215
_13100_,27.17
pll.itrim\[21\],27.17
pll.itrim\[3\],27.17
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[12\],27.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[7\],27.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[4\],27.17
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent,27.17
soc.core.uart_phy_rx_phase\[23\],27.17
net2189,27.17
clknet_leaf_359_clock_ctrl.core_clk,27.17
clknet_leaf_573_clock_ctrl.core_clk,27.17
mprj_io_in[37],27.13
gpio_control_in_1a\[4\].gpio_defaults\[7\],27.125
_09297_,27.12
gpio_control_in_1\[9\].shift_register\[3\],27.12
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[20\],27.12
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[15\],27.12
soc.core.dbg_uart_count\[8\],27.12
soc.core.storage\[7\]\[0\],27.12
clknet_leaf_702_clock_ctrl.core_clk,27.12
mprj_io_in[18],27.09
mprj_io_oe[3],27.07
mprj_io_pullup_sel[7],27.02
_01134_,26.98
_15207_,26.98
_16191_,26.98
pll.ringosc.dstage\[3\].id.out,26.98
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[21\],26.98
_00100_,26.93
_00644_,26.93
_00668_,26.93
_00771_,26.93
_00990_,26.93
_01331_,26.93
_01332_,26.93
_01388_,26.93
_01840_,26.93
_02112_,26.93
_03179_,26.93
_03800_,26.93
_04194_,26.93
_04254_,26.93
_05478_,26.93
_06076_,26.93
_07143_,26.93
_07216_,26.93
_07235_,26.93
_07372_,26.93
_07932_,26.93
_09088_,26.93
_09507_,26.93
_09891_,26.93
_10520_,26.93
_10582_,26.93
_10694_,26.93
_10699_,26.93
_11159_,26.93
_11870_,26.93
_12013_,26.93
_12032_,26.93
_12196_,26.93
_12360_,26.93
_12693_,26.93
_12836_,26.93
_13031_,26.93
_13054_,26.93
_14061_,26.93
_14899_,26.93
_15031_,26.93
_15069_,26.93
_15505_,26.93
_15765_,26.93
_15800_,26.93
_16016_,26.93
_16441_,26.93
gpio_control_bidir_1\[1\].gpio_pulldown_sel,26.93
gpio_control_in_1a\[1\].gpio_schmitt_sel,26.93
gpio_control_in_1a\[2\].shift_register\[6\],26.93
gpio_control_in_2\[0\].gpio_inen,26.93
gpio_control_in_2\[9\].shift_register\[6\],26.93
mgmt_buffers.mprj_dat_i_core_bar\[4\],26.93
soc.core.VexRiscv.CsrPlugin_mtvec_base\[19\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[9\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[4\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[19\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[11\],26.93
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[17\],26.93
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[13\],26.93
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[16\],26.93
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[26\],26.93
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[1\],26.93
soc.core.multiregimpl8_regs0,26.93
soc.core.spi_master_mosi_data\[6\],26.93
soc.core.storage\[0\]\[3\],26.93
soc.core.storage\[4\]\[1\],26.93
soc.core.storage_1\[8\]\[1\],26.93
soc.core.uart_phy_tx_phase\[16\],26.93
net175,26.93
net242,26.93
net327,26.93
net339,26.93
clknet_leaf_996_clock_ctrl.core_clk,26.93
clknet_leaf_1077_clock_ctrl.core_clk,26.93
net2643,26.93
net2950,26.93
_00077_,26.88
_00096_,26.88
_00340_,26.88
_00697_,26.88
_00717_,26.88
_00732_,26.88
_00817_,26.88
_00845_,26.88
_00850_,26.88
_01135_,26.88
_01944_,26.88
_01965_,26.88
_02092_,26.88
_02137_,26.88
_02269_,26.88
_02530_,26.88
_02783_,26.88
_02825_,26.88
_02837_,26.88
_03202_,26.88
_03239_,26.88
_03621_,26.88
_03858_,26.88
_03960_,26.88
_04191_,26.88
_04432_,26.88
_04782_,26.88
_04864_,26.88
_05048_,26.88
_05605_,26.88
_05649_,26.88
_05736_,26.88
_05779_,26.88
_06108_,26.88
_06123_,26.88
_06199_,26.88
_06258_,26.88
_06450_,26.88
_06797_,26.88
_07318_,26.88
_07499_,26.88
_07632_,26.88
_07785_,26.88
_07926_,26.88
_07998_,26.88
_08040_,26.88
_08192_,26.88
_08268_,26.88
_08601_,26.88
_08619_,26.88
_08629_,26.88
_08759_,26.88
_10249_,26.88
_10309_,26.88
_10600_,26.88
_10733_,26.88
_11533_,26.88
_11795_,26.88
_11880_,26.88
_12188_,26.88
_12378_,26.88
_12663_,26.88
_12742_,26.88
_13105_,26.88
_13148_,26.88
_13504_,26.88
_14144_,26.88
_14244_,26.88
_14247_,26.88
_14671_,26.88
_14744_,26.88
_14802_,26.88
_15142_,26.88
_15252_,26.88
_15286_,26.88
_15299_,26.88
_15368_,26.88
_15461_,26.88
_15487_,26.88
_16260_,26.88
gpio_control_bidir_2\[1\].shift_register\[0\],26.88
mgmt_buffers.la_data_in_mprj_bar\[3\],26.88
mgmt_buffers.mprj_dat_i_core_bar\[20\],26.88
pll.ringosc.dstage\[10\].id.out,26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[8\],26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[5\],26.88
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[13\],26.88
soc.core.dbg_uart_rx_phase\[1\],26.88
soc.core.dbg_uart_rx_phase\[27\],26.88
soc.core.dbg_uart_tx_phase\[27\],26.88
soc.core.interface0_bank_bus_dat_r\[30\],26.88
soc.core.interface14_bank_bus_dat_r\[0\],26.88
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[19\],26.88
soc.core.mgmtsoc_value\[16\],26.88
soc.core.multiregimpl22_regs1,26.88
net120,26.88
net453,26.88
net1119,26.88
net1765,26.88
net2613,26.88
net2634,26.88
net2725,26.88
net2870,26.88
net2906,26.88
mprj_io_in[23],26.85
mgmt_buffers.la_oenb_core\[42\],26.74
pll.ext_trim\[16\],26.74
pll.ext_trim\[19\],26.74
rstb,26.73
gpio_control_in_1\[3\].gpio_defaults\[2\],26.71
_05232_,26.66
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[27\],26.66
soc.core.VexRiscv.lastStagePc\[20\],26.66
soc.core.spi_master_control_storage\[5\],26.66
gpio_control_in_2\[3\].gpio_defaults\[9\],26.655
_05512_,26.61
_09332_,26.61
_12910_,26.61
_14221_,26.61
_15812_,26.61
gpio_control_in_1a\[0\].shift_register\[7\],26.61
pll.ringosc.dstage\[2\].id.ts,26.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[7\],26.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[9\],26.61
soc.core.VexRiscv.execute_to_memory_PC\[12\],26.61
soc.core.VexRiscv.execute_to_memory_PC\[25\],26.61
soc.core.VexRiscv.execute_to_memory_PC\[29\],26.61
soc.core.storage\[12\]\[6\],26.61
clknet_leaf_1189_clock_ctrl.core_clk,26.61
_05824_,26.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[11\],26.56
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[24\],26.56
soc.core.dbg_uart_count\[1\],26.56
soc.core.storage_1\[10\]\[1\],26.56
mprj_io_in[21],26.55
flash_io0_di,26.535
net2568,26.5
_00519_,26.42
_06001_,26.42
_10849_,26.42
_11524_,26.42
_12373_,26.42
_13307_,26.42
gpio_control_in_2\[11\].pad_gpio_outen,26.42
soc.core.VexRiscv.lastStagePc\[11\],26.42
net2562,26.4
_00338_,26.37
_00505_,26.37
_00670_,26.37
_00703_,26.37
_01993_,26.37
_02085_,26.37
_02559_,26.37
_02616_,26.37
_03587_,26.37
_03612_,26.37
_03845_,26.37
_04139_,26.37
_04206_,26.37
_04471_,26.37
_04574_,26.37
_04611_,26.37
_04644_,26.37
_04828_,26.37
_05096_,26.37
_05658_,26.37
_06710_,26.37
_07009_,26.37
_07227_,26.37
_07282_,26.37
_07324_,26.37
_07552_,26.37
_07746_,26.37
_07803_,26.37
_07851_,26.37
_08460_,26.37
_09260_,26.37
_09685_,26.37
_09850_,26.37
_10254_,26.37
_10947_,26.37
_10964_,26.37
_11273_,26.37
_11535_,26.37
_11974_,26.37
_13637_,26.37
_13657_,26.37
_13799_,26.37
_13811_,26.37
_14159_,26.37
_14345_,26.37
_14365_,26.37
_14613_,26.37
_14622_,26.37
_14798_,26.37
_14913_,26.37
_15002_,26.37
_15132_,26.37
_15162_,26.37
_15283_,26.37
_15406_,26.37
_15622_,26.37
_15695_,26.37
_15944_,26.37
_16053_,26.37
gpio_control_in_1\[1\].gpio_schmitt_sel,26.37
gpio_control_in_1\[4\].gpio_schmitt_sel,26.37
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[13\],26.37
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[28\],26.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[4\],26.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[5\],26.37
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[27\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[27\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[26\],26.37
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[4\],26.37
soc.core.dbg_uart_tx_count\[1\],26.37
soc.core.interface0_bank_bus_dat_r\[7\],26.37
soc.core.storage\[1\]\[3\],26.37
soc.core.storage_1\[0\]\[1\],26.37
soc.core.storage_1\[2\]\[2\],26.37
soc.core.storage_1\[2\]\[3\],26.37
net177,26.37
net184,26.37
net204,26.37
net212,26.37
net322,26.37
net328,26.37
net338,26.37
net361,26.37
net362,26.37
clknet_leaf_158_clock_ctrl.core_clk,26.37
net2914,26.37
net3174,26.37
net3217,26.37
net3236,26.37
net3255,26.37
gpio_control_in_2\[3\].gpio_defaults\[7\],26.355
_00523_,26.32
_00558_,26.32
_00662_,26.32
_00758_,26.32
_00793_,26.32
_00842_,26.32
_01045_,26.32
_01437_,26.32
_02050_,26.32
_02701_,26.32
_03061_,26.32
_03193_,26.32
_03241_,26.32
_03540_,26.32
_03601_,26.32
_03756_,26.32
_04209_,26.32
_04790_,26.32
_05075_,26.32
_06004_,26.32
_06170_,26.32
_06360_,26.32
_06736_,26.32
_06820_,26.32
_07505_,26.32
_07518_,26.32
_07952_,26.32
_07984_,26.32
_08101_,26.32
_08827_,26.32
_08919_,26.32
_09296_,26.32
_09658_,26.32
_09669_,26.32
_10115_,26.32
_10776_,26.32
_10946_,26.32
_11096_,26.32
_11163_,26.32
_12084_,26.32
_12307_,26.32
_12507_,26.32
_12983_,26.32
_13102_,26.32
_13510_,26.32
_13618_,26.32
_14005_,26.32
_14704_,26.32
_15168_,26.32
_15218_,26.32
_15436_,26.32
_15594_,26.32
_16010_,26.32
_16031_,26.32
_16251_,26.32
gpio_control_in_1\[0\].gpio_schmitt_sel,26.32
gpio_control_in_1a\[3\].gpio_pulldown_sel,26.32
gpio_control_in_2\[2\].shift_register\[2\],26.32
gpio_control_in_2\[4\].gpio_outen,26.32
soc.core.VexRiscv.CsrPlugin_mtvec_base\[21\],26.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[2\],26.32
soc.core.interface6_bank_bus_dat_r\[7\],26.32
soc.core.storage_1\[14\]\[5\],26.32
soc.core.storage_1\[15\]\[2\],26.32
soc.core.storage_1\[5\]\[7\],26.32
net110,26.32
net364,26.32
net2937,26.32
net3115,26.32
net3209,26.32
mgmt_buffers.la_data_in_core\[50\],26.23
mprj_io_ie[26],26.135
gpio_control_in_1a\[5\].gpio_defaults\[5\],26.12
_14142_,26.1
mprj_io_pulldown_sel[4],26.07
net2564,26.065
_09518_,26.05
_10188_,26.05
soc.core.VexRiscv.CsrPlugin_mtvec_base\[11\],26.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[7\],26.05
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[18\],26.05
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[13\],26.05
soc.core.spi_master_mosi_data\[1\],26.05
clknet_leaf_202_clock_ctrl.core_clk,26.05
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[13\],26.04
net2563,26.005
_08748_,26
_12737_,26
_14213_,26
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[17\],26
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[28\],26
soc.core.gpioin2_enable_storage,26
clknet_leaf_55_clock_ctrl.core_clk,26
clknet_leaf_432_clock_ctrl.core_clk,26
_00457_,25.86
_05323_,25.86
_12676_,25.86
_14400_,25.86
clock_ctrl.use_pll_second,25.86
mgmt_buffers.la_data_in_mprj_bar\[4\],25.86
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[27\],25.86
net3194,25.86
mprj_io_ie[25],25.835
_00013_,25.81
_00134_,25.81
_00222_,25.81
_00238_,25.81
_00279_,25.81
_00704_,25.81
_00722_,25.81
_00853_,25.81
_01154_,25.81
_01527_,25.81
_01588_,25.81
_03093_,25.81
_03178_,25.81
_03206_,25.81
_03258_,25.81
_03326_,25.81
_03402_,25.81
_03557_,25.81
_03788_,25.81
_04073_,25.81
_04248_,25.81
_04662_,25.81
_05455_,25.81
_05971_,25.81
_06305_,25.81
_06522_,25.81
_07030_,25.81
_07296_,25.81
_07298_,25.81
_07444_,25.81
_07569_,25.81
_07572_,25.81
_07708_,25.81
_08142_,25.81
_08941_,25.81
_09178_,25.81
_09636_,25.81
_10151_,25.81
_10183_,25.81
_10269_,25.81
_10565_,25.81
_10681_,25.81
_10856_,25.81
_11003_,25.81
_11494_,25.81
_11721_,25.81
_12101_,25.81
_12217_,25.81
_12376_,25.81
_12618_,25.81
_12678_,25.81
_12706_,25.81
_12906_,25.81
_13123_,25.81
_13897_,25.81
_13903_,25.81
_13939_,25.81
_14066_,25.81
_14226_,25.81
_14238_,25.81
_14280_,25.81
_14333_,25.81
_14582_,25.81
_15275_,25.81
_15792_,25.81
_16077_,25.81
_16312_,25.81
clock_ctrl.ext_clk_syncd_pre,25.81
gpio_control_bidir_2\[0\].gpio_oe_override,25.81
gpio_control_in_2\[14\].gpio_slew_sel,25.81
gpio_control_in_2\[15\].gpio_slew_sel,25.81
gpio_control_in_2\[2\].gpio_oe_override,25.81
gpio_control_in_2\[4\].shift_register\[7\],25.81
gpio_control_in_2\[9\].gpio_outen,25.81
mgmt_buffers.la_data_in_mprj\[8\],25.81
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[29\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[6\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[26\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[16\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[19\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[27\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[16\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[17\],25.81
soc.core.dbg_uart_tx_phase\[5\],25.81
soc.core.gpioin4_pending_re,25.81
soc.core.multiregimpl0_regs0,25.81
soc.core.multiregimpl4_regs1,25.81
soc.core.storage\[8\]\[3\],25.81
net85,25.81
net91,25.81
net267,25.81
clknet_leaf_939_clock_ctrl.core_clk,25.81
clknet_leaf_1193_clock_ctrl.core_clk,25.81
net2926,25.81
net3028,25.81
net3215,25.81
_00085_,25.76
_00488_,25.76
_00512_,25.76
_00536_,25.76
_00616_,25.76
_00674_,25.76
_00742_,25.76
_00788_,25.76
_01494_,25.76
_01838_,25.76
_01889_,25.76
_03180_,25.76
_03259_,25.76
_03331_,25.76
_03393_,25.76
_03496_,25.76
_03712_,25.76
_03860_,25.76
_03983_,25.76
_04245_,25.76
_04259_,25.76
_04293_,25.76
_04763_,25.76
_05559_,25.76
_05949_,25.76
_06243_,25.76
_06262_,25.76
_06747_,25.76
_06902_,25.76
_07033_,25.76
_07120_,25.76
_07558_,25.76
_07661_,25.76
_07834_,25.76
_07948_,25.76
_08106_,25.76
_08688_,25.76
_08799_,25.76
_08813_,25.76
_08897_,25.76
_09186_,25.76
_10095_,25.76
_10332_,25.76
_10615_,25.76
_10662_,25.76
_10781_,25.76
_11425_,25.76
_11770_,25.76
_13077_,25.76
_13770_,25.76
_13836_,25.76
_13938_,25.76
_13957_,25.76
_14253_,25.76
_14563_,25.76
_14694_,25.76
_14770_,25.76
_15000_,25.76
_15294_,25.76
_15798_,25.76
_16355_,25.76
_16428_,25.76
gpio_control_in_1a\[4\].shift_register\[2\],25.76
gpio_control_in_2\[15\].gpio_inen,25.76
gpio_control_in_2\[3\].gpio_oe_override,25.76
gpio_control_in_2\[9\].mgmt_ena,25.76
mgmt_buffers.la_data_in_enable\[14\],25.76
mprj_io_drive_sel[11],25.76
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[12\],25.76
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[20\],25.76
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[10\],25.76
soc.core.VexRiscv.debug_bus_rsp_data\[3\],25.76
soc.core.multiregimpl29_regs0,25.76
soc.core.storage\[3\]\[3\],25.76
soc.core.uart_phy_tx_phase\[10\],25.76
soc.core.uart_phy_tx_phase\[29\],25.76
net265,25.76
_00230_,25.68
net2566,25.63
mgmt_buffers.la_oenb_core\[51\],25.62
pll.ext_trim\[20\],25.62
user_io_oeb\[22\],25.62
user_io_out\[24\],25.62
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[28\],25.59
_12610_,25.54
_15314_,25.54
soc.core.mgmtsoc_litespisdrphycore_cnt\[2\],25.54
soc.core.uart_phy_tx_phase\[27\],25.54
soc.core.uart_phy_tx_phase\[9\],25.54
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1,25.53
_12731_,25.49
gpio_control_in_1\[10\].shift_register\[6\],25.49
gpio_control_in_2\[0\].shift_register\[6\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[25\],25.49
soc.core.uart_phy_tx_count\[3\],25.49
soc.core.uart_phy_tx_phase\[26\],25.49
clknet_leaf_1178_clock_ctrl.core_clk,25.49
_05508_,25.48
_14358_,25.44
_15245_,25.44
_15309_,25.44
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[13\],25.44
soc.core.dbg_uart_rx_phase\[2\],25.44
net2569,25.4
_04687_,25.3
_05349_,25.3
_06880_,25.3
_08727_,25.3
_12739_,25.3
gpio_control_in_1a\[0\].gpio_schmitt_sel,25.3
gpio_control_in_2\[2\].gpio_schmitt_sel,25.3
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[2\],25.3
net3246,25.3
_00204_,25.25
_00540_,25.25
_00612_,25.25
_00650_,25.25
_01824_,25.25
_02796_,25.25
_02874_,25.25
_02988_,25.25
_03322_,25.25
_03848_,25.25
_03865_,25.25
_04438_,25.25
_04595_,25.25
_04669_,25.25
_04689_,25.25
_04690_,25.25
_04696_,25.25
_05210_,25.25
_05219_,25.25
_05645_,25.25
_05753_,25.25
_06310_,25.25
_07065_,25.25
_07406_,25.25
_07587_,25.25
_08103_,25.25
_08306_,25.25
_08830_,25.25
_09107_,25.25
_09720_,25.25
_10469_,25.25
_10530_,25.25
_10644_,25.25
_10895_,25.25
_11112_,25.25
_11123_,25.25
_11141_,25.25
_11262_,25.25
_11293_,25.25
_11392_,25.25
_11612_,25.25
_12487_,25.25
_12580_,25.25
_12617_,25.25
_12700_,25.25
_13029_,25.25
_13036_,25.25
_13620_,25.25
_13666_,25.25
_13728_,25.25
_13749_,25.25
_14019_,25.25
_14083_,25.25
_14200_,25.25
_14920_,25.25
_15017_,25.25
_15092_,25.25
_15222_,25.25
_15476_,25.25
_15672_,25.25
_15849_,25.25
_15907_,25.25
_15910_,25.25
_15992_,25.25
_16244_,25.25
_16363_,25.25
gpio_control_in_2\[3\].pad_gpio_out,25.25
gpio_control_in_2\[4\].pad_gpio_out,25.25
mgmt_buffers.la_data_in_mprj_bar\[46\],25.25
mgmt_buffers.mprj_dat_i_core_bar\[14\],25.25
pll.itrim\[13\],25.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[8\],25.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[1\],25.25
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[3\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[13\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[16\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[27\],25.25
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[27\],25.25
soc.core.VexRiscv.lastStagePc\[24\],25.25
soc.core.interface10_bank_bus_dat_r\[2\],25.25
soc.core.interface3_bank_bus_dat_r\[16\],25.25
soc.core.mgmtsoc_value_status\[8\],25.25
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[22\],25.25
soc.core.spi_master_control_re,25.25
soc.core.spi_master_control_storage\[12\],25.25
soc.core.storage\[4\]\[0\],25.25
net283,25.25
net329,25.25
net365,25.25
clknet_leaf_97_clock_ctrl.core_clk,25.25
clknet_leaf_191_clock_ctrl.core_clk,25.25
clknet_leaf_477_clock_ctrl.core_clk,25.25
clknet_leaf_548_clock_ctrl.core_clk,25.25
net3156,25.25
net3159,25.25
net3231,25.25
net3257,25.25
net3259,25.25
_00319_,25.2
_00601_,25.2
_00660_,25.2
_01002_,25.2
_02586_,25.2
_03154_,25.2
_03156_,25.2
_03695_,25.2
_03720_,25.2
_03989_,25.2
_04633_,25.2
_04837_,25.2
_04879_,25.2
_05168_,25.2
_05205_,25.2
_06703_,25.2
_06726_,25.2
_06819_,25.2
_06885_,25.2
_07026_,25.2
_07076_,25.2
_07459_,25.2
_07489_,25.2
_07687_,25.2
_07727_,25.2
_08002_,25.2
_08300_,25.2
_08594_,25.2
_09310_,25.2
_09384_,25.2
_09580_,25.2
_09582_,25.2
_10349_,25.2
_10585_,25.2
_10670_,25.2
_12291_,25.2
_12647_,25.2
_12702_,25.2
_12866_,25.2
_13097_,25.2
_13663_,25.2
_13953_,25.2
_14784_,25.2
_15475_,25.2
_15530_,25.2
_15846_,25.2
_16059_,25.2
gpio_control_bidir_1\[0\].resetn_out,25.2
gpio_control_in_2\[0\].gpio_schmitt_sel,25.2
mgmt_buffers.la_data_in_enable\[57\],25.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[7\],25.2
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[25\],25.2
soc.core.interface3_bank_bus_dat_r\[5\],25.2
soc.core.mgmtsoc_value\[29\],25.2
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[12\],25.2
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[15\],25.2
soc.core.multiregimpl56_regs1,25.2
soc.core.multiregimpl62_regs0,25.2
soc.core.storage\[13\]\[2\],25.2
soc.core.storage\[2\]\[7\],25.2
soc.core.storage_1\[15\]\[4\],25.2
net347,25.2
net2904,25.2
net3158,25.2
gpio_control_in_1a\[0\].gpio_defaults\[5\],25.105
soc.core.uart_enabled,25.06
soc.core.uart_phy_tx_phase\[17\],25.03
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[12\],24.98
soc.core.VexRiscv.CsrPlugin_mtval\[31\],24.96
_05123_,24.93
_08823_,24.93
_09367_,24.93
_10237_,24.93
_15704_,24.93
gpio_control_in_2\[0\].shift_register\[3\],24.93
gpio_control_in_2\[2\].shift_register\[1\],24.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[21\],24.93
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[25\],24.93
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[17\],24.93
soc.core.storage_1\[5\]\[2\],24.93
clknet_leaf_929_clock_ctrl.core_clk,24.93
_11208_,24.88
_13082_,24.88
_14219_,24.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[1\],24.88
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[15\],24.88
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[16\],24.88
soc.core.storage\[12\]\[1\],24.88
clknet_leaf_636_clock_ctrl.core_clk,24.88
clknet_leaf_754_clock_ctrl.core_clk,24.88
gpio_control_in_2\[6\].gpio_defaults\[2\],24.795
_00955_,24.74
_05226_,24.74
_08311_,24.74
_15047_,24.74
gpio_control_in_1\[8\].shift_register\[2\],24.74
net2590,24.74
soc.core.dbg_uart_rx_phase\[23\],24.74
net3170,24.74
_00131_,24.69
_00421_,24.69
_00515_,24.69
_00763_,24.69
_01926_,24.69
_03187_,24.69
_03746_,24.69
_04063_,24.69
_04230_,24.69
_04480_,24.69
_04570_,24.69
_04580_,24.69
_05749_,24.69
_05792_,24.69
_06000_,24.69
_06114_,24.69
_06687_,24.69
_06779_,24.69
_06882_,24.69
_07488_,24.69
_07544_,24.69
_07796_,24.69
_07823_,24.69
_07975_,24.69
_07976_,24.69
_08012_,24.69
_08774_,24.69
_08795_,24.69
_08837_,24.69
_09791_,24.69
_10259_,24.69
_10567_,24.69
_10886_,24.69
_10962_,24.69
_11521_,24.69
_12033_,24.69
_12436_,24.69
_12695_,24.69
_12874_,24.69
_13371_,24.69
_13443_,24.69
_13532_,24.69
_13786_,24.69
_13872_,24.69
_14134_,24.69
_14471_,24.69
_15209_,24.69
_15460_,24.69
_15791_,24.69
_15887_,24.69
_16063_,24.69
gpio_control_in_1\[3\].mgmt_ena,24.69
gpio_control_in_2\[0\].serial_data_in,24.69
mgmt_buffers.la_data_in_enable\[45\],24.69
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[0\],24.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[10\],24.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[8\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[27\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[27\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[16\],24.69
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[13\],24.69
soc.core.dbg_uart_tx_phase\[22\],24.69
soc.core.interface3_bank_bus_dat_r\[30\],24.69
soc.core.mgmtsoc_value\[20\],24.69
soc.core.multiregimpl59_regs1,24.69
soc.core.spi_master_miso_data\[7\],24.69
net1381,24.69
clknet_leaf_167_clock_ctrl.core_clk,24.69
clknet_leaf_1281_clock_ctrl.core_clk,24.69
_00634_,24.64
_00636_,24.64
_00790_,24.64
_01652_,24.64
_01806_,24.64
_01911_,24.64
_03003_,24.64
_03027_,24.64
_03243_,24.64
_03622_,24.64
_03675_,24.64
_03815_,24.64
_04137_,24.64
_04486_,24.64
_04762_,24.64
_05041_,24.64
_05363_,24.64
_05703_,24.64
_05780_,24.64
_05970_,24.64
_06113_,24.64
_06129_,24.64
_06163_,24.64
_06474_,24.64
_06527_,24.64
_06617_,24.64
_06668_,24.64
_07204_,24.64
_07234_,24.64
_07531_,24.64
_07724_,24.64
_07870_,24.64
_07954_,24.64
_08263_,24.64
_08458_,24.64
_08636_,24.64
_09837_,24.64
_09842_,24.64
_10168_,24.64
_10294_,24.64
_10648_,24.64
_10878_,24.64
_11165_,24.64
_11333_,24.64
_11509_,24.64
_11671_,24.64
_11704_,24.64
_12441_,24.64
_12444_,24.64
_12484_,24.64
_13280_,24.64
_13300_,24.64
_13499_,24.64
_13528_,24.64
_14261_,24.64
_14470_,24.64
_14667_,24.64
_15214_,24.64
_15391_,24.64
_15678_,24.64
_16130_,24.64
_16254_,24.64
_16314_,24.64
gpio_control_in_1a\[4\].gpio_outen,24.64
gpio_control_in_2\[0\].pad_gpio_out,24.64
mgmt_buffers.la_data_in_mprj\[45\],24.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[14\],24.64
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[15\],24.64
soc.core.VexRiscv.lastStagePc\[26\],24.64
soc.core.gpioin2_pending_r,24.64
soc.core.interface11_bank_bus_dat_r\[2\],24.64
soc.core.interface6_bank_bus_dat_r\[0\],24.64
soc.core.multiregimpl18_regs0,24.64
soc.core.multiregimpl57_regs0,24.64
soc.core.storage_1\[15\]\[5\],24.64
net349,24.64
net381,24.64
net2619,24.64
net3254,24.64
net2550,24.5
mgmt_buffers.la_data_in_core\[52\],24.5
_05510_,24.42
soc.core.storage\[0\]\[5\],24.42
clknet_leaf_1050_clock_ctrl.core_clk,24.42
mprj_io_in[35],24.41
_10191_,24.37
clock_ctrl.divider.odd_0.initial_begin\[2\],24.37
pll.ringosc.dstage\[5\].id.d1,24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[9\],24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[1\],24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[25\],24.37
soc.core.storage_1\[14\]\[0\],24.37
soc.core.uart_phy_rx_phase\[31\],24.37
_05664_,24.32
_12064_,24.32
_15227_,24.32
_15229_,24.32
soc.core.VexRiscv.execute_to_memory_PC\[11\],24.32
soc.core.dbg_uart_tx_phase\[3\],24.32
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[11\],24.23
_00485_,24.18
_03007_,24.18
_07286_,24.18
_10760_,24.18
_14196_,24.18
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[25\],24.18
gpio_control_in_1a\[0\].gpio_defaults\[2\],24.135
_00150_,24.13
_00179_,24.13
_00687_,24.13
_00808_,24.13
_01328_,24.13
_01868_,24.13
_01904_,24.13
_02022_,24.13
_02066_,24.13
_02097_,24.13
_02204_,24.13
_02232_,24.13
_02441_,24.13
_02815_,24.13
_03096_,24.13
_03577_,24.13
_04005_,24.13
_04265_,24.13
_04468_,24.13
_04546_,24.13
_04820_,24.13
_04961_,24.13
_05033_,24.13
_05655_,24.13
_05743_,24.13
_05877_,24.13
_06374_,24.13
_06434_,24.13
_06447_,24.13
_06656_,24.13
_07072_,24.13
_07353_,24.13
_07668_,24.13
_08097_,24.13
_08338_,24.13
_08405_,24.13
_08560_,24.13
_08861_,24.13
_08915_,24.13
_09075_,24.13
_09145_,24.13
_09236_,24.13
_09459_,24.13
_09576_,24.13
_09655_,24.13
_09867_,24.13
_10117_,24.13
_10203_,24.13
_10212_,24.13
_10238_,24.13
_10566_,24.13
_10588_,24.13
_11336_,24.13
_11642_,24.13
_12326_,24.13
_12677_,24.13
_12694_,24.13
_12744_,24.13
_12878_,24.13
_12900_,24.13
_12918_,24.13
_13264_,24.13
_15006_,24.13
_15129_,24.13
_15265_,24.13
_15545_,24.13
_15752_,24.13
_16208_,24.13
_16266_,24.13
_16437_,24.13
gpio_control_in_1\[8\].gpio_outen,24.13
gpio_control_in_1a\[5\].shift_register\[7\],24.13
gpio_control_in_2\[3\].serial_data_in,24.13
mgmt_buffers.la_data_in_mprj_bar\[44\],24.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[14\],24.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[8\],24.13
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[18\],24.13
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[20\],24.13
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[8\],24.13
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[28\],24.13
soc.core.litespi_grant,24.13
soc.core.mgmtsoc_litespimmap_count\[6\],24.13
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[18\],24.13
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[24\],24.13
soc.core.multiregimpl44_regs0,24.13
soc.core.multiregimpl6_regs0,24.13
soc.core.spi_master_mosi_data\[5\],24.13
soc.core.storage\[9\]\[7\],24.13
soc.core.storage_1\[6\]\[6\],24.13
net188,24.13
clknet_leaf_1276_clock_ctrl.core_clk,24.13
net2807,24.13
net2980,24.13
net3145,24.13
net3164,24.13
net3176,24.13
net3183,24.13
net3256,24.13
soc.core.storage\[12\]\[2\],24.12
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[23\],24.1
gpio_control_in_1\[1\].gpio_defaults\[2\],24.085
_00086_,24.08
_01206_,24.08
_01853_,24.08
_01987_,24.08
_02052_,24.08
_02259_,24.08
_02329_,24.08
_02426_,24.08
_02598_,24.08
_02609_,24.08
_03040_,24.08
_03114_,24.08
_03353_,24.08
_03642_,24.08
_03757_,24.08
_03863_,24.08
_04074_,24.08
_04326_,24.08
_04352_,24.08
_04525_,24.08
_04642_,24.08
_04742_,24.08
_04872_,24.08
_05131_,24.08
_05249_,24.08
_05514_,24.08
_05631_,24.08
_05647_,24.08
_05771_,24.08
_06306_,24.08
_06542_,24.08
_06590_,24.08
_06707_,24.08
_06801_,24.08
_06838_,24.08
_06914_,24.08
_06983_,24.08
_06990_,24.08
_07006_,24.08
_07052_,24.08
_07082_,24.08
_07106_,24.08
_07179_,24.08
_07337_,24.08
_07460_,24.08
_07470_,24.08
_07695_,24.08
_07728_,24.08
_07729_,24.08
_07808_,24.08
_08122_,24.08
_08214_,24.08
_08244_,24.08
_08855_,24.08
_09337_,24.08
_10514_,24.08
_10563_,24.08
_10940_,24.08
_10997_,24.08
_11039_,24.08
_11390_,24.08
_11600_,24.08
_11602_,24.08
_11653_,24.08
_11934_,24.08
_12221_,24.08
_12334_,24.08
_12371_,24.08
_12885_,24.08
_13308_,24.08
_13916_,24.08
_14116_,24.08
_14286_,24.08
_14357_,24.08
_14619_,24.08
_14845_,24.08
_14919_,24.08
_15136_,24.08
_15418_,24.08
_16344_,24.08
_16417_,24.08
gpio_control_in_1a\[0\].pad_gpio_outen,24.08
net2588,24.08
mgmt_buffers.la_data_in_mprj_bar\[43\],24.08
soc.core.VexRiscv.CsrPlugin_mtvec_base\[27\],24.08
soc.core.mgmtsoc_litespimmap_count\[5\],24.08
soc.core.mgmtsoc_value\[14\],24.08
soc.core.multiregimpl11_regs0,24.08
soc.core.storage\[10\]\[3\],24.08
soc.core.storage\[13\]\[7\],24.08
soc.core.uart_rx_trigger_d,24.08
net733,24.08
net2812,24.08
net3007,24.08
net3220,24.08
pll.ringosc.dstage\[1\].id.ts,24.05
net2669,23.99
gpio_control_in_1\[4\].gpio_defaults\[8\],23.985
mprj_io_in[33],23.94
pll.ext_trim\[21\],23.94
user_io_oeb\[17\],23.94
_14198_,23.86
_14363_,23.81
gpio_control_in_2\[6\].shift_register\[1\],23.81
soc.core.VexRiscv.CsrPlugin_mepc\[27\],23.81
soc.core.VexRiscv.CsrPlugin_mtval\[19\],23.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[19\],23.81
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[19\],23.81
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[26\],23.81
soc.core.uart_phy_rx_phase\[26\],23.81
soc.core.uart_phy_tx_phase\[15\],23.81
clknet_leaf_364_clock_ctrl.core_clk,23.81
clknet_leaf_404_clock_ctrl.core_clk,23.81
_11423_,23.76
_14108_,23.76
soc.core.dbg_uart_rx_phase\[6\],23.76
_06982_,23.67
_00535_,23.62
_01017_,23.62
_04184_,23.62
_04635_,23.62
_04845_,23.62
_05038_,23.62
_05324_,23.62
_05555_,23.62
_08844_,23.62
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[8\],23.62
net2985,23.62
_00092_,23.57
_00161_,23.57
_00603_,23.57
_00628_,23.57
_01923_,23.57
_02505_,23.57
_03228_,23.57
_03803_,23.57
_03949_,23.57
_04046_,23.57
_04503_,23.57
_04748_,23.57
_04858_,23.57
_05073_,23.57
_05089_,23.57
_05103_,23.57
_05136_,23.57
_05515_,23.57
_05583_,23.57
_05844_,23.57
_06053_,23.57
_06150_,23.57
_06203_,23.57
_06484_,23.57
_06896_,23.57
_06915_,23.57
_06994_,23.57
_07348_,23.57
_07534_,23.57
_07588_,23.57
_07810_,23.57
_08177_,23.57
_08391_,23.57
_08416_,23.57
_08422_,23.57
_08542_,23.57
_08591_,23.57
_08999_,23.57
_10143_,23.57
_10189_,23.57
_11299_,23.57
_11631_,23.57
_11803_,23.57
_12025_,23.57
_12175_,23.57
_12182_,23.57
_12535_,23.57
_13578_,23.57
_13991_,23.57
_14029_,23.57
_14080_,23.57
_14123_,23.57
_14440_,23.57
_15050_,23.57
_15531_,23.57
_15657_,23.57
_15882_,23.57
_16413_,23.57
_16429_,23.57
_16456_,23.57
gpio_control_in_1\[0\].pad_gpio_outen,23.57
gpio_control_in_1\[9\].pad_gpio_outen,23.57
gpio_control_in_1a\[2\].gpio_outen,23.57
gpio_control_in_1a\[3\].shift_register\[8\],23.57
gpio_control_in_1a\[5\].gpio_oe_override,23.57
gpio_control_in_2\[3\].shift_register\[1\],23.57
mgmt_buffers.la_data_in_mprj_bar\[10\],23.57
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0,23.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[10\],23.57
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[16\],23.57
soc.core.interface3_bank_bus_dat_r\[23\],23.57
soc.core.memdat_1\[2\],23.57
soc.core.storage_1\[6\]\[7\],23.57
net231,23.57
net273,23.57
net348,23.57
clknet_leaf_1030_clock_ctrl.core_clk,23.57
net2764,23.57
net2979,23.57
net3089,23.57
_00144_,23.52
_00437_,23.52
_00678_,23.52
_02105_,23.52
_02237_,23.52
_02666_,23.52
_02804_,23.52
_02808_,23.52
_02822_,23.52
_02999_,23.52
_03713_,23.52
_04011_,23.52
_04143_,23.52
_04273_,23.52
_04311_,23.52
_04427_,23.52
_04925_,23.52
_05451_,23.52
_05485_,23.52
_05897_,23.52
_06720_,23.52
_06722_,23.52
_06824_,23.52
_07347_,23.52
_07448_,23.52
_07542_,23.52
_07680_,23.52
_07773_,23.52
_07778_,23.52
_08034_,23.52
_08241_,23.52
_08290_,23.52
_08451_,23.52
_08797_,23.52
_08838_,23.52
_09451_,23.52
_09618_,23.52
_10226_,23.52
_10802_,23.52
_10952_,23.52
_11571_,23.52
_11673_,23.52
_11751_,23.52
_12016_,23.52
_12113_,23.52
_12193_,23.52
_12198_,23.52
_12394_,23.52
_12449_,23.52
_12569_,23.52
_12603_,23.52
_13074_,23.52
_13090_,23.52
_13093_,23.52
_13233_,23.52
_13286_,23.52
_13457_,23.52
_13983_,23.52
_14411_,23.52
_14634_,23.52
_14656_,23.52
_14696_,23.52
_15243_,23.52
_15375_,23.52
_15399_,23.52
_15419_,23.52
_15620_,23.52
_15710_,23.52
gpio_control_in_1\[5\].gpio_oe_override,23.52
gpio_control_in_2\[0\].gpio_outen,23.52
mgmt_buffers.la_data_in_enable\[30\],23.52
mgmt_buffers.la_data_in_mprj_bar\[8\],23.52
pll.itrim\[17\],23.52
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[15\],23.52
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[12\],23.52
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[28\],23.52
soc.core.VexRiscv.execute_to_memory_PC\[28\],23.52
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[9\],23.52
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[30\],23.52
soc.core.multiregimpl48_regs1,23.52
soc.core.storage\[1\]\[0\],23.52
net185,23.52
net199,23.52
net245,23.52
clknet_leaf_1089_clock_ctrl.core_clk,23.52
net2814,23.52
net2818,23.52
net2984,23.52
net3005,23.52
net3006,23.52
net3263,23.52
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[12\],23.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[2\],23.3
soc.core.uart_phy_rx_phase\[24\],23.3
_08581_,23.25
_12728_,23.25
_14631_,23.25
gpio_control_in_2\[4\].shift_register\[3\],23.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[9\],23.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[1\],23.25
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[26\],23.25
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[25\],23.25
soc.core.dbg_uart_rx_phase\[16\],23.25
clknet_leaf_625_clock_ctrl.core_clk,23.25
_12279_,23.2
_12792_,23.2
gpio_control_in_2\[4\].gpio_defaults\[9\],23.145
_11530_,23.11
gpio_control_in_1\[8\].gpio_defaults\[8\],23.105
mprj_io_oe[6],23.07
_14353_,23.06
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[14\],23.06
soc.core.dbg_uart_tx_phase\[11\],23.06
net2822,23.06
_00104_,23.01
_01391_,23.01
_01874_,23.01
_02120_,23.01
_02531_,23.01
_02718_,23.01
_02838_,23.01
_03011_,23.01
_03196_,23.01
_03545_,23.01
_03685_,23.01
_03755_,23.01
_04020_,23.01
_04149_,23.01
_04271_,23.01
_04451_,23.01
_04577_,23.01
_04684_,23.01
_04822_,23.01
_04831_,23.01
_04891_,23.01
_05157_,23.01
_05352_,23.01
_05712_,23.01
_05751_,23.01
_05794_,23.01
_05973_,23.01
_06178_,23.01
_06358_,23.01
_06383_,23.01
_06471_,23.01
_06530_,23.01
_06575_,23.01
_07873_,23.01
_07893_,23.01
_08018_,23.01
_08067_,23.01
_08489_,23.01
_08522_,23.01
_08617_,23.01
_08856_,23.01
_09110_,23.01
_09131_,23.01
_09932_,23.01
_10014_,23.01
_10312_,23.01
_10337_,23.01
_10880_,23.01
_10991_,23.01
_11294_,23.01
_11489_,23.01
_11541_,23.01
_11620_,23.01
_11643_,23.01
_11727_,23.01
_11941_,23.01
_11946_,23.01
_12026_,23.01
_12038_,23.01
_12241_,23.01
_12446_,23.01
_12459_,23.01
_14011_,23.01
_14086_,23.01
_14339_,23.01
_14424_,23.01
_14487_,23.01
_14558_,23.01
_15431_,23.01
_15724_,23.01
_15934_,23.01
_16028_,23.01
_16078_,23.01
_16112_,23.01
_16270_,23.01
_16280_,23.01
_16422_,23.01
_16425_,23.01
gpio_control_in_1a\[1\].gpio_pullup_sel,23.01
gpio_control_in_1a\[3\].shift_register\[5\],23.01
gpio_control_in_1a\[5\].gpio_schmitt_sel,23.01
gpio_control_in_2\[8\].gpio_pulldown_sel,23.01
mgmt_buffers.la_data_in_enable\[22\],23.01
mgmt_buffers.la_data_in_enable\[38\],23.01
mgmt_buffers.la_data_in_mprj\[4\],23.01
mgmt_buffers.la_data_in_mprj\[5\],23.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[2\],23.01
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[26\],23.01
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[13\],23.01
soc.core.VexRiscv.lastStagePc\[21\],23.01
soc.core.memdat_1\[4\],23.01
soc.core.storage\[13\]\[1\],23.01
soc.core.storage\[1\]\[7\],23.01
soc.core.storage_1\[9\]\[7\],23.01
soc.core.uart_phy_rx_phase\[16\],23.01
soc.core.uart_phy_tx_phase\[14\],23.01
net104,23.01
clknet_leaf_445_clock_ctrl.core_clk,23.01
net2687,23.01
net2765,23.01
net2801,23.01
net2804,23.01
net2855,23.01
net2941,23.01
net2989,23.01
net3200,23.01
_00480_,22.96
_00643_,22.96
_00830_,22.96
_01693_,22.96
_01724_,22.96
_01960_,22.96
_02018_,22.96
_02300_,22.96
_02565_,22.96
_02751_,22.96
_03295_,22.96
_03305_,22.96
_03375_,22.96
_03450_,22.96
_04111_,22.96
_04255_,22.96
_04305_,22.96
_04685_,22.96
_04700_,22.96
_05151_,22.96
_05160_,22.96
_05447_,22.96
_05847_,22.96
_05960_,22.96
_06005_,22.96
_06090_,22.96
_06186_,22.96
_06228_,22.96
_06551_,22.96
_06684_,22.96
_06744_,22.96
_06978_,22.96
_07044_,22.96
_07404_,22.96
_07416_,22.96
_07417_,22.96
_07423_,22.96
_07438_,22.96
_07640_,22.96
_07754_,22.96
_07821_,22.96
_07866_,22.96
_08066_,22.96
_08220_,22.96
_08255_,22.96
_08420_,22.96
_08426_,22.96
_08456_,22.96
_08494_,22.96
_08734_,22.96
_08937_,22.96
_09205_,22.96
_09406_,22.96
_09756_,22.96
_10141_,22.96
_10192_,22.96
_10246_,22.96
_10301_,22.96
_10363_,22.96
_10620_,22.96
_10752_,22.96
_11222_,22.96
_11472_,22.96
_11481_,22.96
_11534_,22.96
_11536_,22.96
_11796_,22.96
_12265_,22.96
_12406_,22.96
_12501_,22.96
_12544_,22.96
_12882_,22.96
_13094_,22.96
_13171_,22.96
_13178_,22.96
_13260_,22.96
_13874_,22.96
_14091_,22.96
_14797_,22.96
_14905_,22.96
_14927_,22.96
_14937_,22.96
_15618_,22.96
_15755_,22.96
_16060_,22.96
_16115_,22.96
_16234_,22.96
_16369_,22.96
_16398_,22.96
gpio_control_bidir_2\[0\].gpio_outen,22.96
gpio_control_in_1\[6\].pad_gpio_outen,22.96
gpio_control_in_2\[11\].gpio_outen,22.96
gpio_control_in_2\[7\].gpio_oe_override,22.96
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[21\],22.96
soc.core.multiregimpl47_regs1,22.96
net372,22.96
clknet_leaf_1123_clock_ctrl.core_clk,22.96
net2902,22.96
net2949,22.96
net3072,22.96
net3251,22.96
gpio_control_in_1\[3\].gpio_defaults\[8\],22.915
gpio_control_in_1\[0\].gpio_defaults\[5\],22.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[20\],22.74
_05346_,22.69
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[25\],22.69
soc.core.storage_1\[14\]\[1\],22.69
soc.core.storage_1\[3\]\[6\],22.69
clknet_leaf_1149_clock_ctrl.core_clk,22.69
_09403_,22.64
_12584_,22.64
_09160_,22.5
_10201_,22.5
_11976_,22.5
_12213_,22.5
_14230_,22.5
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[9\],22.5
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[14\],22.5
clknet_leaf_1067_clock_ctrl.core_clk,22.5
net3269,22.5
_00193_,22.45
_00239_,22.45
_00589_,22.45
_00596_,22.45
_00620_,22.45
_00922_,22.45
_02026_,22.45
_02200_,22.45
_02280_,22.45
_02674_,22.45
_02765_,22.45
_02830_,22.45
_02846_,22.45
_03051_,22.45
_03231_,22.45
_03366_,22.45
_03428_,22.45
_03446_,22.45
_03452_,22.45
_03528_,22.45
_03611_,22.45
_04068_,22.45
_04347_,22.45
_04589_,22.45
_05087_,22.45
_05345_,22.45
_05495_,22.45
_05646_,22.45
_05846_,22.45
_05941_,22.45
_06160_,22.45
_06448_,22.45
_06500_,22.45
_06613_,22.45
_06770_,22.45
_06800_,22.45
_06910_,22.45
_06928_,22.45
_06999_,22.45
_07059_,22.45
_07061_,22.45
_07132_,22.45
_07582_,22.45
_07604_,22.45
_07666_,22.45
_07839_,22.45
_07996_,22.45
_08030_,22.45
_08712_,22.45
_08891_,22.45
_09350_,22.45
_09462_,22.45
_09544_,22.45
_09759_,22.45
_09928_,22.45
_10155_,22.45
_10303_,22.45
_10339_,22.45
_10466_,22.45
_10685_,22.45
_10774_,22.45
_10929_,22.45
_11152_,22.45
_11568_,22.45
_12298_,22.45
_12349_,22.45
_12752_,22.45
_12763_,22.45
_12943_,22.45
_13298_,22.45
_13391_,22.45
_13795_,22.45
_13948_,22.45
_14184_,22.45
_14355_,22.45
_14670_,22.45
_14741_,22.45
_14773_,22.45
_14949_,22.45
_15706_,22.45
_15722_,22.45
_15741_,22.45
_15847_,22.45
_15896_,22.45
_15927_,22.45
_15937_,22.45
_16034_,22.45
_16218_,22.45
_16235_,22.45
_16320_,22.45
_16349_,22.45
clock_ctrl.divider.odd_0.old_N\[2\],22.45
clock_ctrl.divider2.even_0.counter\[1\],22.45
gpio_control_in_1a\[0\].shift_register\[1\],22.45
gpio_control_in_1a\[3\].gpio_outen,22.45
gpio_control_in_2\[5\].pad_gpio_outen,22.45
mgmt_buffers.la_data_in_mprj\[0\],22.45
pll.itrim\[20\],22.45
soc.core.VexRiscv.CsrPlugin_mtval\[14\],22.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[15\],22.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[17\],22.45
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[15\],22.45
soc.core.VexRiscv.lastStagePc\[8\],22.45
soc.core.interface0_bank_bus_dat_r\[9\],22.45
soc.core.mgmtsoc_reload_storage\[12\],22.45
soc.core.multiregimpl24_regs1,22.45
soc.core.storage_1\[0\]\[6\],22.45
soc.core.storage_1\[15\]\[7\],22.45
clknet_leaf_206_clock_ctrl.core_clk,22.45
net2701,22.45
net2746,22.45
net2789,22.45
net2805,22.45
net2868,22.45
net3095,22.45
net3204,22.45
_00076_,22.4
_00659_,22.4
_00753_,22.4
_00833_,22.4
_00881_,22.4
_01107_,22.4
_01139_,22.4
_01706_,22.4
_02634_,22.4
_02873_,22.4
_03129_,22.4
_03159_,22.4
_03810_,22.4
_04174_,22.4
_04263_,22.4
_04502_,22.4
_04679_,22.4
_04681_,22.4
_04711_,22.4
_04929_,22.4
_05013_,22.4
_05466_,22.4
_05627_,22.4
_06322_,22.4
_06426_,22.4
_06768_,22.4
_07326_,22.4
_07478_,22.4
_07589_,22.4
_07770_,22.4
_07790_,22.4
_07880_,22.4
_08202_,22.4
_08233_,22.4
_08293_,22.4
_08589_,22.4
_09142_,22.4
_09349_,22.4
_09642_,22.4
_09723_,22.4
_10927_,22.4
_11114_,22.4
_11247_,22.4
_11261_,22.4
_11362_,22.4
_11499_,22.4
_11781_,22.4
_13019_,22.4
_13076_,22.4
_13592_,22.4
_13947_,22.4
_14325_,22.4
_14513_,22.4
_14972_,22.4
_15127_,22.4
_15153_,22.4
_15219_,22.4
_15421_,22.4
_15649_,22.4
_15797_,22.4
_15967_,22.4
_15976_,22.4
gpio_control_in_2\[3\].gpio_inen,22.4
gpio_control_in_2\[6\].gpio_outen,22.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[2\],22.4
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[6\],22.4
soc.core.storage\[11\]\[3\],22.4
soc.core.storage_1\[8\]\[5\],22.4
net2721,22.4
net2886,22.4
net2905,22.4
net3147,22.4
clock_ctrl.divider.N\[0\],22.31
pll.ext_trim\[15\],22.26
_14199_,22.18
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[16\],22.13
soc.core.storage\[6\]\[4\],22.13
soc.core.uart_phy_rx_phase\[14\],22.13
_12495_,22.08
clock_ctrl.divider2.odd_0.initial_begin\[2\],22.08
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[28\],22.08
soc.core.storage\[12\]\[3\],21.99
_02818_,21.94
_09051_,21.94
_14268_,21.94
gpio_control_in_2\[8\].pad_gpio_out,21.94
pll.ringosc.c\[1\],21.94
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[10\],21.94
soc.core.gpioin1_gpioin1_trigger_d,21.94
_00035_,21.89
_00442_,21.89
_00561_,21.89
_00669_,21.89
_00744_,21.89
_00883_,21.89
_01584_,21.89
_02173_,21.89
_02195_,21.89
_02405_,21.89
_02485_,21.89
_03809_,21.89
_04677_,21.89
_04849_,21.89
_05665_,21.89
_05701_,21.89
_05982_,21.89
_06091_,21.89
_06268_,21.89
_06336_,21.89
_06387_,21.89
_06429_,21.89
_06462_,21.89
_06657_,21.89
_07533_,21.89
_07610_,21.89
_07844_,21.89
_07981_,21.89
_08270_,21.89
_08360_,21.89
_08587_,21.89
_08731_,21.89
_08886_,21.89
_08888_,21.89
_09558_,21.89
_09923_,21.89
_10320_,21.89
_10490_,21.89
_10502_,21.89
_10586_,21.89
_10691_,21.89
_10705_,21.89
_10710_,21.89
_10806_,21.89
_10875_,21.89
_11085_,21.89
_11128_,21.89
_11413_,21.89
_11500_,21.89
_11538_,21.89
_11627_,21.89
_11788_,21.89
_12106_,21.89
_12480_,21.89
_13221_,21.89
_13438_,21.89
_13685_,21.89
_13954_,21.89
_14167_,21.89
_14338_,21.89
_14455_,21.89
_14790_,21.89
_15145_,21.89
_15587_,21.89
_15634_,21.89
_15726_,21.89
_16082_,21.89
_16346_,21.89
_16378_,21.89
gpio_control_in_2\[15\].gpio_oe_override,21.89
gpio_control_in_2\[2\].serial_data_in,21.89
gpio_control_in_2\[5\].gpio_pulldown_sel,21.89
mgmt_buffers.la_data_in_enable\[62\],21.89
mgmt_buffers.la_data_in_mprj\[17\],21.89
mgmt_buffers.la_data_in_mprj_bar\[0\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[15\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[9\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[19\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[21\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[28\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[18\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[16\],21.89
soc.core.dbg_uart_rx_phase\[13\],21.89
soc.core.dbg_uart_rx_phase\[17\],21.89
soc.core.mgmtsoc_litespimmap_count\[3\],21.89
soc.core.multiregimpl21_regs0,21.89
soc.core.storage\[8\]\[1\],21.89
soc.core.uart_phy_rx_phase\[28\],21.89
soc.core.uart_phy_rx_phase\[6\],21.89
clknet_leaf_252_clock_ctrl.core_clk,21.89
clknet_opt_7_0_clock_ctrl.core_clk,21.89
net2743,21.89
net2757,21.89
net3010,21.89
net3272,21.89
_00214_,21.84
_00456_,21.84
_00613_,21.84
_00675_,21.84
_00688_,21.84
_00694_,21.84
_00738_,21.84
_00875_,21.84
_01305_,21.84
_02004_,21.84
_02179_,21.84
_03092_,21.84
_03118_,21.84
_03512_,21.84
_03661_,21.84
_04057_,21.84
_04338_,21.84
_04659_,21.84
_04673_,21.84
_04675_,21.84
_04943_,21.84
_05080_,21.84
_05229_,21.84
_06074_,21.84
_06364_,21.84
_06461_,21.84
_06494_,21.84
_06499_,21.84
_06568_,21.84
_06618_,21.84
_06958_,21.84
_07104_,21.84
_07111_,21.84
_07214_,21.84
_07710_,21.84
_07715_,21.84
_07726_,21.84
_08044_,21.84
_08131_,21.84
_08219_,21.84
_08257_,21.84
_08266_,21.84
_08596_,21.84
_09099_,21.84
_09591_,21.84
_10109_,21.84
_10154_,21.84
_10214_,21.84
_10744_,21.84
_10777_,21.84
_10889_,21.84
_11343_,21.84
_12117_,21.84
_12333_,21.84
_12476_,21.84
_13205_,21.84
_13263_,21.84
_13462_,21.84
_13512_,21.84
_14659_,21.84
_14688_,21.84
_14871_,21.84
_14994_,21.84
_15065_,21.84
_15228_,21.84
_15422_,21.84
_15591_,21.84
_15734_,21.84
_16356_,21.84
_16374_,21.84
mgmt_buffers.la_data_in_enable\[60\],21.84
mgmt_buffers.la_data_in_mprj_bar\[33\],21.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[17\],21.84
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[15\],21.84
soc.core.storage_1\[0\]\[4\],21.84
soc.core.uart_phy_tx_phase\[22\],21.84
soc.core.uart_phy_tx_phase\[7\],21.84
net183,21.84
net220,21.84
net383,21.84
net2828,21.84
net2901,21.84
net2962,21.84
net3071,21.84
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[13\],21.72
net2552,21.7
gpio_control_in_1a\[3\].shift_register\[1\],21.67
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[12\],21.62
_05435_,21.57
_05620_,21.57
_08834_,21.57
_12324_,21.57
_12974_,21.57
_15287_,21.57
gpio_control_in_1\[5\].shift_register\[1\],21.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[8\],21.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[4\],21.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[8\],21.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[7\],21.57
soc.core.VexRiscv.execute_to_memory_PC\[26\],21.57
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[21\],21.57
soc.core.spi_master_miso\[6\],21.57
soc.core.storage\[3\]\[4\],21.57
clknet_leaf_697_clock_ctrl.core_clk,21.57
_15342_,21.52
pll.ringosc.dstage\[7\].id.ts,21.52
soc.core.VexRiscv.CsrPlugin_mtvec_base\[20\],21.52
gpio_control_in_2\[1\].gpio_defaults\[7\],21.455
mprj_io_pulldown_sel[6],21.42
_10495_,21.38
_14414_,21.38
gpio_control_in_1\[3\].pad_gpio_outen,21.38
gpio_control_in_2\[10\].pad_gpio_outen,21.38
soc.core.storage_1\[6\]\[3\],21.38
net3271,21.38
_00266_,21.33
_00498_,21.33
_00565_,21.33
_00627_,21.33
_00673_,21.33
_00731_,21.33
_01900_,21.33
_01915_,21.33
_02167_,21.33
_02686_,21.33
_02934_,21.33
_02960_,21.33
_03085_,21.33
_03150_,21.33
_03327_,21.33
_03607_,21.33
_03733_,21.33
_03754_,21.33
_03911_,21.33
_03965_,21.33
_04028_,21.33
_04175_,21.33
_04208_,21.33
_04281_,21.33
_04367_,21.33
_04447_,21.33
_04492_,21.33
_04578_,21.33
_04741_,21.33
_04911_,21.33
_05359_,21.33
_05470_,21.33
_05662_,21.33
_05873_,21.33
_06087_,21.33
_06208_,21.33
_06391_,21.33
_06562_,21.33
_06603_,21.33
_07160_,21.33
_07270_,21.33
_07414_,21.33
_07761_,21.33
_07804_,21.33
_08025_,21.33
_08058_,21.33
_09573_,21.33
_09607_,21.33
_09717_,21.33
_09718_,21.33
_10522_,21.33
_10708_,21.33
_10883_,21.33
_10939_,21.33
_10993_,21.33
_11051_,21.33
_11106_,21.33
_11129_,21.33
_11493_,21.33
_11517_,21.33
_11572_,21.33
_11649_,21.33
_11680_,21.33
_11911_,21.33
_11982_,21.33
_12201_,21.33
_12346_,21.33
_12445_,21.33
_12896_,21.33
_12963_,21.33
_13444_,21.33
_13855_,21.33
_13905_,21.33
_13981_,21.33
_14232_,21.33
_14439_,21.33
_14482_,21.33
_14817_,21.33
_14877_,21.33
_15063_,21.33
_15149_,21.33
_15204_,21.33
_15337_,21.33
_15701_,21.33
_15708_,21.33
_15715_,21.33
_15745_,21.33
_15926_,21.33
_15931_,21.33
_16074_,21.33
_16129_,21.33
_16354_,21.33
_16435_,21.33
gpio_control_bidir_1\[0\].gpio_pullup_sel,21.33
gpio_control_bidir_1\[1\].gpio_oe_override,21.33
gpio_control_in_1\[7\].gpio_oe_override,21.33
gpio_control_in_1a\[2\].shift_register\[8\],21.33
gpio_control_in_2\[10\].serial_data_out,21.33
mgmt_buffers.la_data_in_enable\[5\],21.33
mgmt_buffers.la_data_in_mprj_bar\[18\],21.33
mgmt_buffers.mprj_dat_i_core_bar\[5\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342,21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[13\],21.33
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[2\],21.33
soc.core.dbg_uart_count\[6\],21.33
soc.core.gpioin0_gpioin0_mode_storage,21.33
soc.core.gpioin3_pending_re,21.33
soc.core.multiregimpl10_regs0,21.33
soc.core.multiregimpl12_regs1,21.33
soc.core.multiregimpl15_regs0,21.33
soc.core.multiregimpl57_regs1,21.33
soc.core.multiregimpl68_regs0,21.33
soc.core.storage\[5\]\[3\],21.33
soc.core.storage_1\[15\]\[1\],21.33
net294,21.33
net374,21.33
net384,21.33
net2686,21.33
net2852,21.33
net2857,21.33
net2861,21.33
net2994,21.33
net3258,21.33
_00110_,21.28
_00133_,21.28
_00672_,21.28
_00768_,21.28
_01106_,21.28
_02013_,21.28
_02064_,21.28
_02247_,21.28
_02771_,21.28
_03646_,21.28
_04037_,21.28
_04180_,21.28
_04283_,21.28
_04686_,21.28
_05207_,21.28
_05308_,21.28
_06021_,21.28
_06095_,21.28
_06217_,21.28
_06291_,21.28
_06839_,21.28
_07469_,21.28
_07751_,21.28
_07832_,21.28
_08118_,21.28
_08137_,21.28
_08156_,21.28
_08298_,21.28
_08569_,21.28
_09014_,21.28
_09593_,21.28
_09619_,21.28
_09840_,21.28
_10252_,21.28
_10598_,21.28
_10607_,21.28
_10745_,21.28
_11340_,21.28
_11498_,21.28
_11689_,21.28
_11712_,21.28
_11813_,21.28
_11886_,21.28
_12264_,21.28
_12774_,21.28
_12889_,21.28
_13084_,21.28
_13197_,21.28
_13293_,21.28
_13354_,21.28
_13522_,21.28
_13586_,21.28
_13673_,21.28
_13945_,21.28
_14208_,21.28
_14577_,21.28
_15086_,21.28
_15369_,21.28
gpio_control_in_1a\[3\].gpio_oe_override,21.28
gpio_control_in_1a\[4\].gpio_slew_sel,21.28
mgmt_buffers.la_data_in_enable\[29\],21.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[9\],21.28
soc.core.spi_master_cs_storage\[3\],21.28
soc.core.storage\[6\]\[5\],21.28
soc.core.storage\[7\]\[4\],21.28
clknet_leaf_798_clock_ctrl.core_clk,21.28
net2753,21.28
net2839,21.28
net2888,21.28
net2889,21.28
net2920,21.28
net3050,21.28
net3203,21.28
gpio_control_in_1\[1\].gpio_defaults\[8\],21.235
pll.ext_trim\[14\],21.14
_12669_,21.01
_15819_,21.01
gpio_control_in_1\[8\].shift_register\[3\],21.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[19\],21.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[8\],21.01
soc.core.dbg_uart_rx_phase\[9\],21.01
soc.core.spi_master_cs_storage\[8\],21.01
soc.core.storage_1\[10\]\[0\],21.01
soc.core.storage_1\[10\]\[2\],21.01
soc.core.uart_phy_tx_data\[4\],21.01
_10280_,20.96
_14651_,20.96
_15120_,20.96
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[23\],20.96
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[17\],20.96
soc.core.mgmtsoc_value_status\[23\],20.96
soc.core.spi_master_cs_storage\[6\],20.96
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[10\],20.87
_01504_,20.82
_05452_,20.82
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[20\],20.82
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[25\],20.82
soc.core.memdat_1\[5\],20.82
_00081_,20.77
_00147_,20.77
_00173_,20.77
_01578_,20.77
_01811_,20.77
_02139_,20.77
_02517_,20.77
_02523_,20.77
_02735_,20.77
_03089_,20.77
_03288_,20.77
_03364_,20.77
_03531_,20.77
_03549_,20.77
_03758_,20.77
_03988_,20.77
_04009_,20.77
_04122_,20.77
_04141_,20.77
_04187_,20.77
_04501_,20.77
_04607_,20.77
_06408_,20.77
_06544_,20.77
_06996_,20.77
_07165_,20.77
_07343_,20.77
_07443_,20.77
_07477_,20.77
_07889_,20.77
_07912_,20.77
_08173_,20.77
_08299_,20.77
_08819_,20.77
_09218_,20.77
_09568_,20.77
_09808_,20.77
_09820_,20.77
_10098_,20.77
_10477_,20.77
_10678_,20.77
_10936_,20.77
_10985_,20.77
_11125_,20.77
_11318_,20.77
_11513_,20.77
_11552_,20.77
_11695_,20.77
_12679_,20.77
_12802_,20.77
_12968_,20.77
_13126_,20.77
_13246_,20.77
_13255_,20.77
_13439_,20.77
_13530_,20.77
_13840_,20.77
_13870_,20.77
_14125_,20.77
_14177_,20.77
_14223_,20.77
_14420_,20.77
_14453_,20.77
_14921_,20.77
_15238_,20.77
_15372_,20.77
_15446_,20.77
_15561_,20.77
_15663_,20.77
_15699_,20.77
_15784_,20.77
_15917_,20.77
_16200_,20.77
_16231_,20.77
_16370_,20.77
_16439_,20.77
clock_ctrl.divider.even_0.counter\[2\],20.77
gpio_control_bidir_1\[1\].shift_register\[1\],20.77
gpio_control_in_2\[4\].gpio_oe_override,20.77
mgmt_buffers.la_data_in_enable\[31\],20.77
mgmt_buffers.la_data_in_enable\[32\],20.77
soc.core.VexRiscv.CsrPlugin_mtval\[22\],20.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[8\],20.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[5\],20.77
soc.core.VexRiscv.execute_to_memory_PC\[8\],20.77
soc.core.interface10_bank_bus_dat_r\[11\],20.77
soc.core.multiregimpl42_regs1,20.77
soc.core.spi_master_miso_data\[2\],20.77
soc.core.storage_1\[13\]\[3\],20.77
soc.core.uart_phy_rx_phase\[9\],20.77
net213,20.77
net323,20.77
net394,20.77
net2885,20.77
net2936,20.77
net3228,20.77
_00125_,20.72
_00500_,20.72
_00501_,20.72
_00595_,20.72
_00785_,20.72
_00810_,20.72
_01066_,20.72
_01557_,20.72
_01877_,20.72
_02015_,20.72
_02338_,20.72
_02498_,20.72
_02660_,20.72
_02693_,20.72
_02858_,20.72
_03149_,20.72
_03439_,20.72
_03636_,20.72
_03692_,20.72
_03735_,20.72
_04474_,20.72
_04532_,20.72
_04620_,20.72
_04834_,20.72
_05050_,20.72
_05472_,20.72
_05964_,20.72
_05999_,20.72
_06139_,20.72
_06161_,20.72
_06180_,20.72
_06190_,20.72
_06424_,20.72
_06436_,20.72
_06611_,20.72
_06649_,20.72
_07062_,20.72
_07300_,20.72
_07344_,20.72
_07398_,20.72
_07510_,20.72
_07606_,20.72
_07737_,20.72
_07850_,20.72
_08063_,20.72
_08100_,20.72
_08272_,20.72
_08401_,20.72
_08722_,20.72
_08880_,20.72
_08914_,20.72
_09414_,20.72
_10006_,20.72
_10093_,20.72
_10163_,20.72
_10498_,20.72
_10503_,20.72
_10546_,20.72
_10703_,20.72
_11097_,20.72
_11102_,20.72
_11371_,20.72
_11905_,20.72
_12083_,20.72
_12160_,20.72
_12289_,20.72
_12971_,20.72
_13078_,20.72
_13170_,20.72
_13542_,20.72
_13759_,20.72
_13806_,20.72
_13861_,20.72
_14835_,20.72
_14864_,20.72
_14975_,20.72
_15010_,20.72
_15465_,20.72
_15533_,20.72
gpio_control_in_1a\[0\].gpio_inen,20.72
gpio_control_in_2\[0\].gpio_pullup_sel,20.72
mgmt_buffers.la_data_in_mprj\[44\],20.72
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[27\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[6\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[9\],20.72
soc.core.dbg_uart_count\[17\],20.72
soc.core.mgmtsoc_litespisdrphycore_sr_out\[31\],20.72
soc.core.multiregimpl25_regs1,20.72
soc.core.storage\[4\]\[2\],20.72
soc.core.storage\[4\]\[6\],20.72
soc.core.storage_1\[10\]\[7\],20.72
soc.core.storage_1\[7\]\[5\],20.72
net392,20.72
clknet_3_4_1_clock_ctrl.core_clk,20.72
net2865,20.72
net3015,20.72
net3167,20.72
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[23\],20.5
soc.core.uart_phy_rx_phase\[27\],20.5
_09848_,20.45
_11473_,20.45
_13559_,20.45
_14087_,20.45
gpio_control_in_1\[8\].shift_register\[1\],20.45
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[6\],20.45
soc.core.VexRiscv.CsrPlugin_mtval\[21\],20.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[8\],20.45
soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW\[0\],20.45
soc.core.mgmtsoc_litespimmap_count\[0\],20.45
soc.core.storage\[10\]\[7\],20.45
soc.core.storage_1\[1\]\[4\],20.45
_13554_,20.4
soc.core.dbg_uart_tx_phase\[24\],20.4
soc.core.spi_master_cs_storage\[9\],20.4
soc.core.storage\[5\]\[1\],20.4
soc.core.uart_phy_rx_phase\[20\],20.4
_04296_,20.26
_05032_,20.26
_05356_,20.26
_05828_,20.26
_08285_,20.26
_11877_,20.26
_14310_,20.26
_15673_,20.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[14\],20.26
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[15\],20.26
net1974,20.26
_00084_,20.21
_00152_,20.21
_00240_,20.21
_00455_,20.21
_01456_,20.21
_01582_,20.21
_01587_,20.21
_01676_,20.21
_01708_,20.21
_01909_,20.21
_02012_,20.21
_02709_,20.21
_02832_,20.21
_03020_,20.21
_03034_,20.21
_03043_,20.21
_03175_,20.21
_03278_,20.21
_03357_,20.21
_03430_,20.21
_03861_,20.21
_04185_,20.21
_04399_,20.21
_04434_,20.21
_04547_,20.21
_04548_,20.21
_04848_,20.21
_04853_,20.21
_04897_,20.21
_05110_,20.21
_05135_,20.21
_05429_,20.21
_05448_,20.21
_05798_,20.21
_05993_,20.21
_06518_,20.21
_06561_,20.21
_06680_,20.21
_06879_,20.21
_06898_,20.21
_07284_,20.21
_07649_,20.21
_07792_,20.21
_07938_,20.21
_08014_,20.21
_08024_,20.21
_08231_,20.21
_08539_,20.21
_08852_,20.21
_08875_,20.21
_08974_,20.21
_09065_,20.21
_09396_,20.21
_09805_,20.21
_10513_,20.21
_10642_,20.21
_10779_,20.21
_10785_,20.21
_10809_,20.21
_11296_,20.21
_11341_,20.21
_11410_,20.21
_11641_,20.21
_11852_,20.21
_12132_,20.21
_12272_,20.21
_12387_,20.21
_12611_,20.21
_12662_,20.21
_12733_,20.21
_12868_,20.21
_13301_,20.21
_13660_,20.21
_13730_,20.21
_13783_,20.21
_14218_,20.21
_14348_,20.21
_14406_,20.21
_14857_,20.21
_15155_,20.21
_15415_,20.21
_15508_,20.21
_15610_,20.21
_15754_,20.21
_15838_,20.21
_16014_,20.21
clock_ctrl.divider2.even_0.counter\[0\],20.21
mgmt_buffers.la_data_in_enable\[18\],20.21
mgmt_buffers.la_data_in_mprj\[1\],20.21
mgmt_buffers.la_data_in_mprj\[50\],20.21
soc.core.VexRiscv.CsrPlugin_mstatus_MPP\[1\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[10\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[9\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[15\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[1\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[9\],20.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[2\],20.21
soc.core.VexRiscv.execute_to_memory_PC\[24\],20.21
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[10\],20.21
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[12\],20.21
soc.core.dbg_uart_count\[2\],20.21
soc.core.dbg_uart_rx_phase\[14\],20.21
soc.core.gpioin5_pending_r,20.21
soc.core.spi_master_miso_data\[4\],20.21
soc.core.storage\[14\]\[3\],20.21
soc.core.storage_1\[3\]\[3\],20.21
soc.core.uart_phy_tx_data\[3\],20.21
net360,20.21
net2887,20.21
net3184,20.21
net3216,20.21
_00117_,20.16
_00726_,20.16
_00770_,20.16
_00787_,20.16
_00865_,20.16
_01049_,20.16
_01422_,20.16
_01459_,20.16
_02113_,20.16
_03097_,20.16
_03297_,20.16
_03429_,20.16
_03449_,20.16
_03732_,20.16
_03785_,20.16
_03925_,20.16
_04003_,20.16
_04442_,20.16
_04490_,20.16
_04513_,20.16
_04732_,20.16
_05133_,20.16
_05202_,20.16
_06062_,20.16
_06230_,20.16
_06355_,20.16
_06369_,20.16
_06380_,20.16
_06473_,20.16
_06674_,20.16
_06959_,20.16
_07016_,20.16
_07046_,20.16
_07089_,20.16
_07149_,20.16
_07225_,20.16
_07573_,20.16
_08080_,20.16
_08281_,20.16
_08414_,20.16
_08496_,20.16
_08627_,20.16
_08818_,20.16
_09541_,20.16
_09763_,20.16
_10108_,20.16
_10110_,20.16
_10234_,20.16
_10471_,20.16
_10494_,20.16
_10553_,20.16
_10826_,20.16
_10832_,20.16
_11419_,20.16
_11479_,20.16
_11858_,20.16
_11970_,20.16
_12022_,20.16
_12107_,20.16
_12410_,20.16
_12598_,20.16
_12666_,20.16
_12747_,20.16
_12921_,20.16
_12931_,20.16
_12961_,20.16
_13049_,20.16
_13531_,20.16
_13882_,20.16
_13893_,20.16
_13914_,20.16
_14018_,20.16
_14293_,20.16
_14650_,20.16
_14878_,20.16
_15060_,20.16
_15490_,20.16
_15518_,20.16
_15767_,20.16
_16056_,20.16
_16269_,20.16
_16384_,20.16
gpio_control_in_2\[10\].gpio_oe_override,20.16
gpio_control_in_2\[1\].gpio_oe_override,20.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[8\],20.16
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[17\],20.16
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[28\],20.16
soc.core.gpioin4_gpioin4_trigger_d,20.16
soc.core.interface0_bank_bus_dat_r\[17\],20.16
soc.core.interface0_bank_bus_dat_r\[6\],20.16
soc.core.mgmtsoc_value\[9\],20.16
soc.core.multiregimpl12_regs0,20.16
soc.core.storage\[11\]\[7\],20.16
net198,20.16
net354,20.16
net2782,20.16
net2786,20.16
net2892,20.16
net3232,20.16
net2557,20.07
_15305_,19.94
soc.core.uart_phy_rx_phase\[13\],19.94
_03767_,19.89
_14349_,19.89
clock_ctrl.divider2.odd_0.old_N\[2\],19.89
pll.ringosc.dstage\[8\].id.d1,19.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[5\],19.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[19\],19.89
_08810_,19.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[14\],19.84
mprj_io_ie[4],19.735
_02917_,19.7
_03696_,19.7
_05149_,19.7
_09727_,19.7
_12085_,19.7
_12096_,19.7
_13546_,19.7
pll.pll_control.prep\[0\],19.7
soc.core.VexRiscv.lastStagePc\[22\],19.7
_00510_,19.65
_00531_,19.65
_00566_,19.65
_00671_,19.65
_01007_,19.65
_01991_,19.65
_01999_,19.65
_02134_,19.65
_02362_,19.65
_02392_,19.65
_02439_,19.65
_02584_,19.65
_02591_,19.65
_03200_,19.65
_03465_,19.65
_03482_,19.65
_03595_,19.65
_03784_,19.65
_04031_,19.65
_04453_,19.65
_04630_,19.65
_04877_,19.65
_05660_,19.65
_06282_,19.65
_06466_,19.65
_06521_,19.65
_06870_,19.65
_06950_,19.65
_06957_,19.65
_07707_,19.65
_07731_,19.65
_07854_,19.65
_07877_,19.65
_07944_,19.65
_08054_,19.65
_08150_,19.65
_08637_,19.65
_08667_,19.65
_08754_,19.65
_09311_,19.65
_09417_,19.65
_09602_,19.65
_09709_,19.65
_10077_,19.65
_10165_,19.65
_10209_,19.65
_10283_,19.65
_10554_,19.65
_11245_,19.65
_12118_,19.65
_12287_,19.65
_12770_,19.65
_12936_,19.65
_12978_,19.65
_13541_,19.65
_13894_,19.65
_13932_,19.65
_14040_,19.65
_14122_,19.65
_14150_,19.65
_14235_,19.65
_14560_,19.65
_14565_,19.65
_14672_,19.65
_14848_,19.65
_15187_,19.65
_15386_,19.65
_15950_,19.65
_16150_,19.65
_16285_,19.65
_16368_,19.65
_16433_,19.65
_16463_,19.65
clock_ctrl.reset_delay\[0\],19.65
gpio_control_bidir_1\[0\].pad_gpio_outen,19.65
net2595,19.65
gpio_control_in_2\[9\].gpio_oe_override,19.65
mgmt_buffers.la_data_in_mprj\[53\],19.65
mgmt_buffers.la_data_in_mprj\[56\],19.65
mgmt_buffers.la_data_in_mprj_bar\[9\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[19\],19.65
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[28\],19.65
soc.core.interface13_bank_bus_dat_r\[0\],19.65
soc.core.interface1_bank_bus_dat_r\[0\],19.65
soc.core.interface6_bank_bus_dat_r\[12\],19.65
soc.core.mgmtsoc_value_status\[7\],19.65
soc.core.storage\[9\]\[4\],19.65
soc.core.storage_1\[14\]\[6\],19.65
soc.core.storage_1\[3\]\[0\],19.65
soc.core.uart_phy_rx_phase\[11\],19.65
net200,19.65
net275,19.65
net276,19.65
net308,19.65
net358,19.65
net433,19.65
clknet_leaf_442_clock_ctrl.core_clk,19.65
net2646,19.65
net2762,19.65
net2803,19.65
net2809,19.65
net2850,19.65
net2997,19.65
_00111_,19.6
_00114_,19.6
_00162_,19.6
_00665_,19.6
_00860_,19.6
_02067_,19.6
_02399_,19.6
_02606_,19.6
_03135_,19.6
_03541_,19.6
_03620_,19.6
_03719_,19.6
_03723_,19.6
_04152_,19.6
_04217_,19.6
_04487_,19.6
_04944_,19.6
_05153_,19.6
_05939_,19.6
_05958_,19.6
_06007_,19.6
_06045_,19.6
_06121_,19.6
_06214_,19.6
_06416_,19.6
_06417_,19.6
_06588_,19.6
_06610_,19.6
_07634_,19.6
_07818_,19.6
_07947_,19.6
_07992_,19.6
_08218_,19.6
_08785_,19.6
_08958_,19.6
_09032_,19.6
_09155_,19.6
_09612_,19.6
_09614_,19.6
_09862_,19.6
_10025_,19.6
_10120_,19.6
_10442_,19.6
_10775_,19.6
_10834_,19.6
_10872_,19.6
_10949_,19.6
_11170_,19.6
_11364_,19.6
_11531_,19.6
_11581_,19.6
_11666_,19.6
_11710_,19.6
_11863_,19.6
_11953_,19.6
_11992_,19.6
_12041_,19.6
_12087_,19.6
_12197_,19.6
_12400_,19.6
_12503_,19.6
_12601_,19.6
_12765_,19.6
_13386_,19.6
_13447_,19.6
_13589_,19.6
_13747_,19.6
_14068_,19.6
_14190_,19.6
_14320_,19.6
_14413_,19.6
_14608_,19.6
_14664_,19.6
_14888_,19.6
_15128_,19.6
_15306_,19.6
_15420_,19.6
_15456_,19.6
_15517_,19.6
_15612_,19.6
_15693_,19.6
_15899_,19.6
_15952_,19.6
_16043_,19.6
_16284_,19.6
_16328_,19.6
gpio_control_in_1a\[3\].gpio_pullup_sel,19.6
gpio_control_in_2\[12\].serial_data_in,19.6
gpio_control_in_2\[15\].gpio_outen,19.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[7\],19.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[19\],19.6
soc.core.mgmtsoc_scratch_storage\[8\],19.6
soc.core.multiregimpl52_regs0,19.6
soc.core.storage\[5\]\[0\],19.6
soc.core.uart_phy_rx_phase\[29\],19.6
soc.core.uart_phy_tx_data\[6\],19.6
net154,19.6
net167,19.6
net274,19.6
net388,19.6
clknet_leaf_1198_clock_ctrl.core_clk,19.6
net2908,19.6
net2940,19.6
net3009,19.6
clock_ctrl.ext_reset,19.51
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[2\],19.38
gpio_control_in_1\[8\].shift_register\[5\],19.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[4\],19.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[7\],19.33
_14136_,19.28
_15316_,19.28
gpio_control_in_2\[2\].shift_register\[7\],19.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[21\],19.28
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[19\],19.28
soc.core.storage_1\[11\]\[3\],19.28
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[20\],19.175
_02427_,19.14
_05744_,19.14
_06714_,19.14
_07775_,19.14
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[10\],19.14
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[15\],19.14
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[8\],19.14
soc.core.interface19_bank_bus_dat_r\[2\],19.14
soc.core.storage_1\[7\]\[7\],19.14
_00492_,19.09
_00567_,19.09
_00610_,19.09
_01621_,19.09
_02027_,19.09
_02058_,19.09
_02135_,19.09
_02151_,19.09
_02169_,19.09
_02590_,19.09
_02791_,19.09
_03006_,19.09
_03060_,19.09
_03316_,19.09
_03329_,19.09
_03602_,19.09
_03633_,19.09
_03653_,19.09
_03736_,19.09
_03850_,19.09
_04017_,19.09
_04320_,19.09
_04797_,19.09
_04876_,19.09
_05035_,19.09
_05340_,19.09
_05724_,19.09
_05899_,19.09
_05997_,19.09
_06040_,19.09
_06063_,19.09
_06198_,19.09
_06300_,19.09
_06320_,19.09
_06332_,19.09
_06425_,19.09
_06567_,19.09
_06646_,19.09
_06675_,19.09
_06792_,19.09
_07064_,19.09
_07071_,19.09
_07450_,19.09
_07635_,19.09
_07647_,19.09
_07965_,19.09
_08036_,19.09
_08377_,19.09
_08757_,19.09
_08829_,19.09
_09352_,19.09
_10180_,19.09
_10579_,19.09
_10594_,19.09
_11076_,19.09
_11615_,19.09
_11663_,19.09
_12092_,19.09
_12165_,19.09
_12356_,19.09
_12543_,19.09
_12655_,19.09
_12735_,19.09
_12772_,19.09
_12776_,19.09
_12834_,19.09
_12901_,19.09
_13079_,19.09
_13158_,19.09
_13329_,19.09
_13878_,19.09
_13883_,19.09
_14099_,19.09
_14124_,19.09
_14148_,19.09
_14160_,19.09
_14405_,19.09
_14936_,19.09
_15088_,19.09
_15543_,19.09
_15668_,19.09
_15736_,19.09
_15737_,19.09
_15746_,19.09
_15809_,19.09
_15866_,19.09
_16221_,19.09
_16388_,19.09
_16390_,19.09
gpio_control_bidir_2\[1\].gpio_outen,19.09
gpio_control_in_1\[1\].gpio_oe_override,19.09
gpio_control_in_1\[9\].gpio_slew_sel,19.09
gpio_control_in_1a\[4\].pad_gpio_out,19.09
mgmt_buffers.mprj_dat_i_core_bar\[0\],19.09
pll.itrim\[2\],19.09
pll.ringosc.dstage\[0\].id.d1,19.09
pll.ringosc.dstage\[6\].id.trim0b,19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[7\],19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[8\],19.09
soc.core.VexRiscv.execute_to_memory_PC\[21\],19.09
soc.core.interface10_bank_bus_dat_r\[5\],19.09
soc.core.mgmtsoc_litespimmap_count\[7\],19.09
soc.core.mgmtsoc_scratch_storage\[1\],19.09
soc.core.multiregimpl16_regs1,19.09
soc.core.multiregimpl26_regs0,19.09
soc.core.multiregimpl50_regs0,19.09
soc.core.multiregimpl51_regs1,19.09
soc.core.multiregimpl5_regs0,19.09
soc.core.storage\[14\]\[7\],19.09
soc.core.storage\[2\]\[2\],19.09
soc.core.storage\[4\]\[4\],19.09
soc.core.storage_1\[4\]\[2\],19.09
soc.core.uart_phy_rx_phase\[7\],19.09
net271,19.09
net2649,19.09
net2853,19.09
_00213_,19.04
_00507_,19.04
_00529_,19.04
_00564_,19.04
_01104_,19.04
_01941_,19.04
_02168_,19.04
_02330_,19.04
_02506_,19.04
_02587_,19.04
_02617_,19.04
_02658_,19.04
_02758_,19.04
_02829_,19.04
_03028_,19.04
_03344_,19.04
_03497_,19.04
_03547_,19.04
_03762_,19.04
_04104_,19.04
_04201_,19.04
_04359_,19.04
_04515_,19.04
_04543_,19.04
_04554_,19.04
_04755_,19.04
_04868_,19.04
_04947_,19.04
_05962_,19.04
_06084_,19.04
_06153_,19.04
_06192_,19.04
_06197_,19.04
_06206_,19.04
_06247_,19.04
_06264_,19.04
_06341_,19.04
_06487_,19.04
_06497_,19.04
_06511_,19.04
_06541_,19.04
_06583_,19.04
_07262_,19.04
_07264_,19.04
_07375_,19.04
_07427_,19.04
_07428_,19.04
_07480_,19.04
_07580_,19.04
_07636_,19.04
_07809_,19.04
_07978_,19.04
_08015_,19.04
_08035_,19.04
_08042_,19.04
_08145_,19.04
_08158_,19.04
_08262_,19.04
_08280_,19.04
_08304_,19.04
_08317_,19.04
_08325_,19.04
_08440_,19.04
_08568_,19.04
_08929_,19.04
_09059_,19.04
_10619_,19.04
_10629_,19.04
_11022_,19.04
_11061_,19.04
_11266_,19.04
_11370_,19.04
_11616_,19.04
_11872_,19.04
_11896_,19.04
_12151_,19.04
_12396_,19.04
_12417_,19.04
_12466_,19.04
_12516_,19.04
_12784_,19.04
_12830_,19.04
_13185_,19.04
_13210_,19.04
_13322_,19.04
_13378_,19.04
_13496_,19.04
_13990_,19.04
_14093_,19.04
_14222_,19.04
_14403_,19.04
_14578_,19.04
_14626_,19.04
_14701_,19.04
_14724_,19.04
_14779_,19.04
_15289_,19.04
_15322_,19.04
_15470_,19.04
_15525_,19.04
_15816_,19.04
_15820_,19.04
_15823_,19.04
_15857_,19.04
_16157_,19.04
_16255_,19.04
_16342_,19.04
_16431_,19.04
_16447_,19.04
_16454_,19.04
mgmt_buffers.la_data_in_enable\[7\],19.04
soc.core.VexRiscv.CsrPlugin_mtvec_base\[26\],19.04
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[10\],19.04
soc.core.dbg_uart_tx_phase\[25\],19.04
soc.core.mgmtsoc_value\[22\],19.04
soc.core.multiregimpl22_regs0,19.04
net153,19.04
net258,19.04
net2842,19.04
net3048,19.04
gpio_control_in_1\[5\].gpio_defaults\[5\],18.98
net2605,18.9
net2554,18.9
_15964_,18.82
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[14\],18.82
soc.core.storage\[4\]\[7\],18.82
_05012_,18.77
_14388_,18.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[1\],18.77
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[13\],18.77
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[12\],18.77
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[27\],18.77
soc.core.dbg_uart_tx_phase\[2\],18.77
soc.core.uart_phy_rx_phase\[19\],18.77
_05696_,18.72
_08493_,18.72
pll.itrim\[23\],18.72
soc.core.uart_phy_tx_phase\[18\],18.72
mprj_io_ie[1],18.705
_00899_,18.58
_02394_,18.58
_03365_,18.58
_04040_,18.58
_05224_,18.58
_05354_,18.58
_06628_,18.58
_10202_,18.58
_13999_,18.58
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[10\],18.58
soc.core.interface0_bank_bus_dat_r\[5\],18.58
gpio_control_bidir_2\[1\].gpio_defaults\[3\],18.555
_00044_,18.53
_00270_,18.53
_00443_,18.53
_00521_,18.53
_00551_,18.53
_00629_,18.53
_00657_,18.53
_00695_,18.53
_00699_,18.53
_00811_,18.53
_00828_,18.53
_00840_,18.53
_01010_,18.53
_01078_,18.53
_01166_,18.53
_01544_,18.53
_01660_,18.53
_02059_,18.53
_02099_,18.53
_02393_,18.53
_02524_,18.53
_02703_,18.53
_02727_,18.53
_02737_,18.53
_02762_,18.53
_02802_,18.53
_02842_,18.53
_02908_,18.53
_03464_,18.53
_03510_,18.53
_03514_,18.53
_03618_,18.53
_03709_,18.53
_03976_,18.53
_04004_,18.53
_04058_,18.53
_04241_,18.53
_04261_,18.53
_04428_,18.53
_04559_,18.53
_04811_,18.53
_05067_,18.53
_05083_,18.53
_05440_,18.53
_05469_,18.53
_05856_,18.53
_06459_,18.53
_06844_,18.53
_06948_,18.53
_06979_,18.53
_07364_,18.53
_07526_,18.53
_07753_,18.53
_07811_,18.53
_07923_,18.53
_08174_,18.53
_08431_,18.53
_08685_,18.53
_08989_,18.53
_09380_,18.53
_09566_,18.53
_09572_,18.53
_10360_,18.53
_10532_,18.53
_10633_,18.53
_10770_,18.53
_11151_,18.53
_11497_,18.53
_11560_,18.53
_12086_,18.53
_12416_,18.53
_12718_,18.53
_12880_,18.53
_12973_,18.53
_13231_,18.53
_13269_,18.53
_13527_,18.53
_13545_,18.53
_13656_,18.53
_13942_,18.53
_14282_,18.53
_14427_,18.53
_14796_,18.53
_14898_,18.53
_15644_,18.53
_15787_,18.53
_15856_,18.53
_15955_,18.53
_15969_,18.53
_16029_,18.53
_16300_,18.53
gpio_control_in_2\[1\].gpio_outen,18.53
mgmt_buffers.la_data_in_enable\[61\],18.53
mgmt_buffers.la_data_in_mprj\[54\],18.53
pll.ringosc.dstage\[2\].id.trim1b,18.53
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[17\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[4\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[2\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[1\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[3\],18.53
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[28\],18.53
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[21\],18.53
soc.core.VexRiscv.execute_to_memory_PC\[30\],18.53
soc.core.dbg_uart_rx_phase\[3\],18.53
soc.core.gpioin0_gpioin0_trigger_d,18.53
soc.core.mgmtsoc_litespimmap_count\[1\],18.53
soc.core.multiregimpl10_regs1,18.53
soc.core.multiregimpl36_regs0,18.53
soc.core.spi_master_miso\[3\],18.53
soc.core.storage\[12\]\[7\],18.53
soc.core.storage\[5\]\[7\],18.53
soc.core.storage_1\[2\]\[7\],18.53
net291,18.53
net2732,18.53
net2739,18.53
net3197,18.53
_00428_,18.48
_00436_,18.48
_00548_,18.48
_00666_,18.48
_01309_,18.48
_01717_,18.48
_02136_,18.48
_02777_,18.48
_02975_,18.48
_03031_,18.48
_03039_,18.48
_03079_,18.48
_03248_,18.48
_03361_,18.48
_03563_,18.48
_03571_,18.48
_03894_,18.48
_04092_,18.48
_04449_,18.48
_04483_,18.48
_04614_,18.48
_04870_,18.48
_04915_,18.48
_05028_,18.48
_06151_,18.48
_06395_,18.48
_06455_,18.48
_06523_,18.48
_06663_,18.48
_06738_,18.48
_06749_,18.48
_06794_,18.48
_07421_,18.48
_07492_,18.48
_07523_,18.48
_07594_,18.48
_07721_,18.48
_07800_,18.48
_07835_,18.48
_07962_,18.48
_08303_,18.48
_08314_,18.48
_09117_,18.48
_09429_,18.48
_09537_,18.48
_09540_,18.48
_09690_,18.48
_09797_,18.48
_10169_,18.48
_10692_,18.48
_10746_,18.48
_10838_,18.48
_11019_,18.48
_11107_,18.48
_11162_,18.48
_11386_,18.48
_11482_,18.48
_11979_,18.48
_12081_,18.48
_12174_,18.48
_12226_,18.48
_12427_,18.48
_12506_,18.48
_12533_,18.48
_12816_,18.48
_13061_,18.48
_13143_,18.48
_13182_,18.48
_13208_,18.48
_13266_,18.48
_13591_,18.48
_13644_,18.48
_13891_,18.48
_13931_,18.48
_13989_,18.48
_14288_,18.48
_14584_,18.48
_15052_,18.48
_15056_,18.48
_15280_,18.48
_15858_,18.48
_16046_,18.48
_16087_,18.48
_16243_,18.48
_16281_,18.48
gpio_control_in_2\[14\].mgmt_ena,18.48
mgmt_buffers.la_data_in_mprj_bar\[17\],18.48
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[13\],18.48
soc.core.dbg_uart_rx_phase\[10\],18.48
soc.core.dbg_uart_tx_phase\[19\],18.48
soc.core.slave_sel_r\[2\],18.48
soc.core.storage\[3\]\[5\],18.48
soc.core.storage_1\[7\]\[3\],18.48
net528,18.48
net1918,18.48
net2181,18.48
net2231,18.48
net2876,18.48
net3148,18.48
net3235,18.48
user_io_out\[15\],18.34
net2714,18.34
_05797_,18.21
_14285_,18.21
gpio_control_in_2\[4\].shift_register\[2\],18.21
soc.core.VexRiscv.CsrPlugin_mtvec_base\[16\],18.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[19\],18.21
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[17\],18.21
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[18\],18.21
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[19\],18.21
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[10\],18.21
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[10\],18.21
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[19\],18.21
clock_ctrl.divider2.even_0.out_counter,18.16
soc.core.gpioin2_gpioin2_mode_storage,18.16
_02811_,18.02
_02877_,18.02
_03069_,18.02
_03133_,18.02
_03302_,18.02
_03857_,18.02
_03979_,18.02
_03991_,18.02
_04077_,18.02
_04660_,18.02
_04800_,18.02
_04928_,18.02
_06454_,18.02
_06874_,18.02
_07468_,18.02
_08247_,18.02
_09318_,18.02
_11791_,18.02
gpio_control_in_1\[5\].pad_gpio_outen,18.02
mgmt_buffers.la_data_in_enable\[28\],18.02
soc.core.storage\[15\]\[3\],18.02
net2713,18.02
net3128,18.02
_00170_,17.97
_00493_,17.97
_00504_,17.97
_00522_,17.97
_00544_,17.97
_00676_,17.97
_00683_,17.97
_00857_,17.97
_00982_,17.97
_01352_,17.97
_02296_,17.97
_02603_,17.97
_02694_,17.97
_02763_,17.97
_02862_,17.97
_02962_,17.97
_02977_,17.97
_03046_,17.97
_03839_,17.97
_04038_,17.97
_04228_,17.97
_04243_,17.97
_04339_,17.97
_04482_,17.97
_04488_,17.97
_04508_,17.97
_04663_,17.97
_04731_,17.97
_04757_,17.97
_04781_,17.97
_04832_,17.97
_04843_,17.97
_05341_,17.97
_05395_,17.97
_05599_,17.97
_06006_,17.97
_06037_,17.97
_06115_,17.97
_06560_,17.97
_06572_,17.97
_06660_,17.97
_06769_,17.97
_06826_,17.97
_07138_,17.97
_07313_,17.97
_07408_,17.97
_07519_,17.97
_07720_,17.97
_08259_,17.97
_08346_,17.97
_08482_,17.97
_08892_,17.97
_09056_,17.97
_09063_,17.97
_09086_,17.97
_09251_,17.97
_09596_,17.97
_09603_,17.97
_10220_,17.97
_10431_,17.97
_10801_,17.97
_10932_,17.97
_11153_,17.97
_11226_,17.97
_11274_,17.97
_11635_,17.97
_11786_,17.97
_12098_,17.97
_12146_,17.97
_12625_,17.97
_12751_,17.97
_12824_,17.97
_12840_,17.97
_13486_,17.97
_13580_,17.97
_13838_,17.97
_13964_,17.97
_14311_,17.97
_14448_,17.97
_14616_,17.97
_15404_,17.97
_15515_,17.97
_15522_,17.97
_15611_,17.97
_15893_,17.97
_15965_,17.97
_16066_,17.97
_16180_,17.97
_16326_,17.97
mgmt_buffers.la_data_in_enable\[12\],17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[15\],17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[17\],17.97
soc.core.VexRiscv.lastStagePc\[23\],17.97
soc.core.gpioin5_gpioin5_irq,17.97
soc.core.multiregimpl45_regs0,17.97
soc.core.multiregimpl62_regs1,17.97
soc.core.spi_master_cs_storage\[7\],17.97
soc.core.storage\[2\]\[5\],17.97
soc.core.storage\[5\]\[6\],17.97
soc.core.storage\[7\]\[3\],17.97
soc.core.storage\[9\]\[6\],17.97
net5,17.97
net295,17.97
clknet_leaf_860_clock_ctrl.core_clk,17.97
net2707,17.97
net2849,17.97
net2880,17.97
net2959,17.97
_00145_,17.92
_00220_,17.92
_00221_,17.92
_01205_,17.92
_01359_,17.92
_02047_,17.92
_02717_,17.92
_02809_,17.92
_02985_,17.92
_03098_,17.92
_03117_,17.92
_03283_,17.92
_03683_,17.92
_04091_,17.92
_04335_,17.92
_04552_,17.92
_04561_,17.92
_04566_,17.92
_04640_,17.92
_04964_,17.92
_05643_,17.92
_05940_,17.92
_06077_,17.92
_06092_,17.92
_06295_,17.92
_06312_,17.92
_06362_,17.92
_06397_,17.92
_06446_,17.92
_06532_,17.92
_06854_,17.92
_06891_,17.92
_07354_,17.92
_07394_,17.92
_07716_,17.92
_08046_,17.92
_08090_,17.92
_08296_,17.92
_08857_,17.92
_09044_,17.92
_10059_,17.92
_10317_,17.92
_10888_,17.92
_10899_,17.92
_11031_,17.92
_11275_,17.92
_11733_,17.92
_12499_,17.92
_12538_,17.92
_12814_,17.92
_12982_,17.92
_13107_,17.92
_13190_,17.92
_13194_,17.92
_13309_,17.92
_13328_,17.92
_13397_,17.92
_13543_,17.92
_13547_,17.92
_13556_,17.92
_13616_,17.92
_13651_,17.92
_13810_,17.92
_14303_,17.92
_14903_,17.92
_15197_,17.92
_15215_,17.92
_15354_,17.92
_15481_,17.92
_15598_,17.92
_16061_,17.92
_16222_,17.92
_16276_,17.92
_16277_,17.92
pll.ringosc.dstage\[3\].id.d1,17.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[15\],17.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[19\],17.92
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[20\],17.92
soc.core.dbg_uart_tx_phase\[20\],17.92
soc.core.multiregimpl14_regs0,17.92
soc.core.storage_1\[12\]\[1\],17.92
net2770,17.92
net3000,17.92
pll.ringosc.dstage\[10\].id.d1,17.7
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[2\],17.7
soc.core.VexRiscv.lastStagePc\[12\],17.7
_14401_,17.65
_14435_,17.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[10\],17.65
soc.core.storage\[10\]\[1\],17.65
soc.core.storage_1\[9\]\[4\],17.65
_16019_,17.6
soc.core.dbg_uart_tx_phase\[13\],17.6
_02208_,17.46
_08318_,17.46
_14133_,17.46
_15416_,17.46
gpio_control_in_2\[11\].pad_gpio_out,17.46
net337,17.46
_00223_,17.41
_00242_,17.41
_00429_,17.41
_00562_,17.41
_00649_,17.41
_00888_,17.41
_01109_,17.41
_01177_,17.41
_01235_,17.41
_01424_,17.41
_01489_,17.41
_01679_,17.41
_01968_,17.41
_02343_,17.41
_02879_,17.41
_02964_,17.41
_03309_,17.41
_03314_,17.41
_03580_,17.41
_03768_,17.41
_03805_,17.41
_04136_,17.41
_04142_,17.41
_04262_,17.41
_04362_,17.41
_04655_,17.41
_04814_,17.41
_05423_,17.41
_05592_,17.41
_05602_,17.41
_05770_,17.41
_06165_,17.41
_06505_,17.41
_06598_,17.41
_06662_,17.41
_06981_,17.41
_06988_,17.41
_07084_,17.41
_07123_,17.41
_07148_,17.41
_07322_,17.41
_07467_,17.41
_07497_,17.41
_07556_,17.41
_07902_,17.41
_08163_,17.41
_08428_,17.41
_08492_,17.41
_08600_,17.41
_08718_,17.41
_08977_,17.41
_09068_,17.41
_09282_,17.41
_09443_,17.41
_09500_,17.41
_09609_,17.41
_09626_,17.41
_10361_,17.41
_10657_,17.41
_10986_,17.41
_11038_,17.41
_11215_,17.41
_11562_,17.41
_11563_,17.41
_11564_,17.41
_11639_,17.41
_11690_,17.41
_11926_,17.41
_12024_,17.41
_12218_,17.41
_12462_,17.41
_12505_,17.41
_12633_,17.41
_12807_,17.41
_13111_,17.41
_13112_,17.41
_13787_,17.41
_14181_,17.41
_14215_,17.41
_14254_,17.41
_14328_,17.41
_14390_,17.41
_14481_,17.41
_14804_,17.41
_15094_,17.41
_15480_,17.41
_15961_,17.41
_16223_,17.41
_16313_,17.41
clock_ctrl.divider2.odd_0.old_N\[1\],17.41
gpio_control_bidir_1\[0\].gpio_oe_override,17.41
gpio_control_bidir_2\[2\].gpio_slew_sel,17.41
mgmt_buffers.la_data_in_enable\[13\],17.41
pll.itrim\[1\],17.41
pll.itrim\[24\],17.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[4\],17.41
soc.core.gpioin2_pending_re,17.41
soc.core.interface3_bank_bus_dat_r\[19\],17.41
soc.core.multiregimpl13_regs1,17.41
soc.core.multiregimpl16_regs0,17.41
soc.core.multiregimpl27_regs1,17.41
soc.core.multiregimpl61_regs0,17.41
soc.core.storage\[6\]\[2\],17.41
soc.core.storage_1\[5\]\[1\],17.41
soc.core.storage_1\[5\]\[5\],17.41
net182,17.41
net1078,17.41
net1117,17.41
net2620,17.41
net2672,17.41
net2750,17.41
net2772,17.41
net3045,17.41
net3196,17.41
net3225,17.41
_00143_,17.36
_00264_,17.36
_00432_,17.36
_00451_,17.36
_00919_,17.36
_02019_,17.36
_02038_,17.36
_02298_,17.36
_02583_,17.36
_02799_,17.36
_02979_,17.36
_02996_,17.36
_03120_,17.36
_03163_,17.36
_03324_,17.36
_03372_,17.36
_03447_,17.36
_03479_,17.36
_03551_,17.36
_03705_,17.36
_04414_,17.36
_04545_,17.36
_04653_,17.36
_04657_,17.36
_04958_,17.36
_05206_,17.36
_05305_,17.36
_05987_,17.36
_06127_,17.36
_06131_,17.36
_06303_,17.36
_07070_,17.36
_07118_,17.36
_07346_,17.36
_07579_,17.36
_07846_,17.36
_08076_,17.36
_08254_,17.36
_08328_,17.36
_08905_,17.36
_09418_,17.36
_09430_,17.36
_09600_,17.36
_09623_,17.36
_10181_,17.36
_10351_,17.36
_10631_,17.36
_10739_,17.36
_10778_,17.36
_11091_,17.36
_11522_,17.36
_11613_,17.36
_12613_,17.36
_12701_,17.36
_12777_,17.36
_12841_,17.36
_13115_,17.36
_13249_,17.36
_13399_,17.36
_13415_,17.36
_14356_,17.36
_14624_,17.36
_14830_,17.36
_15048_,17.36
_15377_,17.36
_15647_,17.36
_15716_,17.36
_15779_,17.36
_15817_,17.36
_15836_,17.36
_15890_,17.36
_15906_,17.36
_15925_,17.36
_15947_,17.36
_16209_,17.36
_16272_,17.36
_16426_,17.36
mgmt_buffers.user_irq_bar\[2\],17.36
soc.core.VexRiscv.CsrPlugin_exceptionPendings_0,17.36
soc.core.gpioin2_gpioin2_in_pads_n_d,17.36
net2615,17.36
net3081,17.36
soc.core.dbg_uart_tx_phase\[31\],17.33
soc.core.flash_clk,17.22
_09392_,17.09
soc.core.VexRiscv.CsrPlugin_mtval\[27\],17.09
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[19\],17.09
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[20\],17.09
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[15\],17.09
soc.core.storage\[15\]\[6\],17.04
soc.core.storage\[5\]\[4\],17.04
clknet_leaf_222_clock_ctrl.core_clk,17.04
mprj_io_ie[5],16.94
_05659_,16.9
_06439_,16.9
_07146_,16.9
_08013_,16.9
_11094_,16.9
_14192_,16.9
_14767_,16.9
_00135_,16.85
_00190_,16.85
_00423_,16.85
_00481_,16.85
_00598_,16.85
_00988_,16.85
_01172_,16.85
_01499_,16.85
_01612_,16.85
_02115_,16.85
_02503_,16.85
_02552_,16.85
_02604_,16.85
_02708_,16.85
_02945_,16.85
_03058_,16.85
_03811_,16.85
_03855_,16.85
_04064_,16.85
_04153_,16.85
_04235_,16.85
_04340_,16.85
_05845_,16.85
_06119_,16.85
_06167_,16.85
_06548_,16.85
_06757_,16.85
_06866_,16.85
_07616_,16.85
_07696_,16.85
_07920_,16.85
_08017_,16.85
_08238_,16.85
_08307_,16.85
_08771_,16.85
_08887_,16.85
_08907_,16.85
_09287_,16.85
_09449_,16.85
_09645_,16.85
_10571_,16.85
_10581_,16.85
_10609_,16.85
_10800_,16.85
_10944_,16.85
_11154_,16.85
_12204_,16.85
_12541_,16.85
_12654_,16.85
_12725_,16.85
_12827_,16.85
_12967_,16.85
_13057_,16.85
_13430_,16.85
_13739_,16.85
_13888_,16.85
_14129_,16.85
_14246_,16.85
_14332_,16.85
_14352_,16.85
_14752_,16.85
_14959_,16.85
_15484_,16.85
_15652_,16.85
_15888_,16.85
_15915_,16.85
_16142_,16.85
_16174_,16.85
_16215_,16.85
_16292_,16.85
_16296_,16.85
_16343_,16.85
_16364_,16.85
_16397_,16.85
gpio_control_in_2\[13\].mgmt_ena,16.85
gpio_control_in_2\[7\].pad_gpio_out,16.85
mgmt_buffers.la_data_in_enable\[0\],16.85
mgmt_buffers.la_data_in_enable\[27\],16.85
soc.core.VexRiscv.CsrPlugin_mtvec_base\[18\],16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[20\],16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[24\],16.85
soc.core.mgmtsoc_master_tx_fifo_source_payload_mask\[0\],16.85
soc.core.multiregimpl21_regs1,16.85
soc.core.storage\[0\]\[0\],16.85
soc.core.storage\[2\]\[3\],16.85
soc.core.storage_1\[12\]\[2\],16.85
net64,16.85
net186,16.85
net2647,16.85
net2761,16.85
net2779,16.85
net3056,16.85
net3061,16.85
net3137,16.85
net3169,16.85
net3239,16.85
_00216_,16.8
_00542_,16.8
_00609_,16.8
_00803_,16.8
_01651_,16.8
_01775_,16.8
_01964_,16.8
_02262_,16.8
_02370_,16.8
_02867_,16.8
_02931_,16.8
_03019_,16.8
_03072_,16.8
_03266_,16.8
_03272_,16.8
_03412_,16.8
_03665_,16.8
_04144_,16.8
_04721_,16.8
_04839_,16.8
_05046_,16.8
_05594_,16.8
_05653_,16.8
_06319_,16.8
_06330_,16.8
_06482_,16.8
_06512_,16.8
_06539_,16.8
_06604_,16.8
_06823_,16.8
_06851_,16.8
_06853_,16.8
_06900_,16.8
_06953_,16.8
_07055_,16.8
_07116_,16.8
_07168_,16.8
_07268_,16.8
_07495_,16.8
_07515_,16.8
_07812_,16.8
_07838_,16.8
_07853_,16.8
_07895_,16.8
_08126_,16.8
_08152_,16.8
_08160_,16.8
_08199_,16.8
_08251_,16.8
_08287_,16.8
_08332_,16.8
_08402_,16.8
_08417_,16.8
_08909_,16.8
_09232_,16.8
_09708_,16.8
_10140_,16.8
_10196_,16.8
_10496_,16.8
_10509_,16.8
_10613_,16.8
_10981_,16.8
_11239_,16.8
_11422_,16.8
_11609_,16.8
_11617_,16.8
_11885_,16.8
_12134_,16.8
_12269_,16.8
_12288_,16.8
_12779_,16.8
_12944_,16.8
_13146_,16.8
_13174_,16.8
_13176_,16.8
_13363_,16.8
_13576_,16.8
_13703_,16.8
_13958_,16.8
_14079_,16.8
_14139_,16.8
_14216_,16.8
_14716_,16.8
_14811_,16.8
_14874_,16.8
_14928_,16.8
_15005_,16.8
_15046_,16.8
_15911_,16.8
_15966_,16.8
_15991_,16.8
_15998_,16.8
_16127_,16.8
_16154_,16.8
_16453_,16.8
clock_ctrl.divider2.syncNp\[0\],16.8
gpio_control_bidir_2\[2\].gpio_outen,16.8
gpio_control_in_1\[3\].gpio_outen,16.8
gpio_control_in_2\[11\].gpio_oe_override,16.8
mgmt_buffers.la_data_in_mprj_bar\[20\],16.8
mgmt_buffers.la_data_in_mprj_bar\[58\],16.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[4\],16.8
soc.core.gpioin0_gpioin0_in_pads_n_d,16.8
soc.core.multiregimpl54_regs1,16.8
soc.core.storage_1\[5\]\[3\],16.8
soc.core.storage_1\[6\]\[1\],16.8
soc.core.uart_phy_tx_data\[1\],16.8
soc.core.uart_phy_tx_phase\[19\],16.8
net10,16.8
net2697,16.8
net3153,16.8
net3248,16.8
net2556,16.71
_14316_,16.58
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[27\],16.58
_10282_,16.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[4\],16.53
soc.core.storage\[4\]\[3\],16.53
_13278_,16.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[4\],16.48
soc.core.storage_1\[7\]\[4\],16.48
mprj_io_ie[6],16.38
_01939_,16.34
_02396_,16.34
_02821_,16.34
_02824_,16.34
_03287_,16.34
_03453_,16.34
_03615_,16.34
_04205_,16.34
_06311_,16.34
_06350_,16.34
_07900_,16.34
_09362_,16.34
_12443_,16.34
_14438_,16.34
_14495_,16.34
_16090_,16.34
_16442_,16.34
pll.itrim\[25\],16.34
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[10\],16.34
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[14\],16.34
net277,16.34
_00078_,16.29
_00146_,16.29
_00594_,16.29
_00918_,16.29
_01308_,16.29
_01342_,16.29
_01932_,16.29
_02024_,16.29
_02083_,16.29
_02181_,16.29
_02622_,16.29
_02780_,16.29
_02786_,16.29
_02841_,16.29
_02997_,16.29
_03008_,16.29
_03262_,16.29
_03427_,16.29
_03498_,16.29
_03582_,16.29
_03656_,16.29
_03701_,16.29
_03737_,16.29
_03928_,16.29
_04114_,16.29
_04151_,16.29
_04275_,16.29
_04355_,16.29
_04702_,16.29
_04739_,16.29
_04838_,16.29
_04914_,16.29
_05364_,16.29
_05500_,16.29
_05862_,16.29
_06100_,16.29
_06169_,16.29
_06516_,16.29
_06647_,16.29
_06717_,16.29
_07102_,16.29
_07307_,16.29
_07390_,16.29
_07738_,16.29
_08709_,16.29
_09524_,16.29
_09554_,16.29
_09569_,16.29
_09757_,16.29
_10874_,16.29
_10891_,16.29
_11105_,16.29
_11210_,16.29
_11394_,16.29
_11502_,16.29
_11525_,16.29
_12491_,16.29
_12630_,16.29
_12746_,16.29
_13456_,16.29
_13899_,16.29
_13972_,16.29
_14648_,16.29
_14825_,16.29
_15023_,16.29
_15216_,16.29
_15291_,16.29
_15376_,16.29
_15405_,16.29
_15498_,16.29
_15539_,16.29
_15781_,16.29
_15795_,16.29
_16093_,16.29
_16161_,16.29
_16164_,16.29
_16258_,16.29
_16308_,16.29
_16392_,16.29
_16446_,16.29
gpio_control_in_1\[3\].shift_register\[7\],16.29
gpio_control_in_1a\[0\].gpio_oe_override,16.29
gpio_control_in_2\[0\].pad_gpio_outen,16.29
gpio_control_in_2\[4\].shift_register\[1\],16.29
mgmt_buffers.la_data_in_mprj\[21\],16.29
mgmt_buffers.la_data_in_mprj_bar\[42\],16.29
pll.ringosc.dstage\[8\].id.d0,16.29
soc.core.dbg_uart_rx_phase\[12\],16.29
soc.core.interface16_bank_bus_dat_r\[0\],16.29
soc.core.multiregimpl55_regs1,16.29
soc.core.multiregimpl56_regs0,16.29
soc.core.multiregimpl6_regs1,16.29
net187,16.29
net2703,16.29
net2724,16.29
net2790,16.29
net2808,16.29
net2820,16.29
net3021,16.29
net3053,16.29
net3100,16.29
net3260,16.29
net3276,16.29
_00187_,16.24
_00499_,16.24
_00563_,16.24
_00633_,16.24
_00692_,16.24
_00746_,16.24
_00989_,16.24
_01278_,16.24
_01774_,16.24
_02023_,16.24
_02040_,16.24
_02062_,16.24
_02326_,16.24
_02371_,16.24
_02929_,16.24
_02932_,16.24
_02938_,16.24
_02951_,16.24
_02993_,16.24
_03054_,16.24
_03137_,16.24
_03168_,16.24
_03199_,16.24
_03300_,16.24
_03422_,16.24
_03550_,16.24
_04065_,16.24
_04266_,16.24
_04373_,16.24
_04478_,16.24
_04631_,16.24
_04645_,16.24
_04875_,16.24
_04919_,16.24
_05076_,16.24
_05572_,16.24
_05587_,16.24
_05694_,16.24
_06179_,16.24
_06201_,16.24
_06220_,16.24
_06324_,16.24
_06528_,16.24
_06759_,16.24
_06777_,16.24
_06816_,16.24
_06837_,16.24
_06852_,16.24
_06876_,16.24
_07186_,16.24
_07233_,16.24
_07452_,16.24
_07453_,16.24
_07454_,16.24
_07622_,16.24
_07682_,16.24
_07686_,16.24
_07783_,16.24
_07848_,16.24
_07972_,16.24
_07973_,16.24
_07993_,16.24
_08062_,16.24
_08148_,16.24
_08182_,16.24
_08210_,16.24
_08249_,16.24
_08284_,16.24
_08352_,16.24
_08413_,16.24
_09341_,16.24
_09586_,16.24
_09779_,16.24
_10094_,16.24
_10132_,16.24
_10152_,16.24
_10174_,16.24
_10766_,16.24
_10780_,16.24
_10860_,16.24
_11119_,16.24
_11209_,16.24
_11301_,16.24
_11363_,16.24
_11759_,16.24
_11925_,16.24
_12482_,16.24
_12692_,16.24
_12712_,16.24
_12870_,16.24
_13203_,16.24
_13569_,16.24
_13636_,16.24
_13803_,16.24
_14153_,16.24
_14228_,16.24
_14250_,16.24
_14256_,16.24
_14281_,16.24
_14318_,16.24
_14466_,16.24
_14816_,16.24
_14981_,16.24
_15061_,16.24
_15138_,16.24
_15459_,16.24
_15761_,16.24
_16038_,16.24
_16156_,16.24
gpio_control_in_2\[1\].shift_register\[5\],16.24
gpio_control_in_2\[5\].gpio_oe_override,16.24
mgmt_buffers.la_data_in_enable\[16\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[4\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[14\],16.24
soc.core.dbg_uart_tx_phase\[9\],16.24
soc.core.gpioin0_pending_re,16.24
soc.core.interface8_bank_bus_dat_r\[0\],16.24
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[17\],16.24
soc.core.multiregimpl30_regs0,16.24
net2671,16.24
net2999,16.24
net2604,16.15
_08691_,15.97
_12263_,15.97
pll.ringosc.dstage\[7\].id.d1,15.97
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[20\],15.97
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[20\],15.97
soc.core.storage_1\[14\]\[3\],15.97
_12819_,15.83
_03856_,15.78
_05843_,15.78
_06753_,15.78
_07023_,15.78
_07828_,15.78
_08877_,15.78
_09567_,15.78
_11553_,15.78
_15217_,15.78
pll.ringosc.dstage\[1\].id.d1,15.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[10\],15.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[5\],15.78
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[20\],15.78
_00112_,15.73
_00464_,15.73
_00509_,15.73
_00639_,15.73
_00807_,15.73
_00819_,15.73
_01198_,15.73
_01457_,15.73
_01589_,15.73
_01614_,15.73
_02060_,15.73
_02076_,15.73
_02106_,15.73
_02176_,15.73
_02202_,15.73
_02227_,15.73
_02299_,15.73
_02631_,15.73
_02663_,15.73
_02728_,15.73
_02752_,15.73
_02847_,15.73
_02852_,15.73
_02965_,15.73
_03125_,15.73
_03318_,15.73
_04016_,15.73
_04099_,15.73
_04341_,15.73
_04477_,15.73
_04576_,15.73
_04780_,15.73
_04880_,15.73
_05597_,15.73
_05689_,15.73
_06112_,15.73
_06389_,15.73
_06412_,15.73
_06520_,15.73
_06803_,15.73
_06811_,15.73
_07068_,15.73
_07122_,15.73
_07276_,15.73
_07338_,15.73
_07541_,15.73
_07615_,15.73
_07651_,15.73
_07672_,15.73
_07706_,15.73
_07974_,15.73
_08033_,15.73
_08319_,15.73
_08371_,15.73
_08743_,15.73
_08814_,15.73
_08867_,15.73
_09250_,15.73
_09275_,15.73
_09391_,15.73
_09553_,15.73
_10123_,15.73
_10178_,15.73
_10272_,15.73
_10618_,15.73
_10647_,15.73
_10819_,15.73
_10855_,15.73
_10896_,15.73
_11148_,15.73
_11337_,15.73
_12148_,15.73
_12202_,15.73
_12208_,15.73
_12261_,15.73
_12316_,15.73
_12325_,15.73
_12550_,15.73
_12888_,15.73
_12902_,15.73
_12907_,15.73
_12993_,15.73
_13009_,15.73
_13245_,15.73
_13440_,15.73
_13750_,15.73
_14076_,15.73
_14188_,15.73
_14344_,15.73
_14445_,15.73
_14478_,15.73
_14539_,15.73
_14633_,15.73
_14684_,15.73
_14712_,15.73
_14806_,15.73
_14859_,15.73
_14908_,15.73
_14943_,15.73
_15260_,15.73
_15276_,15.73
_15351_,15.73
_15474_,15.73
_15763_,15.73
_15801_,15.73
_15828_,15.73
_16242_,15.73
_16457_,15.73
gpio_control_in_1\[2\].gpio_outen,15.73
gpio_control_in_1a\[1\].shift_register\[1\],15.73
gpio_control_in_1a\[3\].gpio_inen,15.73
net2594,15.73
mgmt_buffers.la_data_in_mprj\[10\],15.73
mgmt_buffers.la_data_in_mprj\[13\],15.73
pll.ringosc.dstage\[0\].id.out,15.73
pll.ringosc.dstage\[11\].id.trim0b,15.73
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[25\],15.73
soc.core.dbg_uart_count\[13\],15.73
soc.core.dbg_uart_rx_count\[3\],15.73
soc.core.mgmtsoc_value\[12\],15.73
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[21\],15.73
soc.core.mgmtsoc_vexriscv_reset_debug_logic,15.73
soc.core.multiregimpl66_regs1,15.73
soc.core.storage_1\[14\]\[7\],15.73
soc.core.uart_phy_rx_phase\[12\],15.73
net301,15.73
net2844,15.73
net2848,15.73
net2899,15.73
net2969,15.73
net2977,15.73
net3001,15.73
net3013,15.73
net3059,15.73
net3117,15.73
_00118_,15.68
_00137_,15.68
_00607_,15.68
_00767_,15.68
_00905_,15.68
_00950_,15.68
_01043_,15.68
_01310_,15.68
_01931_,15.68
_02031_,15.68
_02477_,15.68
_02936_,15.68
_02942_,15.68
_02963_,15.68
_03001_,15.68
_03024_,15.68
_03078_,15.68
_03281_,15.68
_03443_,15.68
_03536_,15.68
_03760_,15.68
_03781_,15.68
_03783_,15.68
_04002_,15.68
_04012_,15.68
_04075_,15.68
_04081_,15.68
_04196_,15.68
_04197_,15.68
_04638_,15.68
_04661_,15.68
_05129_,15.68
_05509_,15.68
_05651_,15.68
_06525_,15.68
_06789_,15.68
_07003_,15.68
_07128_,15.68
_07471_,15.68
_07476_,15.68
_07669_,15.68
_07762_,15.68
_07894_,15.68
_07983_,15.68
_08064_,15.68
_08189_,15.68
_08701_,15.68
_09216_,15.68
_10350_,15.68
_10505_,15.68
_10881_,15.68
_11594_,15.68
_11983_,15.68
_12076_,15.68
_12251_,15.68
_12285_,15.68
_12389_,15.68
_12542_,15.68
_12650_,15.68
_12771_,15.68
_12835_,15.68
_12844_,15.68
_12948_,15.68
_13192_,15.68
_13690_,15.68
_14027_,15.68
_14121_,15.68
_14249_,15.68
_14593_,15.68
_14643_,15.68
_14715_,15.68
_14895_,15.68
_14973_,15.68
_14977_,15.68
_15177_,15.68
_15261_,15.68
_15288_,15.68
_15341_,15.68
_15347_,15.68
_15547_,15.68
_15621_,15.68
_15883_,15.68
_16039_,15.68
_16080_,15.68
_16147_,15.68
clock_ctrl.divider2.syncNp\[1\],15.68
gpio_control_in_1\[5\].gpio_outen,15.68
gpio_control_in_2\[13\].gpio_oe_override,15.68
mgmt_buffers.la_data_in_mprj_bar\[63\],15.68
mgmt_buffers.mprj_adr_o_core\[2\],15.68
pll.ringosc.dstage\[11\].id.d1,15.68
pll.ringosc.dstage\[2\].id.trim0b,15.68
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[28\],15.68
soc.core.VexRiscv.execute_to_memory_PC\[18\],15.68
soc.core.dbg_uart_tx_phase\[26\],15.68
soc.core.interface10_bank_bus_dat_r\[1\],15.68
soc.core.interface3_bank_bus_dat_r\[11\],15.68
soc.core.multiregimpl33_regs0,15.68
soc.core.multiregimpl53_regs1,15.68
soc.core.storage_1\[0\]\[5\],15.68
net257,15.68
net313,15.68
net2769,15.68
net2884,15.68
soc.core.dbg_uart_rx_phase\[30\],15.46
_13140_,15.41
pll.ringosc.dstage\[8\].id.out,15.41
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[9\],15.41
_02100_,15.22
_02131_,15.22
_02235_,15.22
_02331_,15.22
_02582_,15.22
_02745_,15.22
_02836_,15.22
_02976_,15.22
_03310_,15.22
_03388_,15.22
_04336_,15.22
_04389_,15.22
_04391_,15.22
_04678_,15.22
_05130_,15.22
_06172_,15.22
_06715_,15.22
_06781_,15.22
_06818_,15.22
_07787_,15.22
_11625_,15.22
pll.ringosc.dstage\[1\].id.out,15.22
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[19\],15.22
soc.core.VexRiscv.execute_to_memory_PC\[14\],15.22
_00250_,15.17
_00379_,15.17
_00479_,15.17
_00487_,15.17
_00490_,15.17
_00578_,15.17
_00736_,15.17
_01142_,15.17
_01211_,15.17
_01304_,15.17
_01335_,15.17
_01531_,15.17
_02081_,15.17
_02890_,15.17
_03091_,15.17
_03099_,15.17
_03105_,15.17
_03141_,15.17
_03188_,15.17
_03392_,15.17
_03679_,15.17
_03697_,15.17
_04013_,15.17
_04022_,15.17
_04155_,15.17
_04395_,15.17
_04567_,15.17
_04573_,15.17
_04643_,15.17
_04854_,15.17
_04856_,15.17
_04942_,15.17
_04949_,15.17
_05201_,15.17
_05347_,15.17
_05593_,15.17
_05754_,15.17
_06219_,15.17
_06250_,15.17
_06361_,15.17
_06534_,15.17
_06912_,15.17
_07014_,15.17
_07039_,15.17
_07758_,15.17
_07791_,15.17
_07842_,15.17
_07913_,15.17
_07940_,15.17
_07946_,15.17
_08276_,15.17
_08283_,15.17
_08572_,15.17
_08605_,15.17
_08894_,15.17
_09338_,15.17
_10041_,15.17
_10333_,15.17
_10441_,15.17
_10602_,15.17
_10611_,15.17
_10751_,15.17
_10755_,15.17
_10963_,15.17
_10969_,15.17
_11002_,15.17
_11111_,15.17
_11319_,15.17
_11475_,15.17
_11487_,15.17
_11490_,15.17
_11596_,15.17
_11661_,15.17
_11667_,15.17
_11711_,15.17
_12110_,15.17
_12138_,15.17
_12195_,15.17
_12207_,15.17
_12273_,15.17
_12398_,15.17
_13125_,15.17
_13762_,15.17
_14264_,15.17
_14749_,15.17
_14839_,15.17
_14923_,15.17
_15039_,15.17
_15234_,15.17
_15236_,15.17
_15340_,15.17
_15619_,15.17
_15933_,15.17
_15974_,15.17
_16099_,15.17
_16100_,15.17
_16165_,15.17
_16210_,15.17
_16216_,15.17
_16376_,15.17
gpio_control_in_2\[7\].gpio_pulldown_sel,15.17
mgmt_buffers.la_data_in_mprj\[31\],15.17
mgmt_buffers.la_data_in_mprj\[9\],15.17
mgmt_buffers.la_data_in_mprj_bar\[38\],15.17
pll.ringosc.dstage\[10\].id.trim1b,15.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[10\],15.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[7\],15.17
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[13\],15.17
soc.core.dbg_uart_count\[0\],15.17
soc.core.gpioin5_gpioin5_trigger_d,15.17
soc.core.multiregimpl69_regs0,15.17
soc.core.spi_master_miso\[4\],15.17
soc.core.storage\[10\]\[0\],15.17
soc.core.storage\[12\]\[5\],15.17
soc.core.storage\[1\]\[4\],15.17
soc.core.storage\[5\]\[2\],15.17
soc.core.storage_1\[15\]\[0\],15.17
net310,15.17
net379,15.17
net1139,15.17
net2623,15.17
net2629,15.17
net2642,15.17
net2760,15.17
net2777,15.17
net2792,15.17
net2798,15.17
net2815,15.17
net2831,15.17
net2875,15.17
net2891,15.17
net2894,15.17
net2912,15.17
net2933,15.17
net3042,15.17
net3213,15.17
net3245,15.17
net3273,15.17
_00168_,15.12
_00184_,15.12
_00245_,15.12
_00570_,15.12
_00797_,15.12
_01046_,15.12
_01170_,15.12
_01299_,15.12
_01782_,15.12
_01852_,15.12
_01937_,15.12
_01976_,15.12
_01986_,15.12
_01990_,15.12
_01996_,15.12
_02132_,15.12
_02365_,15.12
_02492_,15.12
_02698_,15.12
_02760_,15.12
_02788_,15.12
_02896_,15.12
_03291_,15.12
_03506_,15.12
_03509_,15.12
_03699_,15.12
_03749_,15.12
_03751_,15.12
_04272_,15.12
_04297_,15.12
_04324_,15.12
_04372_,15.12
_04688_,15.12
_04726_,15.12
_04808_,15.12
_04938_,15.12
_05317_,15.12
_05868_,15.12
_05871_,15.12
_06002_,15.12
_06267_,15.12
_06284_,15.12
_06328_,15.12
_06351_,15.12
_06404_,15.12
_06556_,15.12
_06579_,15.12
_06686_,15.12
_06712_,15.12
_06934_,15.12
_07001_,15.12
_07007_,15.12
_07034_,15.12
_07036_,15.12
_07362_,15.12
_07382_,15.12
_07679_,15.12
_07719_,15.12
_07757_,15.12
_07919_,15.12
_07951_,15.12
_07986_,15.12
_07987_,15.12
_08021_,15.12
_08172_,15.12
_08217_,15.12
_08381_,15.12
_08442_,15.12
_09047_,15.12
_09420_,15.12
_09467_,15.12
_09632_,15.12
_10153_,15.12
_10538_,15.12
_10539_,15.12
_10547_,15.12
_10604_,15.12
_10762_,15.12
_10976_,15.12
_11255_,15.12
_11276_,15.12
_11291_,15.12
_11395_,15.12
_11703_,15.12
_12018_,15.12
_12154_,15.12
_12161_,15.12
_12171_,15.12
_12243_,15.12
_12281_,15.12
_12282_,15.12
_12319_,15.12
_12386_,15.12
_12395_,15.12
_12493_,15.12
_12504_,15.12
_12606_,15.12
_12636_,15.12
_12638_,15.12
_12757_,15.12
_12977_,15.12
_13138_,15.12
_13247_,15.12
_13259_,15.12
_13376_,15.12
_13407_,15.12
_13978_,15.12
_14042_,15.12
_14098_,15.12
_14240_,15.12
_14317_,15.12
_14336_,15.12
_14449_,15.12
_14998_,15.12
_15022_,15.12
_15400_,15.12
_15609_,15.12
_15870_,15.12
_15881_,15.12
_15963_,15.12
_16305_,15.12
_16385_,15.12
gpio_control_in_1a\[1\].gpio_oe_override,15.12
gpio_control_in_1a\[5\].gpio_outen,15.12
mgmt_buffers.la_data_in_enable\[24\],15.12
mgmt_buffers.la_data_in_enable\[43\],15.12
soc.core.VexRiscv._zz_writeBack_ENV_CTRL\[1\],15.12
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[1\],15.12
soc.core.multiregimpl23_regs1,15.12
soc.core.storage\[10\]\[5\],15.12
soc.core.storage\[14\]\[6\],15.12
net300,15.12
net2720,15.12
net3103,15.12
net3111,15.12
_14639_,14.85
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[25\],14.85
soc.core.mgmtsoc_value\[2\],14.85
soc.core.storage\[15\]\[7\],14.85
soc.core.storage\[3\]\[0\],14.85
gpio_control_in_2\[4\].shift_register\[8\],14.8
_01685_,14.66
_07852_,14.66
_07904_,14.66
_08746_,14.66
_09556_,14.66
_09625_,14.66
_10043_,14.66
_10261_,14.66
_10468_,14.66
_11558_,14.66
_12985_,14.66
_14765_,14.66
_16037_,14.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[7\],14.66
soc.core.storage\[0\]\[7\],14.66
_00067_,14.61
_00071_,14.61
_00089_,14.61
_00149_,14.61
_00207_,14.61
_00339_,14.61
_00409_,14.61
_00410_,14.61
_00654_,14.61
_00740_,14.61
_00877_,14.61
_01245_,14.61
_01435_,14.61
_01490_,14.61
_01822_,14.61
_01902_,14.61
_02063_,14.61
_02213_,14.61
_02231_,14.61
_02720_,14.61
_02800_,14.61
_02806_,14.61
_02854_,14.61
_02860_,14.61
_02995_,14.61
_03082_,14.61
_03252_,14.61
_03290_,14.61
_03293_,14.61
_03333_,14.61
_03358_,14.61
_03516_,14.61
_03790_,14.61
_03950_,14.61
_03980_,14.61
_04215_,14.61
_04459_,14.61
_04540_,14.61
_04809_,14.61
_04885_,14.61
_04909_,14.61
_04950_,14.61
_04963_,14.61
_05034_,14.61
_06122_,14.61
_06261_,14.61
_06323_,14.61
_06342_,14.61
_06478_,14.61
_06718_,14.61
_06834_,14.61
_06836_,14.61
_07050_,14.61
_07085_,14.61
_07328_,14.61
_07412_,14.61
_07568_,14.61
_07590_,14.61
_07658_,14.61
_07681_,14.61
_07711_,14.61
_07725_,14.61
_07750_,14.61
_07937_,14.61
_07957_,14.61
_07991_,14.61
_08032_,14.61
_08155_,14.61
_08261_,14.61
_08390_,14.61
_08477_,14.61
_08806_,14.61
_09116_,14.61
_09279_,14.61
_09329_,14.61
_09560_,14.61
_09594_,14.61
_09621_,14.61
_09832_,14.61
_10296_,14.61
_10354_,14.61
_10492_,14.61
_10605_,14.61
_10639_,14.61
_10682_,14.61
_10725_,14.61
_10859_,14.61
_10887_,14.61
_10911_,14.61
_11015_,14.61
_11219_,14.61
_11621_,14.61
_12031_,14.61
_12072_,14.61
_12073_,14.61
_12078_,14.61
_12111_,14.61
_12568_,14.61
_12576_,14.61
_12899_,14.61
_12928_,14.61
_12930_,14.61
_13257_,14.61
_13392_,14.61
_13414_,14.61
_13418_,14.61
_13923_,14.61
_13988_,14.61
_14037_,14.61
_14330_,14.61
_14372_,14.61
_14376_,14.61
_14511_,14.61
_14873_,14.61
_15068_,14.61
_15159_,14.61
_15178_,14.61
_15266_,14.61
_15384_,14.61
_15472_,14.61
_15580_,14.61
_15730_,14.61
_15872_,14.61
_15874_,14.61
_15877_,14.61
_16173_,14.61
_16252_,14.61
_16412_,14.61
mgmt_buffers.la_data_in_mprj\[3\],14.61
mgmt_buffers.la_data_in_mprj_bar\[24\],14.61
pll.ringosc.dstage\[5\].id.d0,14.61
soc.core.count\[14\],14.61
soc.core.interface0_bank_bus_dat_r\[4\],14.61
soc.core.multiregimpl47_regs0,14.61
soc.core.storage_1\[12\]\[3\],14.61
soc.core.storage_1\[15\]\[3\],14.61
soc.core.storage_1\[1\]\[5\],14.61
net2610,14.61
net2666,14.61
net2711,14.61
net2728,14.61
net2735,14.61
net2773,14.61
net2788,14.61
net2877,14.61
net2909,14.61
net2928,14.61
net3199,14.61
net3201,14.61
net3205,14.61
net3223,14.61
net3243,14.61
_00452_,14.56
_00517_,14.56
_00710_,14.56
_00777_,14.56
_00873_,14.56
_01297_,14.56
_01630_,14.56
_01878_,14.56
_01905_,14.56
_01961_,14.56
_01984_,14.56
_01985_,14.56
_01988_,14.56
_02049_,14.56
_02358_,14.56
_02746_,14.56
_02792_,14.56
_02793_,14.56
_02848_,14.56
_02941_,14.56
_03010_,14.56
_03084_,14.56
_03134_,14.56
_03148_,14.56
_03246_,14.56
_03251_,14.56
_03261_,14.56
_03265_,14.56
_03319_,14.56
_03457_,14.56
_03481_,14.56
_03489_,14.56
_03574_,14.56
_03716_,14.56
_04093_,14.56
_04115_,14.56
_04244_,14.56
_04301_,14.56
_04302_,14.56
_04794_,14.56
_04894_,14.56
_04896_,14.56
_04904_,14.56
_04930_,14.56
_05511_,14.56
_05854_,14.56
_05883_,14.56
_05975_,14.56
_06060_,14.56
_06079_,14.56
_06204_,14.56
_06388_,14.56
_06601_,14.56
_06616_,14.56
_06731_,14.56
_06735_,14.56
_06737_,14.56
_06798_,14.56
_06845_,14.56
_06850_,14.56
_07008_,14.56
_07127_,14.56
_07162_,14.56
_07193_,14.56
_07305_,14.56
_07340_,14.56
_07401_,14.56
_07458_,14.56
_07554_,14.56
_07576_,14.56
_07614_,14.56
_07630_,14.56
_07641_,14.56
_07648_,14.56
_07689_,14.56
_07908_,14.56
_08069_,14.56
_08151_,14.56
_08282_,14.56
_08756_,14.56
_08788_,14.56
_08969_,14.56
_09207_,14.56
_09319_,14.56
_09334_,14.56
_10474_,14.56
_10601_,14.56
_10716_,14.56
_10756_,14.56
_11508_,14.56
_11622_,14.56
_11670_,14.56
_11955_,14.56
_12012_,14.56
_12140_,14.56
_12169_,14.56
_12252_,14.56
_12359_,14.56
_12401_,14.56
_12479_,14.56
_12632_,14.56
_13071_,14.56
_13214_,14.56
_13276_,14.56
_13339_,14.56
_13442_,14.56
_13450_,14.56
_13471_,14.56
_14243_,14.56
_14304_,14.56
_14331_,14.56
_14340_,14.56
_14493_,14.56
_14787_,14.56
_14808_,14.56
_14863_,14.56
_15166_,14.56
_15324_,14.56
_15519_,14.56
_15613_,14.56
_15759_,14.56
_15853_,14.56
_15855_,14.56
_15932_,14.56
_16000_,14.56
_16145_,14.56
_16198_,14.56
_16351_,14.56
clock_ctrl.divider2.even_0.clk,14.56
gpio_control_in_2\[1\].shift_register\[7\],14.56
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[14\],14.56
net2836,14.56
net3057,14.56
net3144,14.56
net3253,14.56
user_io_oeb\[21\],14.42
_05009_,14.34
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[8\],14.29
soc.core.storage\[10\]\[6\],14.29
_09383_,14.24
_14251_,14.24
_00977_,14.1
_01179_,14.1
_01341_,14.1
_01418_,14.1
_01649_,14.1
_02203_,14.1
_02377_,14.1
_02429_,14.1
_02499_,14.1
_02599_,14.1
_02608_,14.1
_02621_,14.1
_02669_,14.1
_03323_,14.1
_04050_,14.1
_04183_,14.1
_04268_,14.1
_04291_,14.1
_04322_,14.1
_04371_,14.1
_04429_,14.1
_04550_,14.1
_04551_,14.1
_04582_,14.1
_04610_,14.1
_04621_,14.1
_04666_,14.1
_04671_,14.1
_04791_,14.1
_10740_,14.1
_13692_,14.1
_14737_,14.1
_16201_,14.1
clock_ctrl.divider2.even_0.counter\[2\],14.1
soc.core.dbg_uart_rx_phase\[18\],14.1
soc.core.storage_1\[3\]\[2\],14.1
soc.core.storage_1\[7\]\[2\],14.1
_00597_,14.05
_00882_,14.05
_00914_,14.05
_01021_,14.05
_01450_,14.05
_01678_,14.05
_01821_,14.05
_01834_,14.05
_01870_,14.05
_02042_,14.05
_02056_,14.05
_02272_,14.05
_02602_,14.05
_02738_,14.05
_03143_,14.05
_03519_,14.05
_03561_,14.05
_03573_,14.05
_03626_,14.05
_03647_,14.05
_03682_,14.05
_04110_,14.05
_04156_,14.05
_04278_,14.05
_04307_,14.05
_04397_,14.05
_04460_,14.05
_04505_,14.05
_04636_,14.05
_04861_,14.05
_04882_,14.05
_04957_,14.05
_05212_,14.05
_05501_,14.05
_05601_,14.05
_05765_,14.05
_05852_,14.05
_06138_,14.05
_06155_,14.05
_06321_,14.05
_06502_,14.05
_06506_,14.05
_06519_,14.05
_06716_,14.05
_06843_,14.05
_07371_,14.05
_07383_,14.05
_07506_,14.05
_07575_,14.05
_07740_,14.05
_08224_,14.05
_08535_,14.05
_08661_,14.05
_08817_,14.05
_09007_,14.05
_09299_,14.05
_10031_,14.05
_10217_,14.05
_10221_,14.05
_10267_,14.05
_10291_,14.05
_10308_,14.05
_10823_,14.05
_11033_,14.05
_11166_,14.05
_11373_,14.05
_11491_,14.05
_11598_,14.05
_11624_,14.05
_11668_,14.05
_11900_,14.05
_11906_,14.05
_11949_,14.05
_12017_,14.05
_12108_,14.05
_12199_,14.05
_12367_,14.05
_12419_,14.05
_12521_,14.05
_12567_,14.05
_12674_,14.05
_12682_,14.05
_13034_,14.05
_13358_,14.05
_13400_,14.05
_13419_,14.05
_13465_,14.05
_13847_,14.05
_13881_,14.05
_13911_,14.05
_13913_,14.05
_13917_,14.05
_13924_,14.05
_13985_,14.05
_14419_,14.05
_14429_,14.05
_14432_,14.05
_14795_,14.05
_14853_,14.05
_14867_,14.05
_15201_,14.05
_15903_,14.05
_16204_,14.05
mgmt_buffers.la_data_in_enable\[11\],14.05
mgmt_buffers.la_data_in_enable\[53\],14.05
mgmt_buffers.la_data_in_enable\[58\],14.05
mgmt_buffers.la_data_in_mprj\[15\],14.05
mgmt_buffers.la_data_in_mprj\[23\],14.05
mgmt_buffers.la_data_in_mprj\[47\],14.05
mgmt_buffers.la_data_in_mprj_bar\[32\],14.05
pll.ringosc.dstage\[1\].id.d0,14.05
pll.ringosc.dstage\[4\].id.d1,14.05
pll.ringosc.dstage\[9\].id.d1,14.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[4\],14.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[7\],14.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[14\],14.05
soc.core.count\[16\],14.05
soc.core.dbg_uart_tx_phase\[12\],14.05
soc.core.gpioin5_gpioin5_in_pads_n_d,14.05
soc.core.multiregimpl29_regs1,14.05
soc.core.multiregimpl43_regs0,14.05
soc.core.multiregimpl4_regs0,14.05
soc.core.storage_1\[0\]\[3\],14.05
net211,14.05
net223,14.05
net2780,14.05
net2799,14.05
net2810,14.05
net2871,14.05
net2958,14.05
net2981,14.05
net2983,14.05
net2988,14.05
net3168,14.05
net3240,14.05
net3275,14.05
_00618_,14
_00737_,14
_00927_,14
_01070_,14
_01615_,14
_01779_,14
_01951_,14
_02037_,14
_02051_,14
_02087_,14
_02089_,14
_02389_,14
_02704_,14
_02711_,14
_02813_,14
_03186_,14
_03476_,14
_03503_,14
_03593_,14
_03637_,14
_03708_,14
_03968_,14
_04166_,14
_04343_,14
_04847_,14
_06142_,14
_06318_,14
_06490_,14
_06619_,14
_06739_,14
_06889_,14
_07032_,14
_07377_,14
_07559_,14
_07593_,14
_07768_,14
_07820_,14
_07830_,14
_07887_,14
_07997_,14
_08048_,14
_08049_,14
_08065_,14
_08225_,14
_09195_,14
_09281_,14
_09347_,14
_10069_,14
_10397_,14
_10677_,14
_10757_,14
_10786_,14
_11036_,14
_11045_,14
_11285_,14
_11528_,14
_11697_,14
_11950_,14
_11971_,14
_12010_,14
_12332_,14
_12335_,14
_12363_,14
_12366_,14
_12578_,14
_12822_,14
_13244_,14
_13285_,14
_13381_,14
_13832_,14
_14021_,14
_14270_,14
_14319_,14
_14387_,14
_15021_,14
_15090_,14
_15292_,14
_15332_,14
_15462_,14
_15485_,14
_15616_,14
_15709_,14
_15835_,14
_15891_,14
_16301_,14
_16377_,14
_16404_,14
_16409_,14
net2585,14
gpio_control_in_2\[15\].pad_gpio_outen,14
mgmt_buffers.la_data_in_enable\[48\],14
mgmt_buffers.la_data_in_mprj\[43\],14
pll.itrim\[0\],14
soc.core.multiregimpl31_regs1,14
soc.core.storage\[3\]\[1\],14
soc.core.storage_1\[6\]\[4\],14
net151,14
net689,14
net2825,14
net2896,14
net2954,14
net2968,14
net2553,13.91
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[14\],13.73
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[19\],13.73
_09492_,13.68
soc.core.spi_master_cs_storage\[5\],13.68
_00693_,13.54
_04118_,13.54
_04504_,13.54
_06472_,13.54
_06771_,13.54
_07094_,13.54
_07772_,13.54
_07814_,13.54
_07824_,13.54
_09585_,13.54
_10643_,13.54
_10704_,13.54
_11582_,13.54
_11968_,13.54
_12294_,13.54
_12553_,13.54
gpio_control_in_2\[3\].shift_register\[8\],13.54
soc.core.storage_1\[1\]\[2\],13.54
_00647_,13.49
_00652_,13.49
_00667_,13.49
_00847_,13.49
_00917_,13.49
_00928_,13.49
_00942_,13.49
_00974_,13.49
_01213_,13.49
_01363_,13.49
_01438_,13.49
_01467_,13.49
_01593_,13.49
_01757_,13.49
_01970_,13.49
_01971_,13.49
_02435_,13.49
_02680_,13.49
_02702_,13.49
_02920_,13.49
_02928_,13.49
_02939_,13.49
_02986_,13.49
_03080_,13.49
_03174_,13.49
_03343_,13.49
_03406_,13.49
_03605_,13.49
_03987_,13.49
_04067_,13.49
_04072_,13.49
_04116_,13.49
_04138_,13.49
_04202_,13.49
_04284_,13.49
_04417_,13.49
_04481_,13.49
_04509_,13.49
_04618_,13.49
_04855_,13.49
_05108_,13.49
_05121_,13.49
_05513_,13.49
_05778_,13.49
_05787_,13.49
_06029_,13.49
_06564_,13.49
_06638_,13.49
_06812_,13.49
_07167_,13.49
_07379_,13.49
_07655_,13.49
_07780_,13.49
_08005_,13.49
_08052_,13.49
_08236_,13.49
_08340_,13.49
_08603_,13.49
_08664_,13.49
_08670_,13.49
_09465_,13.49
_09562_,13.49
_09597_,13.49
_10297_,13.49
_10343_,13.49
_10446_,13.49
_10573_,13.49
_10673_,13.49
_10689_,13.49
_10848_,13.49
_10945_,13.49
_11082_,13.49
_11504_,13.49
_11923_,13.49
_11984_,13.49
_12094_,13.49
_12158_,13.49
_12228_,13.49
_12949_,13.49
_13774_,13.49
_13904_,13.49
_14258_,13.49
_14309_,13.49
_14575_,13.49
_14589_,13.49
_14771_,13.49
_14969_,13.49
_15150_,13.49
_15205_,13.49
_15230_,13.49
_15336_,13.49
_15390_,13.49
_15514_,13.49
_15608_,13.49
_15718_,13.49
_16182_,13.49
_16298_,13.49
_16331_,13.49
_16365_,13.49
_16403_,13.49
_16459_,13.49
gpio_control_in_2\[10\].gpio_outen,13.49
net2602,13.49
mgmt_buffers.la_data_in_enable\[52\],13.49
mgmt_buffers.la_data_in_mprj\[63\],13.49
mgmt_buffers.la_data_in_mprj_bar\[29\],13.49
mgmt_buffers.mprj_dat_i_core_bar\[13\],13.49
pll.ringosc.dstage\[3\].id.d0,13.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[19\],13.49
soc.core.gpioin3_gpioin3_trigger_d,13.49
soc.core.interface18_bank_bus_dat_r\[0\],13.49
soc.core.interface6_bank_bus_dat_r\[4\],13.49
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[30\],13.49
soc.core.multiregimpl53_regs0,13.49
soc.core.multiregimpl65_regs0,13.49
soc.core.storage_1\[4\]\[3\],13.49
net287,13.49
net2794,13.49
net2806,13.49
net2823,13.49
net2824,13.49
net2827,13.49
net2893,13.49
net2917,13.49
net2935,13.49
_00174_,13.44
_00183_,13.44
_00203_,13.44
_00489_,13.44
_00677_,13.44
_00701_,13.44
_00715_,13.44
_01052_,13.44
_01519_,13.44
_02035_,13.44
_02668_,13.44
_02925_,13.44
_02959_,13.44
_03116_,13.44
_03340_,13.44
_03386_,13.44
_03407_,13.44
_03441_,13.44
_03660_,13.44
_03674_,13.44
_03752_,13.44
_03958_,13.44
_04061_,13.44
_04214_,13.44
_04363_,13.44
_04458_,13.44
_05467_,13.44
_05688_,13.44
_06117_,13.44
_06182_,13.44
_06189_,13.44
_06476_,13.44
_06565_,13.44
_06644_,13.44
_06711_,13.44
_06733_,13.44
_07049_,13.44
_07567_,13.44
_07859_,13.44
_08023_,13.44
_08105_,13.44
_08146_,13.44
_08454_,13.44
_08611_,13.44
_08666_,13.44
_08676_,13.44
_08779_,13.44
_09371_,13.44
_09511_,13.44
_10292_,13.44
_10489_,13.44
_10679_,13.44
_10831_,13.44
_10871_,13.44
_11250_,13.44
_11559_,13.44
_11930_,13.44
_11947_,13.44
_12122_,13.44
_12136_,13.44
_12143_,13.44
_12405_,13.44
_12524_,13.44
_12577_,13.44
_12597_,13.44
_12635_,13.44
_12643_,13.44
_12750_,13.44
_12859_,13.44
_13041_,13.44
_13046_,13.44
_13101_,13.44
_13242_,13.44
_13350_,13.44
_13356_,13.44
_13373_,13.44
_13482_,13.44
_13553_,13.44
_13767_,13.44
_13771_,13.44
_13819_,13.44
_13869_,13.44
_14861_,13.44
_15062_,13.44
_15064_,13.44
_15320_,13.44
_15352_,13.44
_15445_,13.44
_15479_,13.44
_15630_,13.44
_15725_,13.44
_15913_,13.44
_16069_,13.44
_16188_,13.44
_16192_,13.44
mgmt_buffers.la_data_in_mprj_bar\[14\],13.44
soc.core.VexRiscv.CsrPlugin_mtval\[26\],13.44
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[26\],13.44
soc.core.interface10_bank_bus_dat_r\[30\],13.44
soc.core.mgmtsoc_value\[23\],13.44
soc.core.multiregimpl66_regs0,13.44
soc.core.storage\[14\]\[1\],13.44
net1736,13.44
net2863,13.44
net3175,13.44
net2603,13.3
_15733_,13.17
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[9\],13.17
soc.core.storage_1\[4\]\[5\],13.17
_00938_,12.98
_01222_,12.98
_01231_,12.98
_01269_,12.98
_01426_,12.98
_01619_,12.98
_01907_,12.98
_03463_,12.98
_03970_,12.98
_04446_,12.98
_04537_,12.98
_04598_,12.98
_04656_,12.98
_04730_,12.98
_04841_,12.98
_05637_,12.98
_05860_,12.98
_08777_,12.98
_10055_,12.98
_12667_,12.98
_00543_,12.93
_00655_,12.93
_00743_,12.93
_00863_,12.93
_01180_,12.93
_01246_,12.93
_01290_,12.93
_01501_,12.93
_01555_,12.93
_02233_,12.93
_02557_,12.93
_02595_,12.93
_02870_,12.93
_02974_,12.93
_03100_,12.93
_03172_,12.93
_03234_,12.93
_03440_,12.93
_03467_,12.93
_03533_,12.93
_03662_,12.93
_03700_,12.93
_03714_,12.93
_04287_,12.93
_04310_,12.93
_04314_,12.93
_04396_,12.93
_04479_,12.93
_04526_,12.93
_04588_,12.93
_04901_,12.93
_04912_,12.93
_05254_,12.93
_05304_,12.93
_05319_,12.93
_05567_,12.93
_05635_,12.93
_05953_,12.93
_06128_,12.93
_06238_,12.93
_06244_,12.93
_06925_,12.93
_07031_,12.93
_07078_,12.93
_07098_,12.93
_07336_,12.93
_07400_,12.93
_07439_,12.93
_07843_,12.93
_07855_,12.93
_08232_,12.93
_08321_,12.93
_08845_,12.93
_09557_,12.93
_09617_,12.93
_09622_,12.93
_10167_,12.93
_10353_,12.93
_10453_,12.93
_10584_,12.93
_10652_,12.93
_10772_,12.93
_11231_,12.93
_11546_,12.93
_11637_,12.93
_11644_,12.93
_11672_,12.93
_11868_,12.93
_12209_,12.93
_12259_,12.93
_12385_,12.93
_12525_,12.93
_12912_,12.93
_12954_,12.93
_13135_,12.93
_13432_,12.93
_13583_,12.93
_14015_,12.93
_14354_,12.93
_14379_,12.93
_14549_,12.93
_14599_,12.93
_14801_,12.93
_14854_,12.93
_14925_,12.93
_14993_,12.93
_14997_,12.93
_15512_,12.93
_15968_,12.93
_15977_,12.93
_16184_,12.93
_16333_,12.93
gpio_control_in_1\[2\].gpio_oe_override,12.93
gpio_control_in_1\[3\].gpio_oe_override,12.93
mgmt_buffers.la_data_in_mprj\[39\],12.93
mgmt_buffers.la_data_in_mprj_bar\[7\],12.93
pll.ringosc.dstage\[1\].id.d2,12.93
pll.ringosc.dstage\[2\].id.d1,12.93
pll.ringosc.dstage\[8\].id.trim1b,12.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[9\],12.93
soc.core.VexRiscv.dBusWishbone_ADR\[18\],12.93
soc.core.interface3_bank_bus_dat_r\[12\],12.93
soc.core.interface3_bank_bus_dat_r\[14\],12.93
soc.core.mgmtsoc_vexriscv_debug_reset,12.93
soc.core.mgmtsoc_zero_trigger_d,12.93
soc.core.multiregimpl25_regs0,12.93
soc.core.multiregimpl32_regs0,12.93
soc.core.multiregimpl51_regs0,12.93
soc.core.multiregimpl72_regs0,12.93
net2759,12.93
net2932,12.93
net2976,12.93
net3190,12.93
net3224,12.93
_00107_,12.88
_00138_,12.88
_00156_,12.88
_00265_,12.88
_00679_,12.88
_00889_,12.88
_00890_,12.88
_01264_,12.88
_01469_,12.88
_01500_,12.88
_01917_,12.88
_02010_,12.88
_02091_,12.88
_02409_,12.88
_02615_,12.88
_02757_,12.88
_02778_,12.88
_02784_,12.88
_03074_,12.88
_03209_,12.88
_03738_,12.88
_03782_,12.88
_04010_,12.88
_04541_,12.88
_04581_,12.88
_04674_,12.88
_04713_,12.88
_04913_,12.88
_05320_,12.88
_06046_,12.88
_06083_,12.88
_06354_,12.88
_06423_,12.88
_06470_,12.88
_06629_,12.88
_06643_,12.88
_06763_,12.88
_06956_,12.88
_07021_,12.88
_07126_,12.88
_07129_,12.88
_07153_,12.88
_07378_,12.88
_07420_,12.88
_07485_,12.88
_07517_,12.88
_07520_,12.88
_07574_,12.88
_07605_,12.88
_07657_,12.88
_07662_,12.88
_07730_,12.88
_07734_,12.88
_07781_,12.88
_07868_,12.88
_07885_,12.88
_07892_,12.88
_07929_,12.88
_07961_,12.88
_08149_,12.88
_08269_,12.88
_08369_,12.88
_08427_,12.88
_08455_,12.88
_08472_,12.88
_08720_,12.88
_09340_,12.88
_10121_,12.88
_10161_,12.88
_10551_,12.88
_10637_,12.88
_10654_,12.88
_10688_,12.88
_10700_,12.88
_10790_,12.88
_10791_,12.88
_10837_,12.88
_10992_,12.88
_11249_,12.88
_11297_,12.88
_11313_,12.88
_11501_,12.88
_11660_,12.88
_11938_,12.88
_11944_,12.88
_12206_,12.88
_12232_,12.88
_12409_,12.88
_12464_,12.88
_12513_,12.88
_12815_,12.88
_13068_,12.88
_13080_,12.88
_13085_,12.88
_13144_,12.88
_13147_,12.88
_13368_,12.88
_13395_,12.88
_13424_,12.88
_13955_,12.88
_14049_,12.88
_14158_,12.88
_14206_,12.88
_14525_,12.88
_14860_,12.88
_14875_,12.88
_15035_,12.88
_15300_,12.88
_15397_,12.88
_15536_,12.88
_15732_,12.88
_15859_,12.88
_16358_,12.88
pll.pll_control.oscbuf\[2\],12.88
pll.ringosc.dstage\[9\].id.trim1b,12.88
soc.core.VexRiscv.CsrPlugin_mtval\[30\],12.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[10\],12.88
soc.core.dbg_uart_count\[14\],12.88
soc.core.dbg_uart_rx_phase\[22\],12.88
soc.core.interface0_bank_bus_dat_r\[10\],12.88
soc.core.interface3_bank_bus_dat_r\[4\],12.88
soc.core.multiregimpl11_regs1,12.88
soc.core.storage\[11\]\[0\],12.88
soc.core.storage\[6\]\[0\],12.88
net270,12.88
net303,12.88
net314,12.88
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[17\],12.61
pll.ringosc.iss.d1,12.6
_05150_,12.42
_06966_,12.42
_07194_,12.42
_07516_,12.42
_08190_,12.42
_08418_,12.42
_09570_,12.42
_09574_,12.42
_12370_,12.42
_14485_,12.42
soc.core.storage_1\[7\]\[0\],12.42
_00229_,12.37
_00267_,12.37
_00569_,12.37
_00630_,12.37
_00745_,12.37
_01022_,12.37
_01068_,12.37
_01265_,12.37
_01374_,12.37
_01436_,12.37
_01565_,12.37
_01629_,12.37
_01842_,12.37
_01972_,12.37
_02265_,12.37
_02297_,12.37
_02428_,12.37
_02948_,12.37
_02981_,12.37
_03205_,12.37
_03249_,12.37
_03417_,12.37
_03468_,12.37
_03610_,12.37
_03673_,12.37
_03680_,12.37
_04097_,12.37
_04212_,12.37
_04484_,12.37
_04520_,12.37
_04921_,12.37
_04959_,12.37
_04960_,12.37
_05608_,12.37
_05675_,12.37
_05984_,12.37
_06456_,12.37
_06464_,12.37
_06553_,12.37
_06681_,12.37
_06784_,12.37
_07211_,12.37
_07236_,12.37
_07314_,12.37
_07333_,12.37
_07509_,12.37
_07571_,12.37
_07642_,12.37
_07805_,12.37
_08198_,12.37
_08392_,12.37
_08434_,12.37
_08438_,12.37
_08809_,12.37
_09152_,12.37
_09295_,12.37
_10175_,12.37
_10663_,12.37
_10698_,12.37
_10815_,12.37
_10885_,12.37
_10933_,12.37
_11140_,12.37
_11143_,12.37
_11277_,12.37
_11361_,12.37
_11381_,12.37
_11492_,12.37
_11566_,12.37
_11669_,12.37
_12019_,12.37
_12034_,12.37
_12077_,12.37
_12099_,12.37
_12253_,12.37
_12355_,12.37
_12423_,12.37
_12461_,12.37
_12509_,12.37
_12573_,12.37
_12653_,12.37
_13058_,12.37
_13262_,12.37
_13548_,12.37
_13575_,12.37
_13597_,12.37
_13628_,12.37
_13927_,12.37
_14053_,12.37
_14070_,12.37
_14092_,12.37
_14095_,12.37
_14409_,12.37
_14764_,12.37
_14772_,12.37
_14958_,12.37
_14965_,12.37
_15194_,12.37
_15301_,12.37
_15541_,12.37
_15689_,12.37
_15768_,12.37
_15773_,12.37
_15786_,12.37
_15871_,12.37
_15901_,12.37
_15919_,12.37
_16017_,12.37
_16089_,12.37
_16170_,12.37
_16228_,12.37
gpio_control_in_1\[10\].gpio_oe_override,12.37
net2580,12.37
gpio_control_in_1a\[2\].gpio_pullup_sel,12.37
gpio_control_in_2\[0\].gpio_pulldown_sel,12.37
gpio_control_in_2\[0\].shift_register\[5\],12.37
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[16\],12.37
soc.core.multiregimpl8_regs1,12.37
soc.core.storage\[3\]\[6\],12.37
soc.core.storage\[6\]\[6\],12.37
soc.core.storage_1\[8\]\[7\],12.37
net4,12.37
net2611,12.37
net2656,12.37
net2685,12.37
net2692,12.37
net2695,12.37
net2751,12.37
net2821,12.37
net2890,12.37
net2918,12.37
net2930,12.37
net2956,12.37
net3094,12.37
net3163,12.37
net3180,12.37
_00208_,12.32
_00248_,12.32
_00524_,12.32
_00550_,12.32
_00696_,12.32
_01390_,12.32
_01522_,12.32
_01526_,12.32
_01983_,12.32
_02041_,12.32
_02164_,12.32
_02853_,12.32
_02921_,12.32
_03065_,12.32
_03162_,12.32
_03294_,12.32
_03342_,12.32
_03389_,12.32
_03635_,12.32
_03722_,12.32
_03975_,12.32
_03981_,12.32
_03990_,12.32
_04277_,12.32
_04555_,12.32
_04568_,12.32
_04892_,12.32
_04918_,12.32
_04936_,12.32
_05629_,12.32
_05670_,12.32
_05831_,12.32
_05983_,12.32
_06078_,12.32
_06104_,12.32
_06154_,12.32
_06246_,12.32
_06281_,12.32
_06283_,12.32
_06367_,12.32
_06368_,12.32
_06398_,12.32
_06469_,12.32
_06533_,12.32
_06597_,12.32
_06620_,12.32
_06705_,12.32
_06752_,12.32
_06785_,12.32
_06825_,12.32
_06872_,12.32
_06927_,12.32
_06977_,12.32
_07011_,12.32
_07028_,12.32
_07187_,12.32
_07206_,12.32
_07232_,12.32
_07441_,12.32
_07530_,12.32
_07598_,12.32
_07656_,12.32
_07693_,12.32
_07717_,12.32
_07771_,12.32
_07841_,12.32
_07882_,12.32
_07955_,12.32
_07999_,12.32
_08050_,12.32
_08183_,12.32
_08326_,12.32
_08334_,12.32
_08721_,12.32
_08767_,12.32
_08789_,12.32
_10295_,12.32
_10559_,12.32
_10676_,12.32
_10693_,12.32
_10734_,12.32
_10847_,12.32
_11054_,12.32
_11377_,12.32
_11383_,12.32
_11408_,12.32
_11507_,12.32
_11682_,12.32
_11728_,12.32
_11952_,12.32
_11964_,12.32
_11987_,12.32
_11989_,12.32
_12011_,12.32
_12119_,12.32
_12210_,12.32
_12227_,12.32
_12262_,12.32
_12390_,12.32
_12547_,12.32
_12759_,12.32
_13060_,12.32
_13073_,12.32
_13335_,12.32
_13342_,12.32
_13346_,12.32
_13372_,12.32
_13452_,12.32
_13455_,12.32
_13463_,12.32
_13503_,12.32
_13746_,12.32
_13828_,12.32
_13857_,12.32
_14090_,12.32
_14174_,12.32
_14271_,12.32
_14324_,12.32
_14473_,12.32
_14602_,12.32
_14810_,12.32
_14823_,12.32
_14862_,12.32
_14910_,12.32
_14979_,12.32
_15012_,12.32
_15310_,12.32
_15385_,12.32
_15398_,12.32
_15574_,12.32
_15775_,12.32
_15782_,12.32
_15783_,12.32
_15985_,12.32
_16092_,12.32
_16357_,12.32
clock_ctrl.divider.even_0.out_counter,12.32
clock_ctrl.divider2.syncNp\[2\],12.32
mgmt_buffers.la_data_in_mprj_bar\[54\],12.32
soc.core.multiregimpl46_regs0,12.32
soc.core.storage\[8\]\[7\],12.32
soc.core.storage_1\[9\]\[2\],12.32
soc.core.storage_1\[9\]\[3\],12.32
net181,12.32
net232,12.32
net235,12.32
net307,12.32
net312,12.32
net3024,12.32
net3108,12.32
_10265_,12.05
_03797_,11.86
_05468_,11.86
_06347_,11.86
_06414_,11.86
_10641_,11.86
_10696_,11.86
_10804_,11.86
_13877_,11.86
_13975_,11.86
_15651_,11.86
_00188_,11.81
_00247_,11.81
_00497_,11.81
_00619_,11.81
_00733_,11.81
_00823_,11.81
_01034_,11.81
_01260_,11.81
_01372_,11.81
_01553_,11.81
_02055_,11.81
_02065_,11.81
_02662_,11.81
_02790_,11.81
_02851_,11.81
_03042_,11.81
_03164_,11.81
_03245_,11.81
_03321_,11.81
_03404_,11.81
_03475_,11.81
_03572_,11.81
_03632_,11.81
_03655_,11.81
_03663_,11.81
_03689_,11.81
_03730_,11.81
_04133_,11.81
_04221_,11.81
_04463_,11.81
_04583_,11.81
_04617_,11.81
_04718_,11.81
_04773_,11.81
_05667_,11.81
_05943_,11.81
_06290_,11.81
_06508_,11.81
_06967_,11.81
_07018_,11.81
_07192_,11.81
_07358_,11.81
_07766_,11.81
_08279_,11.81
_08331_,11.81
_08662_,11.81
_08786_,11.81
_08874_,11.81
_08906_,11.81
_09298_,11.81
_09382_,11.81
_09522_,11.81
_09559_,11.81
_09564_,11.81
_09587_,11.81
_09599_,11.81
_10483_,11.81
_10536_,11.81
_10617_,11.81
_10666_,11.81
_10830_,11.81
_11066_,11.81
_11117_,11.81
_11478_,11.81
_11484_,11.81
_11511_,11.81
_11618_,11.81
_12091_,11.81
_12879_,11.81
_13130_,11.81
_13164_,11.81
_13362_,11.81
_13550_,11.81
_13827_,11.81
_14067_,11.81
_14364_,11.81
_14726_,11.81
_14933_,11.81
_15409_,11.81
_15632_,11.81
_15750_,11.81
_15793_,11.81
_15912_,11.81
_15953_,11.81
_16141_,11.81
_16181_,11.81
_16194_,11.81
_16225_,11.81
_16303_,11.81
_16393_,11.81
_16423_,11.81
_16460_,11.81
clock_ctrl.reset_delay\[1\],11.81
mgmt_buffers.la_data_in_mprj_bar\[55\],11.81
soc.core.dbg_uart_words_count\[4\],11.81
soc.core.multiregimpl18_regs1,11.81
soc.core.multiregimpl34_regs0,11.81
soc.core.multiregimpl67_regs0,11.81
soc.core.storage\[15\]\[2\],11.81
soc.core.storage\[6\]\[3\],11.81
soc.core.storage\[6\]\[7\],11.81
net2676,11.81
net2817,11.81
net2829,11.81
net2835,11.81
net2856,11.81
net2898,11.81
net2952,11.81
net2955,11.81
net2966,11.81
net2967,11.81
net2970,11.81
net2986,11.81
net2995,11.81
net3029,11.81
net3068,11.81
net3198,11.81
_00153_,11.76
_00210_,11.76
_00631_,11.76
_00690_,11.76
_00769_,11.76
_01004_,11.76
_01006_,11.76
_01019_,11.76
_01307_,11.76
_01491_,11.76
_01521_,11.76
_01586_,11.76
_01597_,11.76
_01617_,11.76
_01623_,11.76
_01820_,11.76
_01930_,11.76
_01936_,11.76
_02032_,11.76
_02057_,11.76
_02117_,11.76
_02199_,11.76
_02390_,11.76
_02596_,11.76
_02639_,11.76
_02739_,11.76
_02769_,11.76
_02990_,11.76
_03057_,11.76
_03201_,11.76
_03280_,11.76
_03284_,11.76
_03478_,11.76
_03504_,11.76
_03535_,11.76
_03562_,11.76
_03591_,11.76
_03631_,11.76
_03775_,11.76
_03828_,11.76
_03920_,11.76
_03973_,11.76
_04134_,11.76
_04140_,11.76
_04157_,11.76
_04274_,11.76
_04351_,11.76
_04383_,11.76
_04693_,11.76
_04753_,11.76
_04908_,11.76
_05437_,11.76
_05494_,11.76
_06081_,11.76
_06378_,11.76
_06483_,11.76
_06547_,11.76
_06654_,11.76
_06723_,11.76
_06830_,11.76
_07230_,11.76
_07543_,11.76
_07723_,11.76
_07813_,11.76
_08112_,11.76
_08162_,11.76
_08275_,11.76
_08277_,11.76
_08286_,11.76
_08312_,11.76
_08378_,11.76
_08439_,11.76
_08828_,11.76
_09373_,11.76
_09548_,11.76
_09598_,11.76
_09667_,11.76
_09811_,11.76
_10422_,11.76
_10485_,11.76
_10561_,11.76
_10627_,11.76
_10671_,11.76
_10684_,11.76
_10726_,11.76
_10893_,11.76
_10900_,11.76
_11077_,11.76
_11244_,11.76
_11257_,11.76
_11306_,11.76
_11308_,11.76
_11607_,11.76
_11691_,11.76
_11809_,11.76
_11890_,11.76
_12027_,11.76
_12105_,11.76
_12153_,11.76
_12168_,11.76
_12189_,11.76
_12256_,11.76
_12426_,11.76
_12609_,11.76
_12800_,11.76
_12837_,11.76
_12903_,11.76
_13159_,11.76
_13337_,11.76
_13341_,11.76
_13345_,11.76
_13396_,11.76
_13610_,11.76
_13758_,11.76
_13941_,11.76
_14000_,11.76
_14217_,11.76
_14329_,11.76
_14342_,11.76
_14410_,11.76
_14681_,11.76
_14763_,11.76
_14821_,11.76
_15004_,11.76
_15034_,11.76
_15139_,11.76
_15175_,11.76
_15334_,11.76
_15694_,11.76
_15739_,11.76
_15790_,11.76
_15813_,11.76
_15822_,11.76
_15864_,11.76
_15905_,11.76
_16013_,11.76
_16101_,11.76
_16189_,11.76
_16249_,11.76
net2589,11.76
pll.ringosc.dstage\[2\].id.d0,11.76
soc.core.storage\[7\]\[5\],11.76
soc.core.storage_1\[0\]\[2\],11.76
net266,11.76
net353,11.76
net380,11.76
soc.core.VexRiscv.dBusWishbone_ADR\[17\],11.54
_15935_,11.49
soc.core.spi_master_mosi_data\[0\],11.49
soc.core.spi_master_control_storage\[1\],11.44
_00491_,11.3
_00635_,11.3
_00735_,11.3
_06366_,11.3
_06821_,11.3
_14461_,11.3
_15535_,11.3
_15537_,11.3
_16239_,11.3
gpio_control_in_1\[2\].gpio_schmitt_sel,11.3
_00105_,11.25
_00186_,11.25
_00195_,11.25
_00308_,11.25
_00459_,11.25
_00475_,11.25
_00653_,11.25
_00661_,11.25
_00956_,11.25
_01009_,11.25
_01580_,11.25
_01653_,11.25
_01790_,11.25
_02082_,11.25
_02086_,11.25
_02581_,11.25
_02619_,11.25
_02826_,11.25
_02900_,11.25
_02915_,11.25
_02958_,11.25
_03161_,11.25
_03223_,11.25
_03371_,11.25
_03431_,11.25
_03448_,11.25
_03698_,11.25
_03721_,11.25
_03804_,11.25
_03946_,11.25
_03967_,11.25
_03982_,11.25
_04162_,11.25
_04225_,11.25
_04236_,11.25
_04360_,11.25
_04498_,11.25
_04569_,11.25
_04697_,11.25
_04724_,11.25
_04759_,11.25
_04895_,11.25
_05081_,11.25
_05272_,11.25
_05417_,11.25
_05497_,11.25
_05604_,11.25
_05800_,11.25
_06432_,11.25
_06437_,11.25
_06679_,11.25
_06729_,11.25
_06776_,11.25
_06974_,11.25
_06984_,11.25
_07047_,11.25
_07275_,11.25
_07320_,11.25
_07384_,11.25
_07514_,11.25
_07829_,11.25
_07928_,11.25
_08045_,11.25
_08127_,11.25
_08580_,11.25
_08645_,11.25
_08690_,11.25
_09615_,11.25
_10099_,11.25
_10211_,11.25
_10227_,11.25
_10484_,11.25
_10661_,11.25
_10824_,11.25
_11962_,11.25
_12080_,11.25
_12286_,11.25
_12596_,11.25
_12913_,11.25
_13037_,11.25
_13635_,11.25
_13745_,11.25
_13779_,11.25
_13887_,11.25
_14297_,11.25
_14476_,11.25
_14557_,11.25
_14818_,11.25
_14858_,11.25
_15020_,11.25
_15033_,11.25
_15273_,11.25
_15499_,11.25
_15971_,11.25
_16026_,11.25
_16040_,11.25
_16110_,11.25
_16152_,11.25
_16166_,11.25
_16176_,11.25
_16307_,11.25
_16324_,11.25
_16449_,11.25
mgmt_buffers.la_data_in_mprj\[61\],11.25
soc.core.interface19_bank_bus_dat_r\[0\],11.25
soc.core.multiregimpl13_regs0,11.25
soc.core.multiregimpl20_regs0,11.25
soc.core.storage\[14\]\[4\],11.25
soc.core.storage_1\[11\]\[7\],11.25
net218,11.25
net2630,11.25
net3214,11.25
net3268,11.25
_00099_,11.2
_00106_,11.2
_00109_,11.2
_00290_,11.2
_00469_,11.2
_00526_,11.2
_00530_,11.2
_00534_,11.2
_00849_,11.2
_00891_,11.2
_01042_,11.2
_01644_,11.2
_01718_,11.2
_01843_,11.2
_01886_,11.2
_01963_,11.2
_02002_,11.2
_02069_,11.2
_02102_,11.2
_02339_,11.2
_02402_,11.2
_02614_,11.2
_02618_,11.2
_02675_,11.2
_02688_,11.2
_02725_,11.2
_02756_,11.2
_02835_,11.2
_02849_,11.2
_03232_,11.2
_03415_,11.2
_03499_,11.2
_03588_,11.2
_03706_,11.2
_03724_,11.2
_03761_,11.2
_03870_,11.2
_04019_,11.2
_04045_,11.2
_04098_,11.2
_04146_,11.2
_04207_,11.2
_04232_,11.2
_04387_,11.2
_04390_,11.2
_04419_,11.2
_04464_,11.2
_04553_,11.2
_04558_,11.2
_04745_,11.2
_04760_,11.2
_04787_,11.2
_04806_,11.2
_04934_,11.2
_04935_,11.2
_05767_,11.2
_05817_,11.2
_05837_,11.2
_06133_,11.2
_06196_,11.2
_06233_,11.2
_06294_,11.2
_06407_,11.2
_06507_,11.2
_06626_,11.2
_06640_,11.2
_06691_,11.2
_06724_,11.2
_06808_,11.2
_06939_,11.2
_06964_,11.2
_07060_,11.2
_07069_,11.2
_07090_,11.2
_07099_,11.2
_07117_,11.2
_07155_,11.2
_07278_,11.2
_07345_,11.2
_07429_,11.2
_07430_,11.2
_07442_,11.2
_07613_,11.2
_07759_,11.2
_08000_,11.2
_08107_,11.2
_08113_,11.2
_08138_,11.2
_08213_,11.2
_08227_,11.2
_08256_,11.2
_08339_,11.2
_08380_,11.2
_08388_,11.2
_08674_,11.2
_08842_,11.2
_09147_,11.2
_09438_,11.2
_09464_,11.2
_09505_,11.2
_09613_,11.2
_09845_,11.2
_09852_,11.2
_10028_,11.2
_10071_,11.2
_10097_,11.2
_10122_,11.2
_10210_,11.2
_10247_,11.2
_10651_,11.2
_10928_,11.2
_11055_,11.2
_11073_,11.2
_11083_,11.2
_11171_,11.2
_11196_,11.2
_11252_,11.2
_11330_,11.2
_12124_,11.2
_12131_,11.2
_12133_,11.2
_12142_,11.2
_12147_,11.2
_12267_,11.2
_12352_,11.2
_12523_,11.2
_12551_,11.2
_12620_,11.2
_12642_,11.2
_12698_,11.2
_12884_,11.2
_13113_,11.2
_13217_,11.2
_13289_,11.2
_13299_,11.2
_13320_,11.2
_13383_,11.2
_13587_,11.2
_13814_,11.2
_13918_,11.2
_14052_,11.2
_14117_,11.2
_14138_,11.2
_14143_,11.2
_14164_,11.2
_14165_,11.2
_14172_,11.2
_14224_,11.2
_14239_,11.2
_14397_,11.2
_14687_,11.2
_14955_,11.2
_14985_,11.2
_15469_,11.2
_15529_,11.2
_15617_,11.2
_15772_,11.2
_15987_,11.2
_16011_,11.2
_16158_,11.2
_16382_,11.2
gpio_control_bidir_1\[1\].gpio_slew_sel,11.2
gpio_control_in_1a\[2\].gpio_oe_override,11.2
pll.ringosc.dstage\[0\].id.d0,11.2
pll.ringosc.dstage\[0\].id.d2,11.2
soc.core.dbg_uart_tx_phase\[6\],11.2
soc.core.interface0_bank_bus_dat_r\[12\],11.2
soc.core.multiregimpl30_regs1,11.2
soc.core.multiregimpl9_regs1,11.2
soc.core.spi_master_miso_data\[0\],11.2
soc.core.storage_1\[2\]\[4\],11.2
soc.core.storage_1\[5\]\[4\],11.2
net156,11.2
net158,11.2
net190,11.2
net193,11.2
net194,11.2
net351,11.2
net352,11.2
net371,11.2
net1777,11.2
net3230,11.2
_14640_,10.93
_04135_,10.74
_09577_,10.74
_10956_,10.74
_15982_,10.74
_16052_,10.74
gpio_control_in_1a\[3\].pad_gpio_out,10.74
soc.core.uart_phy_tx_phase\[12\],10.74
net256,10.74
_00154_,10.69
_00226_,10.69
_00232_,10.69
_00444_,10.69
_00463_,10.69
_00602_,10.69
_01036_,10.69
_01523_,10.69
_01534_,10.69
_01583_,10.69
_01661_,10.69
_02036_,10.69
_02434_,10.69
_02555_,10.69
_02678_,10.69
_02828_,10.69
_03026_,10.69
_03081_,10.69
_03101_,10.69
_03153_,10.69
_03173_,10.69
_03176_,10.69
_03507_,10.69
_03806_,10.69
_03948_,10.69
_04024_,10.69
_04190_,10.69
_04198_,10.69
_04318_,10.69
_04365_,10.69
_04585_,10.69
_04649_,10.69
_04898_,10.69
_04899_,10.69
_05310_,10.69
_05563_,10.69
_05625_,10.69
_06339_,10.69
_06632_,10.69
_06666_,10.69
_06840_,10.69
_07005_,10.69
_07424_,10.69
_07524_,10.69
_07563_,10.69
_08194_,10.69
_08201_,10.69
_08258_,10.69
_08343_,10.69
_08716_,10.69
_08912_,10.69
_09175_,10.69
_09397_,10.69
_10243_,10.69
_10500_,10.69
_10912_,10.69
_11282_,10.69
_11292_,10.69
_11368_,10.69
_12139_,10.69
_12145_,10.69
_12276_,10.69
_12496_,10.69
_12515_,10.69
_12773_,10.69
_12945_,10.69
_12947_,10.69
_13906_,10.69
_13976_,10.69
_14039_,10.69
_14114_,10.69
_15203_,10.69
_15440_,10.69
_15638_,10.69
_15681_,10.69
_15807_,10.69
_16091_,10.69
_16103_,10.69
_16132_,10.69
_16171_,10.69
_16177_,10.69
_16205_,10.69
_16213_,10.69
_16264_,10.69
_16299_,10.69
_16359_,10.69
_16373_,10.69
_16399_,10.69
_16408_,10.69
clock_ctrl.divider.odd_0.old_N\[1\],10.69
gpio_control_in_2\[2\].gpio_slew_sel,10.69
pll.ringosc.dstage\[5\].id.d2,10.69
pll.ringosc.dstage\[7\].id.trim1b,10.69
soc.core.dbg_uart_tx_phase\[16\],10.69
soc.core.interface3_bank_bus_dat_r\[18\],10.69
soc.core.storage\[14\]\[2\],10.69
soc.core.storage\[3\]\[2\],10.69
soc.core.storage\[7\]\[7\],10.69
soc.core.storage_1\[4\]\[6\],10.69
soc.core.storage_1\[9\]\[1\],10.69
net78,10.69
net2767,10.69
_00080_,10.64
_00116_,10.64
_00121_,10.64
_00140_,10.64
_00449_,10.64
_00723_,10.64
_01263_,10.64
_01275_,10.64
_01322_,10.64
_01525_,10.64
_01622_,10.64
_01674_,10.64
_01836_,10.64
_01918_,10.64
_02001_,10.64
_02011_,10.64
_02044_,10.64
_02073_,10.64
_02170_,10.64
_02177_,10.64
_02201_,10.64
_02520_,10.64
_02732_,10.64
_02865_,10.64
_02868_,10.64
_02913_,10.64
_02943_,10.64
_03023_,10.64
_03036_,10.64
_03130_,10.64
_03181_,10.64
_03256_,10.64
_03274_,10.64
_03277_,10.64
_03363_,10.64
_03413_,10.64
_03436_,10.64
_03517_,10.64
_03589_,10.64
_03609_,10.64
_03638_,10.64
_03639_,10.64
_03667_,10.64
_03717_,10.64
_03731_,10.64
_03769_,10.64
_04041_,10.64
_04160_,10.64
_04164_,10.64
_04364_,10.64
_04465_,10.64
_04560_,10.64
_04750_,10.64
_04751_,10.64
_04805_,10.64
_04887_,10.64
_04903_,10.64
_04922_,10.64
_05068_,10.64
_05421_,10.64
_05634_,10.64
_05669_,10.64
_05979_,10.64
_06054_,10.64
_06236_,10.64
_06292_,10.64
_06379_,10.64
_06493_,10.64
_06706_,10.64
_06761_,10.64
_06786_,10.64
_06913_,10.64
_06968_,10.64
_07022_,10.64
_07091_,10.64
_07142_,10.64
_07177_,10.64
_07203_,10.64
_07231_,10.64
_07325_,10.64
_07339_,10.64
_07418_,10.64
_07498_,10.64
_07500_,10.64
_07584_,10.64
_07863_,10.64
_08161_,10.64
_08211_,10.64
_08239_,10.64
_08294_,10.64
_08446_,10.64
_08459_,10.64
_08490_,10.64
_08540_,10.64
_08711_,10.64
_08913_,10.64
_09498_,10.64
_09515_,10.64
_09606_,10.64
_10049_,10.64
_10065_,10.64
_10112_,10.64
_10256_,10.64
_10555_,10.64
_10589_,10.64
_10590_,10.64
_10646_,10.64
_10664_,10.64
_10732_,10.64
_10792_,10.64
_10918_,10.64
_10978_,10.64
_10998_,10.64
_11004_,10.64
_11251_,10.64
_11263_,10.64
_11280_,10.64
_11287_,10.64
_11610_,10.64
_11790_,10.64
_11888_,10.64
_11977_,10.64
_11994_,10.64
_12270_,10.64
_12437_,10.64
_12440_,10.64
_12696_,10.64
_12934_,10.64
_13051_,10.64
_13103_,10.64
_13199_,10.64
_13256_,10.64
_13357_,10.64
_13385_,10.64
_13429_,10.64
_13755_,10.64
_13790_,10.64
_13794_,10.64
_13895_,10.64
_13915_,10.64
_13919_,10.64
_13952_,10.64
_13970_,10.64
_14022_,10.64
_14082_,10.64
_14157_,10.64
_14203_,10.64
_14433_,10.64
_14486_,10.64
_14506_,10.64
_14645_,10.64
_14822_,10.64
_14984_,10.64
_15118_,10.64
_15174_,10.64
_15271_,10.64
_15454_,10.64
_15496_,10.64
_15572_,10.64
_15607_,10.64
_15841_,10.64
_15861_,10.64
_15863_,10.64
_15923_,10.64
_16135_,10.64
_16190_,10.64
_16202_,10.64
_16214_,10.64
_16327_,10.64
_16401_,10.64
_16462_,10.64
gpio_control_in_1\[8\].gpio_slew_sel,10.64
gpio_control_in_1a\[1\].gpio_outen,10.64
net2601,10.64
mgmt_buffers.la_data_in_enable\[56\],10.64
pll.ringosc.iss.ctrl0b,10.64
soc.core.VexRiscv.CsrPlugin_mtval\[29\],10.64
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2,10.64
net2380,10.64
net2758,10.64
pll.ringosc.dstage\[6\].id.d1,10.42
soc.core.storage\[15\]\[0\],10.42
_05116_,10.32
_03669_,10.18
_05439_,10.18
_07927_,10.18
_10241_,10.18
_10799_,10.18
_11928_,10.18
_13466_,10.18
_16160_,10.18
gpio_control_in_1a\[0\].gpio_outen,10.18
mgmt_buffers.la_data_in_mprj\[48\],10.18
net222,10.18
net3270,10.18
_00082_,10.13
_00165_,10.13
_00268_,10.13
_00886_,10.13
_00913_,10.13
_01011_,10.13
_01425_,10.13
_01745_,10.13
_01955_,10.13
_02028_,10.13
_02043_,10.13
_02403_,10.13
_02535_,10.13
_02620_,10.13
_02723_,10.13
_03083_,10.13
_03219_,10.13
_03354_,10.13
_03525_,10.13
_03534_,10.13
_03617_,10.13
_03634_,10.13
_03677_,10.13
_03703_,10.13
_03753_,10.13
_03927_,10.13
_04054_,10.13
_04159_,10.13
_04216_,10.13
_04239_,10.13
_04412_,10.13
_04415_,10.13
_04703_,10.13
_04749_,10.13
_04826_,10.13
_04881_,10.13
_05504_,10.13
_05690_,10.13
_06411_,10.13
_06431_,10.13
_06634_,10.13
_06700_,10.13
_06756_,10.13
_06963_,10.13
_07219_,10.13
_07422_,10.13
_07436_,10.13
_07447_,10.13
_07639_,10.13
_07664_,10.13
_07667_,10.13
_07741_,10.13
_07858_,10.13
_07886_,10.13
_07896_,10.13
_07931_,10.13
_07941_,10.13
_08407_,10.13
_08869_,10.13
_09301_,10.13
_10133_,10.13
_10365_,10.13
_10458_,10.13
_10975_,10.13
_11067_,10.13
_11597_,10.13
_11708_,10.13
_11783_,10.13
_11892_,10.13
_12144_,10.13
_12280_,10.13
_12448_,10.13
_12845_,10.13
_12923_,10.13
_12933_,10.13
_12969_,10.13
_13104_,10.13
_13468_,10.13
_13544_,10.13
_13588_,10.13
_13723_,10.13
_14425_,10.13
_14474_,10.13
_14813_,10.13
_14882_,10.13
_14968_,10.13
_15191_,10.13
_15581_,10.13
_15707_,10.13
_15802_,10.13
_16387_,10.13
mgmt_buffers.la_data_in_mprj\[40\],10.13
pll.ringosc.iss.d2,10.13
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[27\],10.13
soc.core.count\[15\],10.13
soc.core.interface17_bank_bus_dat_r\[0\],10.13
soc.core.multiregimpl20_regs1,10.13
soc.core.multiregimpl26_regs1,10.13
soc.core.multiregimpl55_regs0,10.13
soc.core.storage\[9\]\[3\],10.13
net2847,10.13
net3160,10.13
net3195,10.13
net3211,10.13
_00438_,10.08
_00622_,10.08
_00812_,10.08
_00869_,10.08
_00903_,10.08
_01266_,10.08
_01404_,10.08
_01681_,10.08
_01694_,10.08
_01839_,10.08
_01875_,10.08
_02437_,10.08
_02525_,10.08
_02798_,10.08
_02876_,10.08
_03289_,10.08
_03313_,10.08
_03391_,10.08
_03442_,10.08
_04039_,10.08
_04172_,10.08
_04204_,10.08
_04234_,10.08
_04256_,10.08
_04356_,10.08
_04586_,10.08
_04622_,10.08
_04647_,10.08
_04827_,10.08
_04927_,10.08
_04931_,10.08
_05505_,10.08
_06229_,10.08
_06329_,10.08
_06353_,10.08
_06381_,10.08
_06457_,10.08
_06513_,10.08
_06559_,10.08
_06815_,10.08
_07045_,10.08
_07229_,10.08
_07466_,10.08
_07538_,10.08
_07988_,10.08
_08327_,10.08
_08347_,10.08
_08457_,10.08
_08908_,10.08
_09604_,10.08
_09608_,10.08
_10158_,10.08
_10190_,10.08
_10198_,10.08
_10570_,10.08
_10622_,10.08
_10818_,10.08
_10866_,10.08
_10941_,10.08
_11020_,10.08
_11191_,10.08
_11227_,10.08
_11350_,10.08
_11573_,10.08
_11638_,10.08
_11980_,10.08
_12100_,10.08
_12579_,10.08
_12762_,10.08
_12783_,10.08
_13086_,10.08
_13145_,10.08
_13196_,10.08
_13802_,10.08
_14308_,10.08
_14384_,10.08
_14605_,10.08
_14776_,10.08
_14891_,10.08
_15044_,10.08
_15321_,10.08
_15719_,10.08
_15749_,10.08
_15808_,10.08
_16212_,10.08
_16316_,10.08
_16353_,10.08
gpio_control_in_1\[0\].gpio_outen,10.08
gpio_control_in_1a\[2\].gpio_inen,10.08
net2600,10.08
gpio_control_in_2\[7\].gpio_outen,10.08
mgmt_buffers.la_data_in_mprj\[16\],10.08
pll.ringosc.dstage\[0\].id.trim1b,10.08
soc.core.VexRiscv.CsrPlugin_mtval\[23\],10.08
soc.core.multiregimpl19_regs1,10.08
soc.core.uart_pending_r\[0\],10.08
net2776,10.08
_00129_,9.62
_00645_,9.62
_03126_,9.62
_05040_,9.62
_08242_,9.62
_10773_,9.62
_12097_,9.62
_12304_,9.62
_13317_,9.62
_15193_,9.62
_15879_,9.62
_16134_,9.62
_16389_,9.62
gpio_control_in_1\[0\].pad_gpio_out,9.62
gpio_control_in_2\[0\].gpio_oe_override,9.62
soc.core.mgmtsoc_value_status\[13\],9.62
_00167_,9.57
_00454_,9.57
_00502_,9.57
_00549_,9.57
_00617_,9.57
_00730_,9.57
_01361_,9.57
_01468_,9.57
_01788_,9.57
_02163_,9.57
_02364_,9.57
_02585_,9.57
_02731_,9.57
_02817_,9.57
_02889_,9.57
_03104_,9.57
_03210_,9.57
_03352_,9.57
_03383_,9.57
_03524_,9.57
_03594_,9.57
_03664_,9.57
_03707_,9.57
_03740_,9.57
_03742_,9.57
_03899_,9.57
_03955_,9.57
_04158_,9.57
_04238_,9.57
_04312_,9.57
_04368_,9.57
_04394_,9.57
_04597_,9.57
_04729_,9.57
_04777_,9.57
_04846_,9.57
_05069_,9.57
_05138_,9.57
_06003_,9.57
_06501_,9.57
_06669_,9.57
_06817_,9.57
_06858_,9.57
_07004_,9.57
_07054_,9.57
_07121_,9.57
_08206_,9.57
_08687_,9.57
_08775_,9.57
_09454_,9.57
_09482_,9.57
_09789_,9.57
_10577_,9.57
_10675_,9.57
_11260_,9.57
_11346_,9.57
_11401_,9.57
_11758_,9.57
_11912_,9.57
_12082_,9.57
_12103_,9.57
_12338_,9.57
_12555_,9.57
_12575_,9.57
_13062_,9.57
_13295_,9.57
_13305_,9.57
_13448_,9.57
_13634_,9.57
_13934_,9.57
_14395_,9.57
_14569_,9.57
_14572_,9.57
_14748_,9.57
_15030_,9.57
_15072_,9.57
_15170_,9.57
_15680_,9.57
_15970_,9.57
_16199_,9.57
_16246_,9.57
_16279_,9.57
_16375_,9.57
net2571,9.57
net2593,9.57
gpio_control_in_2\[6\].pad_gpio_out,9.57
mgmt_buffers.la_data_in_mprj\[36\],9.57
mgmt_buffers.la_data_in_mprj_bar\[34\],9.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[10\],9.57
soc.core.VexRiscv.debug_bus_rsp_data\[0\],9.57
soc.core.multiregimpl58_regs0,9.57
soc.core.multiregimpl60_regs0,9.57
net2257,9.57
net2895,9.57
net3192,9.57
net3219,9.57
_00431_,9.52
_00541_,9.52
_00656_,9.52
_00879_,9.52
_00949_,9.52
_01203_,9.52
_01233_,9.52
_01238_,9.52
_01362_,9.52
_01554_,9.52
_01978_,9.52
_02071_,9.52
_02093_,9.52
_02422_,9.52
_02488_,9.52
_03253_,9.52
_03267_,9.52
_03270_,9.52
_03315_,9.52
_03328_,9.52
_03384_,9.52
_03409_,9.52
_03480_,9.52
_03530_,9.52
_03553_,9.52
_03586_,9.52
_03598_,9.52
_03630_,9.52
_03830_,9.52
_04173_,9.52
_04309_,9.52
_04510_,9.52
_04517_,9.52
_04542_,9.52
_04706_,9.52
_04788_,9.52
_05039_,9.52
_05137_,9.52
_05422_,9.52
_05562_,9.52
_05636_,9.52
_05704_,9.52
_06207_,9.52
_06234_,9.52
_06257_,9.52
_06441_,9.52
_06509_,9.52
_06608_,9.52
_06636_,9.52
_06659_,9.52
_06807_,9.52
_06938_,9.52
_06991_,9.52
_07051_,9.52
_07058_,9.52
_07215_,9.52
_07733_,9.52
_08010_,9.52
_08176_,9.52
_08246_,9.52
_09074_,9.52
_09168_,9.52
_09534_,9.52
_10016_,9.52
_10596_,9.52
_10640_,9.52
_10797_,9.52
_10843_,9.52
_10854_,9.52
_11056_,9.52
_11405_,9.52
_11731_,9.52
_11785_,9.52
_12067_,9.52
_12109_,9.52
_12247_,9.52
_12403_,9.52
_12624_,9.52
_12645_,9.52
_12709_,9.52
_12786_,9.52
_12825_,9.52
_12886_,9.52
_13161_,9.52
_13172_,9.52
_13845_,9.52
_14009_,9.52
_14089_,9.52
_14156_,9.52
_14284_,9.52
_14469_,9.52
_15282_,9.52
_15325_,9.52
_15520_,9.52
_16003_,9.52
_16012_,9.52
mgmt_buffers.la_data_in_enable\[26\],9.52
mgmt_buffers.la_data_in_mprj_bar\[56\],9.52
pll.ringosc.dstage\[10\].id.d0,9.52
pll.ringosc.dstage\[10\].id.in,9.52
pll.ringosc.dstage\[1\].id.trim0b,9.52
soc.core.multiregimpl17_regs0,9.52
soc.core.multiregimpl23_regs0,9.52
net2811,9.52
_12260_,9.25
soc.core.storage\[11\]\[4\],9.25
soc.core.storage_1\[8\]\[3\],9.25
_00163_,9.06
_00663_,9.06
_00896_,9.06
_06856_,9.06
_08128_,9.06
_08884_,9.06
_09390_,9.06
_09400_,9.06
_09543_,9.06
_10722_,9.06
_10796_,9.06
_14444_,9.06
_15962_,9.06
_16018_,9.06
_16055_,9.06
_16179_,9.06
_16263_,9.06
mgmt_buffers.la_data_in_mprj_bar\[5\],9.06
_00215_,9.01
_00235_,9.01
_00605_,9.01
_00686_,9.01
_00895_,9.01
_01302_,9.01
_01324_,9.01
_01327_,9.01
_01845_,9.01
_01994_,9.01
_02014_,9.01
_02198_,9.01
_02273_,9.01
_02277_,9.01
_02918_,9.01
_03095_,9.01
_03190_,9.01
_03360_,9.01
_03374_,9.01
_03529_,9.01
_03585_,9.01
_03600_,9.01
_03734_,9.01
_03802_,9.01
_04006_,9.01
_04218_,9.01
_04292_,9.01
_04295_,9.01
_04334_,9.01
_04422_,9.01
_04448_,9.01
_04455_,9.01
_04489_,9.01
_04511_,9.01
_04512_,9.01
_04549_,9.01
_04584_,9.01
_04906_,9.01
_06255_,9.01
_06951_,9.01
_06989_,9.01
_07402_,9.01
_07747_,9.01
_07779_,9.01
_07856_,9.01
_07890_,9.01
_08027_,9.01
_08447_,9.01
_08453_,9.01
_08623_,9.01
_08796_,9.01
_09326_,9.01
_09358_,9.01
_10194_,9.01
_10216_,9.01
_10232_,9.01
_10288_,9.01
_10687_,9.01
_10771_,9.01
_11122_,9.01
_11305_,9.01
_11355_,9.01
_11477_,9.01
_12095_,9.01
_12135_,9.01
_12257_,9.01
_12327_,9.01
_12412_,9.01
_12413_,9.01
_12512_,9.01
_12549_,9.01
_12565_,9.01
_12670_,9.01
_12832_,9.01
_12847_,9.01
_13142_,9.01
_14003_,9.01
_14175_,9.01
_14346_,9.01
_14351_,9.01
_15054_,9.01
_15071_,9.01
_15223_,9.01
_15417_,9.01
_15951_,9.01
_16162_,9.01
_16183_,9.01
_16325_,9.01
net2587,9.01
mgmt_buffers.la_data_in_mprj\[2\],9.01
pll.ringosc.dstage\[8\].id.d2,9.01
soc.core.multiregimpl28_regs0,9.01
soc.core.multiregimpl35_regs0,9.01
net2922,9.01
net3063,9.01
net3152,9.01
net3191,9.01
net3218,9.01
_00261_,8.96
_00709_,8.96
_00741_,8.96
_00972_,8.96
_00975_,8.96
_01014_,8.96
_01969_,8.96
_01979_,8.96
_01980_,8.96
_02729_,8.96
_02742_,8.96
_02801_,8.96
_02907_,8.96
_02923_,8.96
_03122_,8.96
_03189_,8.96
_03347_,8.96
_03359_,8.96
_03423_,8.96
_03583_,8.96
_03590_,8.96
_03727_,8.96
_03929_,8.96
_04154_,8.96
_04199_,8.96
_04376_,8.96
_04571_,8.96
_04699_,8.96
_04712_,8.96
_04860_,8.96
_04884_,8.96
_04926_,8.96
_05339_,8.96
_05942_,8.96
_06265_,8.96
_06345_,8.96
_06442_,8.96
_06587_,8.96
_06671_,8.96
_06899_,8.96
_06911_,8.96
_06918_,8.96
_06931_,8.96
_07010_,8.96
_07015_,8.96
_07103_,8.96
_07316_,8.96
_07366_,8.96
_07491_,8.96
_07619_,8.96
_07626_,8.96
_07736_,8.96
_07764_,8.96
_07884_,8.96
_07989_,8.96
_08028_,8.96
_08059_,8.96
_08125_,8.96
_08180_,8.96
_08191_,8.96
_08267_,8.96
_08313_,8.96
_08330_,8.96
_09321_,8.96
_09322_,8.96
_09461_,8.96
_10159_,8.96
_10182_,8.96
_10186_,8.96
_10251_,8.96
_10318_,8.96
_10324_,8.96
_10445_,8.96
_10608_,8.96
_10723_,8.96
_10769_,8.96
_10841_,8.96
_10877_,8.96
_10915_,8.96
_11008_,8.96
_11050_,8.96
_11068_,8.96
_11142_,8.96
_11270_,8.96
_11358_,8.96
_11366_,8.96
_11715_,8.96
_11927_,8.96
_12185_,8.96
_12522_,8.96
_12536_,8.96
_12804_,8.96
_12876_,8.96
_12909_,8.96
_13131_,8.96
_13219_,8.96
_13313_,8.96
_13387_,8.96
_13426_,8.96
_13458_,8.96
_13475_,8.96
_13490_,8.96
_13555_,8.96
_14078_,8.96
_14269_,8.96
_14415_,8.96
_14441_,8.96
_14488_,8.96
_14621_,8.96
_14758_,8.96
_14961_,8.96
_14964_,8.96
_15036_,8.96
_15304_,8.96
_15323_,8.96
_15604_,8.96
_15867_,8.96
_15988_,8.96
_16042_,8.96
_16113_,8.96
_16122_,8.96
_16153_,8.96
_16297_,8.96
_16411_,8.96
clock_ctrl.divider.odd_0.old_N\[0\],8.96
mgmt_buffers.la_data_in_enable\[9\],8.96
mgmt_buffers.la_data_in_mprj_bar\[13\],8.96
mgmt_buffers.la_data_in_mprj_bar\[26\],8.96
soc.core.mgmtsoc_value\[21\],8.96
soc.core.multiregimpl54_regs0,8.96
soc.core.storage_1\[6\]\[2\],8.96
soc.core.storage_1\[6\]\[5\],8.96
soc.core.uart_phy_tx_phase\[20\],8.96
soc.core.uart_phy_tx_phase\[24\],8.96
net1734,8.96
net2558,8.82
net2559,8.82
mgmt_buffers.la_data_in_core\[53\],8.82
_13048_,8.69
_00169_,8.5
_00547_,8.5
_00623_,8.5
_04995_,8.5
_06356_,8.5
_09455_,8.5
_14335_,8.5
gpio_control_bidir_1\[0\].gpio_outen,8.5
mgmt_buffers.la_data_in_mprj\[22\],8.5
pll.ringosc.dstage\[4\].id.d2,8.5
pll.ringosc.dstage\[8\].id.trim0b,8.5
net3227,8.5
_00177_,8.45
_00219_,8.45
_00483_,8.45
_00587_,8.45
_00708_,8.45
_00747_,8.45
_00916_,8.45
_01103_,8.45
_01241_,8.45
_01267_,8.45
_01329_,8.45
_01590_,8.45
_01682_,8.45
_01777_,8.45
_01809_,8.45
_01819_,8.45
_01866_,8.45
_01903_,8.45
_01974_,8.45
_02070_,8.45
_02267_,8.45
_02719_,8.45
_02787_,8.45
_02812_,8.45
_02989_,8.45
_03004_,8.45
_03334_,8.45
_03337_,8.45
_03469_,8.45
_03511_,8.45
_03581_,8.45
_03628_,8.45
_03744_,8.45
_04023_,8.45
_04211_,8.45
_04222_,8.45
_04223_,8.45
_04279_,8.45
_04315_,8.45
_04330_,8.45
_04392_,8.45
_04615_,8.45
_04825_,8.45
_04907_,8.45
_04937_,8.45
_05326_,8.45
_05415_,8.45
_06427_,8.45
_06665_,8.45
_06780_,8.45
_07056_,8.45
_07088_,8.45
_07217_,8.45
_07807_,8.45
_08132_,8.45
_08295_,8.45
_08342_,8.45
_08660_,8.45
_08699_,8.45
_08735_,8.45
_09378_,8.45
_09435_,8.45
_09802_,8.45
_10146_,8.45
_10486_,8.45
_10487_,8.45
_10669_,8.45
_10851_,8.45
_10924_,8.45
_10971_,8.45
_11360_,8.45
_11393_,8.45
_11585_,8.45
_11662_,8.45
_11849_,8.45
_11972_,8.45
_12075_,8.45
_12328_,8.45
_12330_,8.45
_12818_,8.45
_12895_,8.45
_12922_,8.45
_13252_,8.45
_13273_,8.45
_13834_,8.45
_14837_,8.45
_14876_,8.45
_14904_,8.45
_15601_,8.45
_15821_,8.45
_16311_,8.45
_16407_,8.45
gpio_control_bidir_1\[1\].gpio_outen,8.45
gpio_control_bidir_1\[1\].gpio_pullup_sel,8.45
net2574,8.45
net2597,8.45
mgmt_buffers.la_data_in_enable\[15\],8.45
mgmt_buffers.la_data_in_mprj\[59\],8.45
pll.ringosc.dstage\[9\].id.d0,8.45
soc.core.dbg_uart_tx_phase\[4\],8.45
soc.core.multiregimpl19_regs0,8.45
net61,8.45
net1732,8.45
net2843,8.45
net2921,8.45
_00012_,8.4
_00447_,8.4
_00546_,8.4
_00707_,8.4
_00727_,8.4
_00789_,8.4
_00892_,8.4
_00912_,8.4
_01008_,8.4
_01181_,8.4
_01292_,8.4
_01423_,8.4
_01427_,8.4
_01455_,8.4
_01520_,8.4
_01598_,8.4
_01713_,8.4
_01714_,8.4
_01873_,8.4
_01910_,8.4
_01924_,8.4
_01989_,8.4
_02072_,8.4
_02078_,8.4
_02108_,8.4
_02171_,8.4
_02243_,8.4
_02366_,8.4
_02592_,8.4
_02681_,8.4
_02707_,8.4
_02716_,8.4
_02755_,8.4
_02774_,8.4
_02901_,8.4
_03009_,8.4
_03013_,8.4
_03067_,8.4
_03128_,8.4
_03138_,8.4
_03204_,8.4
_03286_,8.4
_03292_,8.4
_03306_,8.4
_03339_,8.4
_03544_,8.4
_03629_,8.4
_03649_,8.4
_03947_,8.4
_04354_,8.4
_04416_,8.4
_04516_,8.4
_04557_,8.4
_04572_,8.4
_04707_,8.4
_04857_,8.4
_04900_,8.4
_04910_,8.4
_04962_,8.4
_05309_,8.4
_05358_,8.4
_05820_,8.4
_05967_,8.4
_06066_,8.4
_06188_,8.4
_06191_,8.4
_06382_,8.4
_06438_,8.4
_06535_,8.4
_06569_,8.4
_06614_,8.4
_06728_,8.4
_06813_,8.4
_06901_,8.4
_06923_,8.4
_06995_,8.4
_07053_,8.4
_07079_,8.4
_07101_,8.4
_07119_,8.4
_07391_,8.4
_07474_,8.4
_07512_,8.4
_07553_,8.4
_07586_,8.4
_07748_,8.4
_07985_,8.4
_08016_,8.4
_08230_,8.4
_08237_,8.4
_08240_,8.4
_08252_,8.4
_08297_,8.4
_08316_,8.4
_08639_,8.4
_08710_,8.4
_09012_,8.4
_09471_,8.4
_09503_,8.4
_09620_,8.4
_09826_,8.4
_10063_,8.4
_10612_,8.4
_10674_,8.4
_10967_,8.4
_11349_,8.4
_11526_,8.4
_11608_,8.4
_11614_,8.4
_11804_,8.4
_11891_,8.4
_12127_,8.4
_12177_,8.4
_12238_,8.4
_12268_,8.4
_12557_,8.4
_12608_,8.4
_12668_,8.4
_12775_,8.4
_12788_,8.4
_12925_,8.4
_13150_,8.4
_13348_,8.4
_13359_,8.4
_13477_,8.4
_13488_,8.4
_13525_,8.4
_13565_,8.4
_13584_,8.4
_13962_,8.4
_14006_,8.4
_14306_,8.4
_14327_,8.4
_14938_,8.4
_14953_,8.4
_15055_,8.4
_15180_,8.4
_15213_,8.4
_15425_,8.4
_15825_,8.4
_15834_,8.4
_15909_,8.4
_15938_,8.4
_15957_,8.4
_15995_,8.4
_16257_,8.4
_16336_,8.4
_16381_,8.4
gpio_control_bidir_2\[2\].gpio_oe_override,8.4
mgmt_buffers.la_data_in_enable\[8\],8.4
pll.pll_control.oscbuf\[0\],8.4
pll.ringosc.dstage\[11\].id.d0,8.4
pll.ringosc.dstage\[4\].id.d0,8.4
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[28\],8.4
soc.core.interface10_bank_bus_dat_r\[13\],8.4
soc.core.multiregimpl32_regs1,8.4
soc.core.uart_phy_tx_phase\[31\],8.4
net155,8.4
_00069_,7.94
_00467_,7.94
_02075_,7.94
_02797_,7.94
_03227_,7.94
_03956_,7.94
_04862_,7.94
_07548_,7.94
_07752_,7.94
_10100_,7.94
_12079_,7.94
_12639_,7.94
_14302_,7.94
mgmt_buffers.la_data_in_mprj\[24\],7.94
mgmt_buffers.la_data_in_mprj\[26\],7.94
mgmt_buffers.la_data_in_mprj\[33\],7.94
_00482_,7.89
_00614_,7.89
_00641_,7.89
_00915_,7.89
_00926_,7.89
_01084_,7.89
_01110_,7.89
_01147_,7.89
_01174_,7.89
_01420_,7.89
_01430_,7.89
_01558_,7.89
_01810_,7.89
_01977_,7.89
_02090_,7.89
_02857_,7.89
_02878_,7.89
_02946_,7.89
_02994_,7.89
_03102_,7.89
_03136_,7.89
_03348_,7.89
_03473_,7.89
_03488_,7.89
_03597_,7.89
_03681_,7.89
_03796_,7.89
_04066_,7.89
_04163_,7.89
_04325_,7.89
_04382_,7.89
_04646_,7.89
_04648_,7.89
_04722_,7.89
_04821_,7.89
_05209_,7.89
_05502_,7.89
_05628_,7.89
_06152_,7.89
_06279_,7.89
_06405_,7.89
_06805_,7.89
_06822_,7.89
_07107_,7.89
_07330_,7.89
_07566_,7.89
_07665_,7.89
_08212_,7.89
_09273_,7.89
_09374_,7.89
_10377_,7.89
_10479_,7.89
_10540_,7.89
_10922_,7.89
_11049_,7.89
_11118_,7.89
_11332_,7.89
_11515_,7.89
_11520_,7.89
_12254_,7.89
_12753_,7.89
_12838_,7.89
_13149_,7.89
_13394_,7.89
_13421_,7.89
_13951_,7.89
_13974_,7.89
_14060_,7.89
_14598_,7.89
_14809_,7.89
_14890_,7.89
_15237_,7.89
_15346_,7.89
_15721_,7.89
_15747_,7.89
_15922_,7.89
_16027_,7.89
_16293_,7.89
soc.core.multiregimpl50_regs1,7.89
soc.core.storage\[4\]\[5\],7.89
soc.core.storage_1\[4\]\[4\],7.89
net3087,7.89
net3101,7.89
net3105,7.89
net3264,7.89
_00079_,7.84
_00225_,7.84
_00689_,7.84
_00700_,7.84
_00893_,7.84
_00957_,7.84
_01171_,7.84
_01201_,7.84
_01405_,7.84
_01552_,7.84
_01943_,7.84
_01958_,7.84
_01967_,7.84
_01992_,7.84
_02045_,7.84
_02094_,7.84
_02096_,7.84
_02172_,7.84
_02241_,7.84
_02481_,7.84
_02558_,7.84
_02721_,7.84
_02759_,7.84
_02864_,7.84
_02898_,7.84
_02912_,7.84
_02919_,7.84
_02935_,7.84
_02944_,7.84
_02968_,7.84
_02972_,7.84
_02984_,7.84
_03000_,7.84
_03029_,7.84
_03045_,7.84
_03088_,7.84
_03132_,7.84
_03146_,7.84
_03247_,7.84
_03276_,7.84
_03351_,7.84
_03416_,7.84
_03419_,7.84
_03424_,7.84
_03458_,7.84
_03532_,7.84
_03741_,7.84
_03745_,7.84
_03879_,7.84
_03972_,7.84
_04071_,7.84
_04131_,7.84
_04289_,7.84
_04308_,7.84
_04317_,7.84
_04345_,7.84
_04348_,7.84
_04377_,7.84
_04378_,7.84
_04393_,7.84
_04418_,7.84
_04556_,7.84
_04579_,7.84
_04602_,7.84
_04650_,7.84
_04714_,7.84
_04725_,7.84
_04890_,7.84
_05561_,7.84
_05695_,7.84
_06141_,7.84
_06445_,7.84
_06607_,7.84
_06699_,7.84
_06888_,7.84
_07074_,7.84
_07081_,7.84
_07301_,7.84
_07645_,7.84
_07735_,7.84
_07935_,7.84
_08274_,7.84
_08320_,7.84
_08372_,7.84
_09045_,7.84
_09442_,7.84
_09561_,7.84
_09611_,7.84
_09822_,7.84
_10148_,7.84
_10316_,7.84
_10519_,7.84
_10550_,7.84
_10653_,7.84
_10749_,7.84
_10829_,7.84
_10840_,7.84
_10884_,7.84
_10934_,7.84
_11225_,7.84
_11634_,7.84
_12292_,7.84
_12314_,7.84
_12453_,7.84
_12478_,7.84
_12587_,7.84
_12848_,7.84
_13070_,7.84
_13137_,7.84
_13180_,7.84
_13316_,7.84
_13340_,7.84
_13422_,7.84
_13431_,7.84
_13519_,7.84
_13742_,7.84
_14072_,7.84
_14275_,7.84
_14368_,7.84
_15053_,7.84
_15078_,7.84
_15521_,7.84
_15789_,7.84
_15803_,7.84
_15884_,7.84
_15920_,7.84
_16004_,7.84
_16291_,7.84
_16361_,7.84
gpio_control_in_2\[12\].gpio_outen,7.84
mgmt_buffers.la_data_in_enable\[44\],7.84
mgmt_buffers.la_data_in_mprj\[11\],7.84
pll.ringosc.dstage\[6\].id.trim1b,7.84
soc.core.interface3_bank_bus_dat_r\[6\],7.84
soc.core.multiregimpl24_regs0,7.84
soc.core.storage_1\[5\]\[6\],7.84
net196,7.84
net1786,7.84
clknet_opt_6_1_clock_ctrl.core_clk,7.84
soc.core.dbg_uart_count\[16\],7.57
_00209_,7.38
_00651_,7.38
_02016_,7.38
_06375_,7.38
_11352_,7.38
_12908_,7.38
_00243_,7.33
_00461_,7.33
_00579_,7.33
_01051_,7.33
_01167_,7.33
_01358_,7.33
_01654_,7.33
_01885_,7.33
_02589_,7.33
_02692_,7.33
_03068_,7.33
_03144_,7.33
_03420_,7.33
_03604_,7.33
_03984_,7.33
_04710_,7.33
_05325_,7.33
_06326_,7.33
_06440_,7.33
_06486_,7.33
_06621_,7.33
_06903_,7.33
_06936_,7.33
_06997_,7.33
_07180_,7.33
_07210_,7.33
_07363_,7.33
_07899_,7.33
_08221_,7.33
_08570_,7.33
_08584_,7.33
_08858_,7.33
_09258_,7.33
_10150_,7.33
_10508_,7.33
_10552_,7.33
_10630_,7.33
_10715_,7.33
_10729_,7.33
_10738_,7.33
_10768_,7.33
_10821_,7.33
_10916_,7.33
_10968_,7.33
_11009_,7.33
_11311_,7.33
_11322_,7.33
_11510_,7.33
_11593_,7.33
_11636_,7.33
_11855_,7.33
_12112_,7.33
_12167_,7.33
_12274_,7.33
_12350_,7.33
_12561_,7.33
_12590_,7.33
_12684_,7.33
_12711_,7.33
_12894_,7.33
_12997_,7.33
_13222_,7.33
_13306_,7.33
_13425_,7.33
_13472_,7.33
_13695_,7.33
_13751_,7.33
_13902_,7.33
_14618_,7.33
_14761_,7.33
_14836_,7.33
_14850_,7.33
_15392_,7.33
_15641_,7.33
_16088_,7.33
_16120_,7.33
_16224_,7.33
_16315_,7.33
_16443_,7.33
gpio_control_in_1\[0\].gpio_oe_override,7.33
gpio_control_in_2\[12\].gpio_oe_override,7.33
gpio_control_in_2\[13\].gpio_outen,7.33
pll.ringosc.dstage\[10\].id.d2,7.33
pll.ringosc.dstage\[1\].id.trim1b,7.33
pll.ringosc.dstage\[7\].id.d0,7.33
soc.core.interface10_bank_bus_dat_r\[29\],7.33
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[14\],7.33
soc.core.multiregimpl43_regs1,7.33
soc.core.storage\[8\]\[6\],7.33
net268,7.33
_00113_,7.28
_00440_,7.28
_00533_,7.28
_00713_,7.28
_00748_,7.28
_00783_,7.28
_00829_,7.28
_01053_,7.28
_01054_,7.28
_01150_,7.28
_01276_,7.28
_01298_,7.28
_01340_,7.28
_01533_,7.28
_01561_,7.28
_01710_,7.28
_01715_,7.28
_01841_,7.28
_01851_,7.28
_02048_,7.28
_02209_,7.28
_02234_,7.28
_02245_,7.28
_02266_,7.28
_02268_,7.28
_02333_,7.28
_02425_,7.28
_02473_,7.28
_02491_,7.28
_02526_,7.28
_02563_,7.28
_02610_,7.28
_02613_,7.28
_02632_,7.28
_02671_,7.28
_02697_,7.28
_02699_,7.28
_02713_,7.28
_02734_,7.28
_02772_,7.28
_02782_,7.28
_02789_,7.28
_03044_,7.28
_03047_,7.28
_03073_,7.28
_03094_,7.28
_03158_,7.28
_03166_,7.28
_03177_,7.28
_03279_,7.28
_03285_,7.28
_03312_,7.28
_03355_,7.28
_03376_,7.28
_03385_,7.28
_03526_,7.28
_03666_,7.28
_03686_,7.28
_03759_,7.28
_03763_,7.28
_03985_,7.28
_03986_,7.28
_04042_,7.28
_04053_,7.28
_04069_,7.28
_04129_,7.28
_04165_,7.28
_04170_,7.28
_04193_,7.28
_04282_,7.28
_04306_,7.28
_04327_,7.28
_04346_,7.28
_04379_,7.28
_04456_,7.28
_04496_,7.28
_04507_,7.28
_04514_,7.28
_04613_,7.28
_04634_,7.28
_04652_,7.28
_04717_,7.28
_04723_,7.28
_04728_,7.28
_04758_,7.28
_04793_,7.28
_04850_,7.28
_04852_,7.28
_04883_,7.28
_04888_,7.28
_04893_,7.28
_05420_,7.28
_05479_,7.28
_05650_,7.28
_05697_,7.28
_05713_,7.28
_05766_,7.28
_05853_,7.28
_05951_,7.28
_06210_,7.28
_06343_,7.28
_06359_,7.28
_06410_,7.28
_06418_,7.28
_06458_,7.28
_06495_,7.28
_06524_,7.28
_06595_,7.28
_06635_,7.28
_06645_,7.28
_06667_,7.28
_06695_,7.28
_06709_,7.28
_06774_,7.28
_06799_,7.28
_07151_,7.28
_07290_,7.28
_07319_,7.28
_07367_,7.28
_07660_,7.28
_07683_,7.28
_07704_,7.28
_07871_,7.28
_07980_,7.28
_08115_,7.28
_08134_,7.28
_08235_,7.28
_08379_,7.28
_08404_,7.28
_08435_,7.28
_08640_,7.28
_08663_,7.28
_08765_,7.28
_08787_,7.28
_08865_,7.28
_08883_,7.28
_09508_,7.28
_09547_,7.28
_09616_,7.28
_10061_,7.28
_10114_,7.28
_10239_,7.28
_10264_,7.28
_10322_,7.28
_10462_,7.28
_10537_,7.28
_10562_,7.28
_10623_,7.28
_10645_,7.28
_10714_,7.28
_10813_,7.28
_10870_,7.28
_11059_,7.28
_11072_,7.28
_11207_,7.28
_11281_,7.28
_11295_,7.28
_11391_,7.28
_11496_,7.28
_11539_,7.28
_11702_,7.28
_11789_,7.28
_12006_,7.28
_12266_,7.28
_12392_,7.28
_12465_,7.28
_12486_,7.28
_12519_,7.28
_12570_,7.28
_12589_,7.28
_12634_,7.28
_12646_,7.28
_12671_,7.28
_12707_,7.28
_12710_,7.28
_12727_,7.28
_13162_,7.28
_13228_,7.28
_13290_,7.28
_13404_,7.28
_13494_,7.28
_13581_,7.28
_13611_,7.28
_13842_,7.28
_13871_,7.28
_13967_,7.28
_14147_,7.28
_14360_,7.28
_14636_,7.28
_14653_,7.28
_14869_,7.28
_14870_,7.28
_14922_,7.28
_14991_,7.28
_15307_,7.28
_15317_,7.28
_15355_,7.28
_15432_,7.28
_15810_,7.28
_16005_,7.28
_16114_,7.28
_16271_,7.28
clock_ctrl.divider2.odd_0.old_N\[0\],7.28
net2573,7.28
gpio_control_in_2\[14\].gpio_oe_override,7.28
gpio_control_in_2\[14\].gpio_outen,7.28
mgmt_buffers.la_data_in_enable\[33\],7.28
mgmt_buffers.la_data_in_mprj\[19\],7.28
mgmt_buffers.la_data_in_mprj\[57\],7.28
mgmt_buffers.la_data_in_mprj\[60\],7.28
mgmt_buffers.la_data_in_mprj_bar\[60\],7.28
pll.ringosc.dstage\[3\].id.trim1b,7.28
pll.ringosc.dstage\[7\].id.d2,7.28
soc.core.gpioin1_pending_re,7.28
soc.core.interface11_bank_bus_dat_r\[6\],7.28
soc.core.multiregimpl28_regs1,7.28
net387,7.28
net2785,7.28
_16362_,6.87
_00249_,6.82
_00539_,6.82
_00593_,6.82
_02597_,6.82
_03373_,6.82
_03485_,6.82
_03651_,6.82
_05077_,6.82
_10053_,6.82
_10905_,6.82
_11048_,6.82
_11935_,6.82
_12594_,6.82
_12616_,6.82
_13271_,6.82
_13428_,6.82
_14361_,6.82
_14740_,6.82
_14893_,6.82
mgmt_buffers.la_data_in_mprj\[30\],6.82
net2778,6.82
net2841,6.82
net2911,6.82
net2944,6.82
_00246_,6.77
_00269_,6.77
_00813_,6.77
_00827_,6.77
_01164_,6.77
_01270_,6.77
_01326_,6.77
_01395_,6.77
_02691_,6.77
_02730_,6.77
_02741_,6.77
_02827_,6.77
_02831_,6.77
_03050_,6.77
_03260_,6.77
_03332_,6.77
_03433_,6.77
_03564_,6.77
_03570_,6.77
_03765_,6.77
_03974_,6.77
_03978_,6.77
_04080_,6.77
_04316_,6.77
_04522_,6.77
_04692_,6.77
_04695_,6.77
_04916_,6.77
_05307_,6.77
_05626_,6.77
_05826_,6.77
_06415_,6.77
_06585_,6.77
_06631_,6.77
_06764_,6.77
_07261_,6.77
_07968_,6.77
_08037_,6.77
_08181_,6.77
_08408_,6.77
_08479_,6.77
_08825_,6.77
_09364_,6.77
_10364_,6.77
_10482_,6.77
_10761_,6.77
_11027_,6.77
_11316_,6.77
_11367_,6.77
_11399_,6.77
_11470_,6.77
_11506_,6.77
_11965_,6.77
_12421_,6.77
_13265_,6.77
_13384_,6.77
_13413_,6.77
_13485_,6.77
_14094_,6.77
_14467_,6.77
_14788_,6.77
_14841_,6.77
_14963_,6.77
_14986_,6.77
_15011_,6.77
_15956_,6.77
_16062_,6.77
_16196_,6.77
_16197_,6.77
_16253_,6.77
_16323_,6.77
gpio_control_in_1a\[0\].gpio_pullup_sel,6.77
net2596,6.77
mgmt_buffers.la_data_in_mprj\[28\],6.77
mgmt_buffers.la_data_in_mprj_bar\[23\],6.77
mgmt_buffers.la_data_in_mprj_bar\[48\],6.77
soc.core.multiregimpl1_regs0,6.77
_00070_,6.72
_00101_,6.72
_00470_,6.72
_00527_,6.72
_00621_,6.72
_00867_,6.72
_00887_,6.72
_01085_,6.72
_01162_,6.72
_01182_,6.72
_01295_,6.72
_01360_,6.72
_01683_,6.72
_01747_,6.72
_01750_,6.72
_01813_,6.72
_01846_,6.72
_01973_,6.72
_02046_,6.72
_02053_,6.72
_02077_,6.72
_02357_,6.72
_02593_,6.72
_02726_,6.72
_02834_,6.72
_02839_,6.72
_02840_,6.72
_02859_,6.72
_02869_,6.72
_02892_,6.72
_02894_,6.72
_02924_,6.72
_02927_,6.72
_02937_,6.72
_02955_,6.72
_03016_,6.72
_03052_,6.72
_03192_,6.72
_03240_,6.72
_03275_,6.72
_03282_,6.72
_03304_,6.72
_03382_,6.72
_03410_,6.72
_03425_,6.72
_03432_,6.72
_03454_,6.72
_03470_,6.72
_03508_,6.72
_03578_,6.72
_03644_,6.72
_03668_,6.72
_03704_,6.72
_03711_,6.72
_03977_,6.72
_04150_,6.72
_04171_,6.72
_04220_,6.72
_04328_,6.72
_04450_,6.72
_04500_,6.72
_04599_,6.72
_04612_,6.72
_04616_,6.72
_04720_,6.72
_04754_,6.72
_04917_,6.72
_05259_,6.72
_05991_,6.72
_06402_,6.72
_06419_,6.72
_06480_,6.72
_06517_,6.72
_06538_,6.72
_06791_,6.72
_06890_,6.72
_06952_,6.72
_07040_,6.72
_07043_,6.72
_07073_,6.72
_07105_,6.72
_07110_,6.72
_07205_,6.72
_07315_,6.72
_07317_,6.72
_07341_,6.72
_07413_,6.72
_07434_,6.72
_07486_,6.72
_07527_,6.72
_07743_,6.72
_07744_,6.72
_07749_,6.72
_07774_,6.72
_07795_,6.72
_07845_,6.72
_07860_,6.72
_07869_,6.72
_07907_,6.72
_07917_,6.72
_08001_,6.72
_08043_,6.72
_08135_,6.72
_08229_,6.72
_08324_,6.72
_08354_,6.72
_08546_,6.72
_08700_,6.72
_09289_,6.72
_09361_,6.72
_09436_,6.72
_09446_,6.72
_09501_,6.72
_09624_,6.72
_09803_,6.72
_10147_,6.72
_10235_,6.72
_10475_,6.72
_10591_,6.72
_10599_,6.72
_10624_,6.72
_10923_,6.72
_10999_,6.72
_11220_,6.72
_11300_,6.72
_11325_,6.72
_11335_,6.72
_11382_,6.72
_11385_,6.72
_11529_,6.72
_11664_,6.72
_11685_,6.72
_11879_,6.72
_11881_,6.72
_11909_,6.72
_12391_,6.72
_12483_,6.72
_12498_,6.72
_12518_,6.72
_12562_,6.72
_12785_,6.72
_12927_,6.72
_13122_,6.72
_13272_,6.72
_13487_,6.72
_13506_,6.72
_13676_,6.72
_13775_,6.72
_13885_,6.72
_14077_,6.72
_14171_,6.72
_14207_,6.72
_14421_,6.72
_14852_,6.72
_14896_,6.72
_14901_,6.72
_14978_,6.72
_14980_,6.72
_14983_,6.72
_15083_,6.72
_15126_,6.72
_15176_,6.72
_15353_,6.72
_15670_,6.72
_15692_,6.72
_15717_,6.72
_15774_,6.72
_15832_,6.72
_15839_,6.72
_15979_,6.72
_15986_,6.72
_15990_,6.72
_16033_,6.72
_16123_,6.72
_16124_,6.72
_16128_,6.72
_16137_,6.72
_16140_,6.72
_16241_,6.72
_16247_,6.72
_16306_,6.72
_16386_,6.72
gpio_control_in_1\[10\].gpio_outen,6.72
gpio_control_in_1\[4\].pad_gpio_outen,6.72
mgmt_buffers.la_data_in_mprj\[62\],6.72
mgmt_buffers.la_data_in_mprj_bar\[47\],6.72
pll.ringosc.dstage\[11\].id.d2,6.72
pll.ringosc.dstage\[3\].id.trim0b,6.72
pll.ringosc.dstage\[4\].id.trim1b,6.72
pll.ringosc.dstage\[6\].id.d0,6.72
soc.core.multiregimpl33_regs1,6.72
net2872,6.72
net3143,6.72
_05147_,6.26
_06651_,6.26
_10750_,6.26
_11302_,6.26
_11686_,6.26
_13044_,6.26
_13484_,6.26
_14930_,6.26
_15080_,6.26
mgmt_buffers.la_data_in_mprj_bar\[61\],6.26
_00465_,6.21
_00503_,6.21
_00691_,6.21
_00861_,6.21
_01354_,6.21
_01711_,6.21
_02033_,6.21
_02074_,6.21
_02334_,6.21
_02518_,6.21
_02781_,6.21
_02807_,6.21
_02843_,6.21
_03048_,6.21
_03207_,6.21
_03269_,6.21
_03368_,6.21
_03444_,6.21
_03474_,6.21
_03568_,6.21
_03657_,6.21
_03702_,6.21
_03795_,6.21
_04219_,6.21
_04344_,6.21
_04357_,6.21
_04698_,6.21
_05085_,6.21
_05441_,6.21
_06028_,6.21
_06309_,6.21
_06546_,6.21
_06622_,6.21
_06690_,6.21
_06841_,6.21
_06908_,6.21
_07114_,6.21
_07561_,6.21
_08245_,6.21
_08305_,6.21
_08681_,6.21
_08847_,6.21
_09040_,6.21
_09427_,6.21
_09486_,6.21
_09703_,6.21
_10142_,6.21
_10286_,6.21
_10901_,6.21
_10979_,6.21
_11324_,6.21
_11540_,6.21
_11801_,6.21
_12120_,6.21
_12156_,6.21
_12223_,6.21
_12229_,6.21
_12236_,6.21
_12500_,6.21
_12920_,6.21
_13039_,6.21
_13325_,6.21
_13347_,6.21
_13622_,6.21
_13875_,6.21
_13876_,6.21
_14556_,6.21
_14625_,6.21
_14789_,6.21
_14881_,6.21
_14966_,6.21
_14987_,6.21
_15091_,6.21
_15152_,6.21
_15395_,6.21
_15526_,6.21
_15585_,6.21
_15757_,6.21
_15948_,6.21
_16008_,6.21
_16081_,6.21
_16095_,6.21
_16172_,6.21
_16175_,6.21
_16226_,6.21
_16400_,6.21
net2592,6.21
mgmt_buffers.la_data_in_mprj\[20\],6.21
mgmt_buffers.la_data_in_mprj\[55\],6.21
pll.ringosc.dstage\[9\].id.d2,6.21
net103,6.21
net134,6.21
net2791,6.21
_00573_,6.16
_00729_,6.16
_00750_,6.16
_00898_,6.16
_00902_,6.16
_00904_,6.16
_00911_,6.16
_01173_,6.16
_01356_,6.16
_01452_,6.16
_01546_,6.16
_01778_,6.16
_02095_,6.16
_02205_,6.16
_02211_,6.16
_02332_,6.16
_02494_,6.16
_02550_,6.16
_02682_,6.16
_02696_,6.16
_02754_,6.16
_02795_,6.16
_02816_,6.16
_02823_,6.16
_02861_,6.16
_02922_,6.16
_02998_,6.16
_03035_,6.16
_03056_,6.16
_03087_,6.16
_03123_,6.16
_03139_,6.16
_03244_,6.16
_03307_,6.16
_03311_,6.16
_03362_,6.16
_03390_,6.16
_03539_,6.16
_03659_,6.16
_03747_,6.16
_03766_,6.16
_04026_,6.16
_04132_,6.16
_04167_,6.16
_04227_,6.16
_04269_,6.16
_04370_,6.16
_04624_,6.16
_04668_,6.16
_04840_,6.16
_05303_,6.16
_05361_,6.16
_06051_,6.16
_06435_,6.16
_06689_,6.16
_06698_,6.16
_06835_,6.16
_07198_,6.16
_07365_,6.16
_07678_,6.16
_07837_,6.16
_08136_,6.16
_08723_,6.16
_09021_,6.16
_09647_,6.16
_10504_,6.16
_10636_,6.16
_10665_,6.16
_11010_,6.16
_11633_,6.16
_11973_,6.16
_12023_,6.16
_12150_,6.16
_12155_,6.16
_13134_,6.16
_13236_,6.16
_13261_,6.16
_13267_,6.16
_13275_,6.16
_13314_,6.16
_13318_,6.16
_13369_,6.16
_13401_,6.16
_13460_,6.16
_13699_,6.16
_14081_,6.16
_14191_,6.16
_14193_,6.16
_14233_,6.16
_14652_,6.16
_14751_,6.16
_14894_,6.16
_14960_,6.16
_15279_,6.16
_15624_,6.16
_15625_,6.16
_15760_,6.16
_15844_,6.16
_16021_,6.16
_16131_,6.16
_16233_,6.16
_16295_,6.16
_16383_,6.16
_16434_,6.16
net2575,6.16
net2576,6.16
gpio_control_in_2\[5\].gpio_outen,6.16
mgmt_buffers.la_data_in_mprj_bar\[22\],6.16
mgmt_buffers.la_data_in_mprj_bar\[28\],6.16
pll.ringosc.dstage\[4\].id.trim0b,6.16
soc.core.multiregimpl14_regs1,6.16
soc.core.multiregimpl46_regs1,6.16
_00900_,5.7
_07024_,5.7
_07183_,5.7
_07633_,5.7
_07918_,5.7
_08410_,5.7
_09234_,5.7
_09399_,5.7
_11043_,5.7
_11580_,5.7
_13684_,5.7
_14483_,5.7
pll.ringosc.dstage\[10\].id.trim0b,5.7
net2913,5.7
_00180_,5.65
_00185_,5.65
_00200_,5.65
_00205_,5.65
_00206_,5.65
_00525_,5.65
_00725_,5.65
_01175_,5.65
_01212_,5.65
_01502_,5.65
_01647_,5.65
_01959_,5.65
_02140_,5.65
_02230_,5.65
_02601_,5.65
_02661_,5.65
_02736_,5.65
_02740_,5.65
_02794_,5.65
_02819_,5.65
_03015_,5.65
_03064_,5.65
_03182_,5.65
_03308_,5.65
_03381_,5.65
_03484_,5.65
_03596_,5.65
_03645_,5.65
_04044_,5.65
_04161_,5.65
_04388_,5.65
_04523_,5.65
_04738_,5.65
_05443_,5.65
_05444_,5.65
_05698_,5.65
_06578_,5.65
_07035_,5.65
_07292_,5.65
_07560_,5.65
_07712_,5.65
_07745_,5.65
_07799_,5.65
_07953_,5.65
_08278_,5.65
_08443_,5.65
_08678_,5.65
_08725_,5.65
_09452_,5.65
_09640_,5.65
_10067_,5.65
_10107_,5.65
_10244_,5.65
_10285_,5.65
_10472_,5.65
_10549_,5.65
_10595_,5.65
_10690_,5.65
_11374_,5.65
_11376_,5.65
_11929_,5.65
_11945_,5.65
_11986_,5.65
_12014_,5.65
_12176_,5.65
_12331_,5.65
_12898_,5.65
_12932_,5.65
_12959_,5.65
_14736_,5.65
_14747_,5.65
_14883_,5.65
_15077_,5.65
_15516_,5.65
_15532_,5.65
_15606_,5.65
_15671_,5.65
_15700_,5.65
_16072_,5.65
_16121_,5.65
_16211_,5.65
_16227_,5.65
_16379_,5.65
net2591,5.65
mgmt_buffers.la_data_in_mprj\[18\],5.65
mgmt_buffers.la_data_in_mprj_bar\[31\],5.65
_01077_,5.6
_01244_,5.6
_01564_,5.6
_02008_,5.6
_02263_,5.6
_02664_,5.6
_02764_,5.6
_03619_,5.6
_03625_,5.6
_03779_,5.6
_03957_,5.6
_04231_,5.6
_04361_,5.6
_04527_,5.6
_04623_,5.6
_05315_,5.6
_05609_,5.6
_06174_,5.6
_06293_,5.6
_06571_,5.6
_06642_,5.6
_06692_,5.6
_06796_,5.6
_06986_,5.6
_07909_,5.6
_08020_,5.6
_08039_,5.6
_08228_,5.6
_08260_,5.6
_08353_,5.6
_08448_,5.6
_08840_,5.6
_09468_,5.6
_10034_,5.6
_10157_,5.6
_10352_,5.6
_10728_,5.6
_10767_,5.6
_10793_,5.6
_10906_,5.6
_11074_,5.6
_11120_,5.6
_11286_,5.6
_11320_,5.6
_11659_,5.6
_11889_,5.6
_12005_,5.6
_12102_,5.6
_12166_,5.6
_12183_,5.6
_12191_,5.6
_12402_,5.6
_12463_,5.6
_12473_,5.6
_12481_,5.6
_12497_,5.6
_12628_,5.6
_12656_,5.6
_13163_,5.6
_13277_,5.6
_13344_,5.6
_13473_,5.6
_13822_,5.6
_13928_,5.6
_13956_,5.6
_14073_,5.6
_14392_,5.6
_14412_,5.6
_14442_,5.6
_14946_,5.6
_15003_,5.6
_15483_,5.6
_15623_,5.6
_15629_,5.6
_15633_,5.6
_15682_,5.6
_15796_,5.6
_16070_,5.6
_16240_,5.6
_16278_,5.6
_16340_,5.6
_16345_,5.6
_16371_,5.6
mgmt_buffers.la_data_in_mprj\[29\],5.6
soc.core.multiregimpl35_regs1,5.6
soc.core.uart_phy_tx_phase\[13\],5.6
net2549,5.6
net2846,5.6
_02845_,5.14
_05036_,5.14
_05144_,5.14
_05507_,5.14
_08374_,5.14
_08885_,5.14
_11236_,5.14
_12911_,5.14
_15827_,5.14
_16022_,5.14
_16347_,5.14
_16372_,5.14
mgmt_buffers.la_data_in_mprj_bar\[49\],5.14
pll.ringosc.dstage\[5\].id.trim0b,5.14
net3277,5.14
_00199_,5.09
_01529_,5.09
_01726_,5.09
_01807_,5.09
_02068_,5.09
_02395_,5.09
_02461_,5.09
_02657_,5.09
_02706_,5.09
_02779_,5.09
_02891_,5.09
_03055_,5.09
_03257_,5.09
_03338_,5.09
_03411_,5.09
_03437_,5.09
_03456_,5.09
_03627_,5.09
_03648_,5.09
_03654_,5.09
_04366_,5.09
_04519_,5.09
_04601_,5.09
_04747_,5.09
_05274_,5.09
_05693_,5.09
_06637_,5.09
_06795_,5.09
_09563_,5.09
_10560_,5.09
_10803_,5.09
_11258_,5.09
_11476_,5.09
_11782_,5.09
_11937_,5.09
_12475_,5.09
_12510_,5.09
_12566_,5.09
_12748_,5.09
_12768_,5.09
_12780_,5.09
_12842_,5.09
_13121_,5.09
_13209_,5.09
_13229_,5.09
_13361_,5.09
_13379_,5.09
_13423_,5.09
_13766_,5.09
_13920_,5.09
_14872_,5.09
_15221_,5.09
_15959_,5.09
_16159_,5.09
_16169_,5.09
_16230_,5.09
gpio_control_in_1\[7\].gpio_outen,5.09
net2586,5.09
mgmt_buffers.la_data_in_mprj_bar\[30\],5.09
mgmt_buffers.la_data_in_mprj_bar\[52\],5.09
net2570,5.09
soc.core.interface19_bank_bus_dat_r\[1\],5.09
soc.core.multiregimpl63_regs0,5.09
_00068_,5.04
_00102_,5.04
_00439_,5.04
_00532_,5.04
_00545_,5.04
_00981_,5.04
_01787_,5.04
_01871_,5.04
_02034_,5.04
_02084_,5.04
_02670_,5.04
_02733_,5.04
_02767_,5.04
_02810_,5.04
_02833_,5.04
_02881_,5.04
_02888_,5.04
_03191_,5.04
_03299_,5.04
_03370_,5.04
_03403_,5.04
_03486_,5.04
_03575_,5.04
_03584_,5.04
_03789_,5.04
_03836_,5.04
_03914_,5.04
_03926_,5.04
_04018_,5.04
_04059_,5.04
_04130_,5.04
_04169_,5.04
_04304_,5.04
_04329_,5.04
_04384_,5.04
_04844_,5.04
_04889_,5.04
_05425_,5.04
_05427_,5.04
_05446_,5.04
_05499_,5.04
_05687_,5.04
_06101_,5.04
_06253_,5.04
_06307_,5.04
_06540_,5.04
_06576_,5.04
_06584_,5.04
_06606_,5.04
_06624_,5.04
_06673_,5.04
_06683_,5.04
_06721_,5.04
_06725_,5.04
_06804_,5.04
_06937_,5.04
_06949_,5.04
_06993_,5.04
_07013_,5.04
_07063_,5.04
_07067_,5.04
_07108_,5.04
_07269_,5.04
_07603_,5.04
_07618_,5.04
_07631_,5.04
_07705_,5.04
_07718_,5.04
_07756_,5.04
_07793_,5.04
_07847_,5.04
_07949_,5.04
_07971_,5.04
_08011_,5.04
_08187_,5.04
_08419_,5.04
_08445_,5.04
_08669_,5.04
_08764_,5.04
_09494_,5.04
_09546_,5.04
_10013_,5.04
_10057_,5.04
_10079_,5.04
_10111_,5.04
_10156_,5.04
_10206_,5.04
_10277_,5.04
_10290_,5.04
_10311_,5.04
_10443_,5.04
_10493_,5.04
_10516_,5.04
_10544_,5.04
_10658_,5.04
_10686_,5.04
_10861_,5.04
_10958_,5.04
_11160_,5.04
_11310_,5.04
_11327_,5.04
_11735_,5.04
_11893_,5.04
_11961_,5.04
_12004_,5.04
_12008_,5.04
_12030_,5.04
_12115_,5.04
_12173_,5.04
_12242_,5.04
_12275_,5.04
_12336_,5.04
_12528_,5.04
_12556_,5.04
_12559_,5.04
_12595_,5.04
_12672_,5.04
_12793_,5.04
_12811_,5.04
_12917_,5.04
_12935_,5.04
_13165_,5.04
_13166_,5.04
_13226_,5.04
_13270_,5.04
_13279_,5.04
_13324_,5.04
_13533_,5.04
_13612_,5.04
_13782_,5.04
_13839_,5.04
_13859_,5.04
_14013_,5.04
_14111_,5.04
_14149_,5.04
_14205_,5.04
_14252_,5.04
_14276_,5.04
_14305_,5.04
_14383_,5.04
_14760_,5.04
_14827_,5.04
_14892_,5.04
_14929_,5.04
_14954_,5.04
_14989_,5.04
_15313_,5.04
_15627_,5.04
_15677_,5.04
_15818_,5.04
_15837_,5.04
_15898_,5.04
_15980_,5.04
_16020_,5.04
_16024_,5.04
_16083_,5.04
_16144_,5.04
_16402_,5.04
gpio_control_in_1\[9\].gpio_oe_override,5.04
net2598,5.04
mgmt_buffers.la_data_in_mprj_bar\[27\],5.04
mgmt_buffers.la_data_in_mprj_bar\[45\],5.04
mgmt_buffers.la_data_in_mprj_bar\[53\],5.04
pll.ringosc.dstage\[3\].id.d2,5.04
soc.core.gpioin3_gpioin3_in_pads_n_d,5.04
soc.core.multiregimpl3_regs1,5.04
net272,5.04
net293,5.04
net316,5.04
net2378,5.04
net3098,5.04
_05350_,4.58
_05699_,4.58
_05723_,4.58
_06043_,4.58
_06052_,4.58
_06242_,4.58
_06340_,4.58
_06394_,4.58
_06594_,4.58
_06599_,4.58
_06708_,4.58
_06758_,4.58
_06917_,4.58
_07012_,4.58
_07154_,4.58
_07176_,4.58
_07457_,4.58
_07504_,4.58
_07564_,4.58
_07685_,4.58
_07732_,4.58
_07906_,4.58
_08096_,4.58
_08144_,4.58
_08226_,4.58
_08400_,4.58
_10717_,4.58
_10955_,4.58
_11256_,4.58
_12451_,4.58
_12494_,4.58
_12790_,4.58
_14132_,4.58
_14609_,4.58
_15156_,4.58
_16414_,4.58
net2382,4.58
net2740,4.58
_00909_,4.53
_01149_,4.53
_01393_,4.53
_01585_,4.53
_03030_,4.53
_03317_,4.53
_03969_,4.53
_04276_,4.53
_04299_,4.53
_04708_,4.53
_05198_,4.53
_05516_,4.53
_05955_,4.53
_06269_,4.53
_07195_,4.53
_07562_,4.53
_08831_,4.53
_09346_,4.53
_09365_,4.53
_09479_,4.53
_09827_,4.53
_10096_,4.53
_10149_,4.53
_11062_,4.53
_11797_,4.53
_11910_,4.53
_11933_,4.53
_11948_,4.53
_12020_,4.53
_12170_,4.53
_12397_,4.53
_12404_,4.53
_12474_,4.53
_12511_,4.53
_12588_,4.53
_12591_,4.53
_12592_,4.53
_12622_,4.53
_12651_,4.53
_12766_,4.53
_13294_,4.53
_13417_,4.53
_13434_,4.53
_13435_,4.53
_13449_,4.53
_14183_,4.53
_14291_,4.53
_14315_,4.53
_14674_,4.53
_14935_,4.53
_14956_,4.53
_15542_,4.53
_15615_,4.53
_15886_,4.53
_16002_,4.53
_16050_,4.53
_16102_,4.53
_16111_,4.53
_16133_,4.53
_16163_,4.53
_16203_,4.53
_16250_,4.53
_16259_,4.53
_16329_,4.53
_16330_,4.53
_16334_,4.53
_16335_,4.53
_16338_,4.53
_16339_,4.53
_16350_,4.53
_16391_,4.53
mgmt_buffers.la_data_in_mprj\[14\],4.53
soc.core.interface3_bank_bus_dat_r\[15\],4.53
_00189_,4.48
_00236_,4.48
_00434_,4.48
_00615_,4.48
_00658_,4.48
_00685_,4.48
_00901_,4.48
_01041_,4.48
_01226_,4.48
_01243_,4.48
_01550_,4.48
_01551_,4.48
_01686_,4.48
_01927_,4.48
_01929_,4.48
_01981_,4.48
_02294_,4.48
_02567_,4.48
_02747_,4.48
_02748_,4.48
_02805_,4.48
_02855_,4.48
_02856_,4.48
_02991_,4.48
_03147_,4.48
_03356_,4.48
_03438_,4.48
_03471_,4.48
_03658_,4.48
_03684_,4.48
_03729_,4.48
_04035_,4.48
_04047_,4.48
_04176_,4.48
_04203_,4.48
_04213_,4.48
_04226_,4.48
_04286_,4.48
_04350_,4.48
_04381_,4.48
_04386_,4.48
_04518_,4.48
_04575_,4.48
_04604_,4.48
_04716_,4.48
_04752_,4.48
_04955_,4.48
_04956_,4.48
_05037_,4.48
_05424_,4.48
_05434_,4.48
_05498_,4.48
_05832_,4.48
_06103_,4.48
_06272_,4.48
_06386_,4.48
_06406_,4.48
_06409_,4.48
_06481_,4.48
_06526_,4.48
_06549_,4.48
_06600_,4.48
_06627_,4.48
_06641_,4.48
_06655_,4.48
_06685_,4.48
_06730_,4.48
_06750_,4.48
_06773_,4.48
_06806_,4.48
_06919_,4.48
_06920_,4.48
_07027_,4.48
_07092_,4.48
_07134_,4.48
_07327_,4.48
_07415_,4.48
_07507_,4.48
_07522_,4.48
_07529_,4.48
_07565_,4.48
_07688_,4.48
_07697_,4.48
_07755_,4.48
_07802_,4.48
_07819_,4.48
_07857_,4.48
_07867_,4.48
_07879_,4.48
_07898_,4.48
_08009_,4.48
_08031_,4.48
_08061_,4.48
_08077_,4.48
_08147_,4.48
_08335_,4.48
_08341_,4.48
_08363_,4.48
_08544_,4.48
_08675_,4.48
_08766_,4.48
_08778_,4.48
_08898_,4.48
_09240_,4.48
_09408_,4.48
_09445_,4.48
_09610_,4.48
_10103_,4.48
_10162_,4.48
_10172_,4.48
_10478_,4.48
_10507_,4.48
_10510_,4.48
_10650_,4.48
_10765_,4.48
_10784_,4.48
_10882_,4.48
_10935_,4.48
_11037_,4.48
_11307_,4.48
_11407_,4.48
_11523_,4.48
_11555_,4.48
_11565_,4.48
_11799_,4.48
_11800_,4.48
_11842_,4.48
_11882_,4.48
_11884_,4.48
_11897_,4.48
_11898_,4.48
_12007_,4.48
_12009_,4.48
_12074_,4.48
_12130_,4.48
_12220_,4.48
_12283_,4.48
_12411_,4.48
_12435_,4.48
_12530_,4.48
_12599_,4.48
_12703_,4.48
_12781_,4.48
_12821_,4.48
_12829_,4.48
_12846_,4.48
_12893_,4.48
_12919_,4.48
_12924_,4.48
_13038_,4.48
_13225_,4.48
_13312_,4.48
_13323_,4.48
_13334_,4.48
_13355_,4.48
_13398_,4.48
_13464_,4.48
_13478_,4.48
_13674_,4.48
_13791_,4.48
_13852_,4.48
_13994_,4.48
_14025_,4.48
_14036_,4.48
_14115_,4.48
_14182_,4.48
_14201_,4.48
_14210_,4.48
_14283_,4.48
_14292_,4.48
_14657_,4.48
_14729_,4.48
_14743_,4.48
_14838_,4.48
_14911_,4.48
_14952_,4.48
_15146_,4.48
_15239_,4.48
_15631_,4.48
_15723_,4.48
_15895_,4.48
_15924_,4.48
_15929_,4.48
_15945_,4.48
_15954_,4.48
_15984_,4.48
_16007_,4.48
_16044_,4.48
_16187_,4.48
_16207_,4.48
_16219_,4.48
_16220_,4.48
_16317_,4.48
_16360_,4.48
_16421_,4.48
net2608,4.48
net2572,4.48
gpio_control_in_1\[9\].gpio_outen,4.48
net2581,4.48
net2582,4.48
mgmt_buffers.la_data_in_enable\[55\],4.48
mgmt_buffers.la_data_in_mprj\[51\],4.48
mgmt_buffers.la_data_in_mprj_bar\[19\],4.48
pll.ringosc.iss.trim1b,4.48
soc.core.dbg_uart_rx_phase\[25\],4.48
soc.core.gpioin5_pending_re,4.48
soc.core.interface10_bank_bus_dat_r\[6\],4.48
soc.core.multiregimpl17_regs1,4.48
soc.core.multiregimpl31_regs0,4.48
soc.core.multiregimpl34_regs1,4.48
soc.core.multiregimpl59_regs0,4.48
_05006_,4.02
_05158_,4.02
_05353_,4.02
_05639_,4.02
_06732_,4.02
_07017_,4.02
_07093_,4.02
_07188_,4.02
_07956_,4.02
_09194_,4.02
_10541_,4.02
_10668_,4.02
_10737_,4.02
_10921_,4.02
_10951_,4.02
_11013_,4.02
_11025_,4.02
_11145_,4.02
_11595_,4.02
_12240_,4.02
_12680_,4.02
_13251_,4.02
_13615_,4.02
_16155_,4.02
_16195_,4.02
_16380_,4.02
_16394_,4.02
_16424_,4.02
_16444_,4.02
gpio_control_in_2\[1\].gpio_pulldown_sel,4.02
mgmt_buffers.la_data_in_enable\[54\],4.02
mgmt_buffers.la_data_in_mprj_bar\[21\],4.02
mgmt_buffers.la_data_in_mprj_bar\[62\],4.02
_02486_,3.97
_04534_,3.97
_09252_,3.97
_11357_,3.97
_12271_,3.97
_13377_,3.97
_15854_,3.97
_15868_,3.97
_15989_,3.97
_00075_,3.92
_00088_,3.92
_00450_,3.92
_00749_,3.92
_00843_,3.92
_00908_,3.92
_01074_,3.92
_01228_,3.92
_01258_,3.92
_01366_,3.92
_01514_,3.92
_01532_,3.92
_01596_,3.92
_01618_,3.92
_01648_,3.92
_01723_,3.92
_01995_,3.92
_02007_,3.92
_02054_,3.92
_02088_,3.92
_02144_,3.92
_02309_,3.92
_02407_,3.92
_02612_,3.92
_02667_,3.92
_02683_,3.92
_02770_,3.92
_02844_,3.92
_02947_,3.92
_02957_,3.92
_02978_,3.92
_03077_,3.92
_03119_,3.92
_03184_,3.92
_03336_,3.92
_03341_,3.92
_03367_,3.92
_03451_,3.92
_03522_,3.92
_03576_,3.92
_03579_,3.92
_03614_,3.92
_03945_,3.92
_04048_,3.92
_04107_,3.92
_04168_,3.92
_04331_,3.92
_04333_,3.92
_04349_,3.92
_04374_,3.92
_04398_,3.92
_04536_,3.92
_04639_,3.92
_04719_,3.92
_04740_,3.92
_04836_,3.92
_04905_,3.92
_04951_,3.92
_04952_,3.92
_05030_,3.92
_05078_,3.92
_05296_,3.92
_05432_,3.92
_05556_,3.92
_05607_,3.92
_05691_,3.92
_05874_,3.92
_05957_,3.92
_06096_,3.92
_06130_,3.92
_06609_,3.92
_06633_,3.92
_06787_,3.92
_06842_,3.92
_07097_,3.92
_07496_,3.92
_07555_,3.92
_07583_,3.92
_07637_,3.92
_07659_,3.92
_07833_,3.92
_07922_,3.92
_07933_,3.92
_07934_,3.92
_07994_,3.92
_08208_,3.92
_08289_,3.92
_08323_,3.92
_08393_,3.92
_08882_,3.92
_08893_,3.92
_09224_,3.92
_09389_,3.92
_09409_,3.92
_09894_,3.92
_10039_,3.92
_10083_,3.92
_10102_,3.92
_10138_,3.92
_10463_,3.92
_10491_,3.92
_10525_,3.92
_10606_,3.92
_10635_,3.92
_10655_,3.92
_10894_,3.92
_10931_,3.92
_11283_,3.92
_11369_,3.92
_11467_,3.92
_11519_,3.92
_11605_,3.92
_11776_,3.92
_11967_,3.92
_12015_,3.92
_12029_,3.92
_12114_,3.92
_12116_,3.92
_12128_,3.92
_12187_,3.92
_12219_,3.92
_12337_,3.92
_12374_,3.92
_12439_,3.92
_12467_,3.92
_12629_,3.92
_12755_,3.92
_12826_,3.92
_12850_,3.92
_13015_,3.92
_13052_,3.92
_13120_,3.92
_13258_,3.92
_13311_,3.92
_13321_,3.92
_13374_,3.92
_13380_,3.92
_13427_,3.92
_13640_,3.92
_13940_,3.92
_14298_,3.92
_14519_,3.92
_14644_,3.92
_14706_,3.92
_14851_,3.92
_14865_,3.92
_14866_,3.92
_14909_,3.92
_14931_,3.92
_15009_,3.92
_15027_,3.92
_15084_,3.92
_15329_,3.92
_15434_,3.92
_15450_,3.92
_15511_,3.92
_15538_,3.92
_15628_,3.92
_15642_,3.92
_15811_,3.92
_15845_,3.92
_15876_,3.92
_15908_,3.92
_15978_,3.92
_16045_,3.92
_16054_,3.92
_16332_,3.92
_16352_,3.92
_16440_,3.92
net2578,3.92
net2579,3.92
net2584,3.92
net2599,3.92
mgmt_buffers.la_data_in_mprj\[46\],3.92
mgmt_buffers.la_data_in_mprj_bar\[1\],3.92
pll.ringosc.dstage\[11\].id.trim1b,3.92
soc.core.VexRiscv.debug_bus_rsp_data\[2\],3.92
soc.core.interface3_bank_bus_dat_r\[20\],3.92
soc.core.multiregimpl41_regs0,3.92
soc.core.multiregimpl45_regs1,3.92
soc.core.multiregimpl48_regs0,3.92
net164,3.92
net311,3.92
_05029_,3.46
_11243_,3.46
_11365_,3.46
_12044_,3.46
_12317_,3.46
_12812_,3.46
_13141_,3.46
_13625_,3.46
_14131_,3.46
_15842_,3.46
_15981_,3.46
_16096_,3.46
_16185_,3.46
_16186_,3.46
_16206_,3.46
soc.core.dbg_uart_rx_phase\[4\],3.46
_02430_,3.41
_11230_,3.41
_14259_,3.41
_15449_,3.41
soc.core.interface3_bank_bus_dat_r\[17\],3.41
_00115_,3.36
_00441_,3.36
_00625_,3.36
_00906_,3.36
_00945_,3.36
_01020_,3.36
_01038_,3.36
_01071_,3.36
_01083_,3.36
_01105_,3.36
_01148_,3.36
_01168_,3.36
_01199_,3.36
_01296_,3.36
_01330_,3.36
_01333_,3.36
_01364_,3.36
_01493_,3.36
_01563_,3.36
_01566_,3.36
_01642_,3.36
_01650_,3.36
_01662_,3.36
_01691_,3.36
_01756_,3.36
_01802_,3.36
_01804_,3.36
_01814_,3.36
_01854_,3.36
_01884_,3.36
_01916_,3.36
_02020_,3.36
_02080_,3.36
_02107_,3.36
_02138_,3.36
_02166_,3.36
_02236_,3.36
_02240_,3.36
_02397_,3.36
_02493_,3.36
_02562_,3.36
_02594_,3.36
_02628_,3.36
_02633_,3.36
_02659_,3.36
_02665_,3.36
_02672_,3.36
_02715_,3.36
_02722_,3.36
_02724_,3.36
_02749_,3.36
_02750_,3.36
_02773_,3.36
_03012_,3.36
_03053_,3.36
_03103_,3.36
_03127_,3.36
_03183_,3.36
_03220_,3.36
_03271_,3.36
_03320_,3.36
_03369_,3.36
_03434_,3.36
_03477_,3.36
_03613_,3.36
_03643_,3.36
_03652_,3.36
_04060_,3.36
_04229_,3.36
_04270_,3.36
_04298_,3.36
_04300_,3.36
_04313_,3.36
_04353_,3.36
_04358_,3.36
_04369_,3.36
_04380_,3.36
_04400_,3.36
_04495_,3.36
_04605_,3.36
_04606_,3.36
_04619_,3.36
_04651_,3.36
_04746_,3.36
_04789_,3.36
_04816_,3.36
_04833_,3.36
_04886_,3.36
_04920_,3.36
_04923_,3.36
_04953_,3.36
_05306_,3.36
_05454_,3.36
_06036_,3.36
_06162_,3.36
_06176_,3.36
_06254_,3.36
_06276_,3.36
_06280_,3.36
_06299_,3.36
_06317_,3.36
_06443_,3.36
_06485_,3.36
_06488_,3.36
_06602_,3.36
_06676_,3.36
_06693_,3.36
_06775_,3.36
_06955_,3.36
_06976_,3.36
_07083_,3.36
_07096_,3.36
_07100_,3.36
_07157_,3.36
_07185_,3.36
_07222_,3.36
_07223_,3.36
_07352_,3.36
_07395_,3.36
_07433_,3.36
_07501_,3.36
_07581_,3.36
_07591_,3.36
_07709_,3.36
_07742_,3.36
_07782_,3.36
_07840_,3.36
_07914_,3.36
_07960_,3.36
_07982_,3.36
_08003_,3.36
_08029_,3.36
_08068_,3.36
_08104_,3.36
_08123_,3.36
_08184_,3.36
_08302_,3.36
_08315_,3.36
_08358_,3.36
_08370_,3.36
_08382_,3.36
_08389_,3.36
_08403_,3.36
_08412_,3.36
_08495_,3.36
_08609_,3.36
_08677_,3.36
_08697_,3.36
_08859_,3.36
_08863_,3.36
_08960_,3.36
_08981_,3.36
_09214_,3.36
_09761_,3.36
_10075_,3.36
_10081_,3.36
_10104_,3.36
_10118_,3.36
_10160_,3.36
_10171_,3.36
_10215_,3.36
_10325_,3.36
_10342_,3.36
_10438_,3.36
_10527_,3.36
_10558_,3.36
_10610_,3.36
_10616_,3.36
_10789_,3.36
_10807_,3.36
_10836_,3.36
_10852_,3.36
_10910_,3.36
_11044_,3.36
_11197_,3.36
_11235_,3.36
_11290_,3.36
_11321_,3.36
_11326_,3.36
_11380_,3.36
_11402_,3.36
_11411_,3.36
_11416_,3.36
_11736_,3.36
_11907_,3.36
_11932_,3.36
_11981_,3.36
_12093_,3.36
_12104_,3.36
_12137_,3.36
_12152_,3.36
_12157_,3.36
_12239_,3.36
_12313_,3.36
_12407_,3.36
_12408_,3.36
_12485_,3.36
_12527_,3.36
_12537_,3.36
_12615_,3.36
_12697_,3.36
_12708_,3.36
_12713_,3.36
_12820_,3.36
_12891_,3.36
_12955_,3.36
_12972_,3.36
_13045_,3.36
_13108_,3.36
_13129_,3.36
_13195_,3.36
_13274_,3.36
_13281_,3.36
_13287_,3.36
_13319_,3.36
_13327_,3.36
_13343_,3.36
_13420_,3.36
_13436_,3.36
_13520_,3.36
_13534_,3.36
_13557_,3.36
_13572_,3.36
_13605_,3.36
_13743_,3.36
_14001_,3.36
_14170_,3.36
_14225_,3.36
_14242_,3.36
_14431_,3.36
_14436_,3.36
_14775_,3.36
_14868_,3.36
_14885_,3.36
_14912_,3.36
_14939_,3.36
_14948_,3.36
_14988_,3.36
_15014_,3.36
_15029_,3.36
_15043_,3.36
_15079_,3.36
_15087_,3.36
_15089_,3.36
_15135_,3.36
_15188_,3.36
_15200_,3.36
_15220_,3.36
_15626_,3.36
_15676_,3.36
_15804_,3.36
_15904_,3.36
_15916_,3.36
_15983_,3.36
_16006_,3.36
_16238_,3.36
_16287_,3.36
net2583,3.36
mgmt_buffers.la_data_in_mprj\[42\],3.36
pll.ringosc.c\[0\],3.36
pll.ringosc.dstage\[5\].id.trim1b,3.36
soc.core.dbg_uart_rx_rx_d,3.36
soc.core.interface2_bank_bus_dat_r\[0\],3.36
soc.core.uart_phy_rx_phase\[8\],3.36
net192,3.36
net202,3.36
net203,3.36
net217,3.36
net269,3.36
net315,3.36
net317,3.36
net334,3.36
net382,3.36
net968,3.36
net3149,3.36
_09493_,2.9
_10347_,2.9
_11345_,2.9
_14611_,2.9
_16085_,2.9
_16108_,2.9
_16117_,2.9
_16167_,2.9
_16217_,2.9
_16229_,2.9
_16245_,2.9
_16261_,2.9
_16273_,2.9
_16283_,2.9
_16289_,2.9
_16290_,2.9
_16302_,2.9
_16337_,2.9
clock_ctrl.reset_delay\[2\],2.9
mgmt_buffers.la_data_in_mprj_bar\[11\],2.9
mgmt_buffers.la_data_in_mprj_bar\[15\],2.9
mgmt_buffers.mprj_dat_i_core_bar\[11\],2.9
mgmt_buffers.mprj_dat_i_core_bar\[12\],2.9
pll.ringosc.dstage\[7\].id.trim0b,2.9
pll.ringosc.dstage\[9\].id.trim0b,2.9
soc.core.uart_tx_trigger_d,2.9
_00120_,2.8
_00178_,2.8
_00433_,2.8
_00577_,2.8
_00894_,2.8
_00907_,2.8
_00910_,2.8
_00946_,2.8
_00947_,2.8
_01040_,2.8
_01398_,2.8
_01548_,2.8
_01655_,2.8
_01725_,2.8
_01956_,2.8
_01975_,2.8
_02005_,2.8
_02079_,2.8
_02149_,2.8
_02196_,2.8
_02228_,2.8
_02375_,2.8
_02588_,2.8
_02623_,2.8
_02911_,2.8
_02926_,2.8
_02949_,2.8
_02969_,2.8
_02980_,2.8
_02983_,2.8
_03017_,2.8
_03049_,2.8
_03062_,2.8
_03063_,2.8
_03086_,2.8
_03131_,2.8
_03140_,2.8
_03145_,2.8
_03151_,2.8
_03185_,2.8
_03198_,2.8
_03250_,2.8
_03264_,2.8
_03268_,2.8
_03273_,2.8
_03335_,2.8
_03345_,2.8
_03350_,2.8
_03414_,2.8
_03418_,2.8
_03421_,2.8
_03483_,2.8
_03490_,2.8
_03493_,2.8
_03520_,2.8
_03592_,2.8
_03623_,2.8
_03694_,2.8
_03726_,2.8
_03739_,2.8
_04145_,2.8
_04195_,2.8
_04233_,2.8
_04280_,2.8
_04290_,2.8
_04385_,2.8
_04401_,2.8
_04461_,2.8
_04658_,2.8
_04705_,2.8
_04715_,2.8
_04815_,2.8
_04859_,2.8
_04867_,2.8
_04871_,2.8
_04954_,2.8
_05031_,2.8
_05598_,2.8
_05600_,2.8
_05630_,2.8
_05663_,2.8
_05685_,2.8
_05692_,2.8
_05760_,2.8
_05819_,2.8
_05825_,2.8
_06093_,2.8
_06136_,2.8
_06212_,2.8
_06227_,2.8
_06331_,2.8
_06357_,2.8
_06433_,2.8
_06510_,2.8
_06515_,2.8
_06531_,2.8
_06557_,2.8
_06586_,2.8
_06596_,2.8
_06652_,2.8
_06661_,2.8
_06682_,2.8
_06765_,2.8
_06873_,2.8
_06965_,2.8
_06975_,2.8
_06987_,2.8
_07002_,2.8
_07025_,2.8
_07041_,2.8
_07042_,2.8
_07080_,2.8
_07109_,2.8
_07184_,2.8
_07267_,2.8
_07279_,2.8
_07451_,2.8
_07479_,2.8
_07493_,2.8
_07592_,2.8
_07607_,2.8
_07629_,2.8
_07794_,2.8
_07797_,2.8
_07816_,2.8
_07826_,2.8
_07831_,2.8
_07881_,2.8
_07891_,2.8
_07897_,2.8
_07916_,2.8
_07990_,2.8
_08008_,2.8
_08047_,2.8
_08075_,2.8
_08175_,2.8
_08248_,2.8
_08250_,2.8
_08264_,2.8
_08271_,2.8
_08288_,2.8
_08291_,2.8
_08411_,2.8
_08480_,2.8
_08628_,2.8
_08647_,2.8
_08783_,2.8
_08864_,2.8
_08876_,2.8
_08962_,2.8
_09183_,2.8
_09381_,2.8
_09460_,2.8
_09472_,2.8
_09904_,2.8
_10051_,2.8
_10116_,2.8
_10119_,2.8
_10137_,2.8
_10177_,2.8
_10187_,2.8
_10229_,2.8
_10255_,2.8
_10480_,2.8
_10521_,2.8
_10542_,2.8
_10548_,2.8
_10556_,2.8
_10578_,2.8
_10621_,2.8
_10721_,2.8
_10795_,2.8
_10820_,2.8
_10892_,2.8
_10898_,2.8
_10930_,2.8
_10953_,2.8
_10959_,2.8
_11130_,2.8
_11137_,2.8
_11224_,2.8
_11344_,2.8
_11351_,2.8
_11601_,2.8
_11640_,2.8
_11683_,2.8
_11694_,2.8
_11805_,2.8
_11810_,2.8
_11894_,2.8
_11936_,2.8
_11939_,2.8
_11966_,2.8
_12028_,2.8
_12216_,2.8
_12224_,2.8
_12315_,2.8
_12468_,2.8
_12492_,2.8
_12531_,2.8
_12534_,2.8
_12627_,2.8
_12637_,2.8
_12743_,2.8
_12904_,2.8
_12937_,2.8
_12942_,2.8
_13013_,2.8
_13050_,2.8
_13075_,2.8
_13092_,2.8
_13109_,2.8
_13136_,2.8
_13333_,2.8
_13336_,2.8
_13338_,2.8
_13375_,2.8
_13416_,2.8
_13437_,2.8
_13491_,2.8
_13564_,2.8
_13579_,2.8
_13582_,2.8
_13826_,2.8
_13921_,2.8
_13982_,2.8
_14059_,2.8
_14126_,2.8
_14378_,2.8
_14418_,2.8
_14434_,2.8
_14879_,2.8
_14914_,2.8
_14962_,2.8
_15037_,2.8
_15085_,2.8
_15211_,2.8
_15253_,2.8
_15264_,2.8
_15373_,2.8
_15477_,2.8
_15523_,2.8
_15534_,2.8
_15540_,2.8
_15544_,2.8
_15546_,2.8
_15605_,2.8
_15698_,2.8
_15814_,2.8
_15833_,2.8
_15851_,2.8
_15869_,2.8
_15940_,2.8
_15942_,2.8
_16025_,2.8
_16036_,2.8
_16041_,2.8
_16086_,2.8
_16098_,2.8
_16109_,2.8
_16119_,2.8
_16143_,2.8
_16151_,2.8
_16418_,2.8
_16458_,2.8
mgmt_buffers.la_data_in_mprj\[27\],2.8
mgmt_buffers.la_data_in_mprj_bar\[16\],2.8
mgmt_buffers.la_data_in_mprj_bar\[51\],2.8
mgmt_buffers.la_data_in_mprj_bar\[57\],2.8
mgmt_buffers.user_irq_bar\[0\],2.8
pll.ringosc.dstage\[0\].id.trim0b,2.8
pll.ringosc.dstage\[2\].id.d2,2.8
pll.ringosc.dstage\[6\].id.d2,2.8
pll.ringosc.iss.d0,2.8
soc.core.VexRiscv.decode_to_execute_SRC2_FORCE_ZERO,2.8
soc.core.dbg_uart_rx_phase\[11\],2.8
net1747,2.8
net3182,2.8
_00897_,2.24
_00943_,2.24
_01039_,2.24
_01075_,2.24
_01116_,2.24
_01169_,2.24
_01234_,2.24
_01277_,2.24
_01334_,2.24
_01373_,2.24
_01470_,2.24
_01646_,2.24
_01692_,2.24
_01883_,2.24
_02145_,2.24
_02305_,2.24
_02328_,2.24
_02360_,2.24
_02398_,2.24
_02444_,2.24
_02549_,2.24
_02638_,2.24
_02656_,2.24
_02695_,2.24
_02705_,2.24
_02712_,2.24
_02863_,2.24
_02882_,2.24
_03025_,2.24
_03041_,2.24
_03537_,2.24
_03606_,2.24
_03688_,2.24
_03743_,2.24
_04034_,2.24
_04062_,2.24
_04147_,2.24
_04200_,2.24
_04294_,2.24
_04323_,2.24
_04375_,2.24
_04430_,2.24
_04457_,2.24
_04485_,2.24
_04506_,2.24
_04676_,2.24
_04775_,2.24
_04851_,2.24
_04863_,2.24
_05575_,2.24
_05595_,2.24
_06701_,2.24
_06793_,2.24
_06941_,2.24
_07393_,2.24
_07621_,2.24
_07849_,2.24
_07925_,2.24
_08441_,2.24
_09439_,2.24
_09790_,2.24
_09814_,2.24
_10010_,2.24
_10281_,2.24
_10497_,2.24
_11269_,2.24
_11331_,2.24
_11356_,2.24
_11375_,2.24
_11400_,2.24
_12181_,2.24
_12529_,2.24
_12929_,2.24
_12981_,2.24
_13304_,2.24
_13315_,2.24
_13405_,2.24
_13480_,2.24
_13992_,2.24
_13995_,2.24
_14017_,2.24
_14245_,2.24
_14759_,2.24
_14778_,2.24
_14934_,2.24
_14974_,2.24
_15028_,2.24
_15059_,2.24
_15685_,2.24
_15850_,2.24
_15862_,2.24
_16032_,2.24
_16232_,2.24
clock_ctrl.ext_clk_syncd,2.24
net1729,2.24
