Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Stericlinic\HWD\DE0_NANO_SOC_GHRD_last\soc_system.qsys --block-symbol-file --output-directory=D:\Stericlinic\HWD\DE0_NANO_SOC_GHRD_last\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_last/soc_system.qsys
Progress: Reading input file
Progress: Adding ADC_input_data [altera_avalon_pio 15.0]
Progress: Parameterizing module ADC_input_data
Progress: Adding ADC_sel_channel [altera_avalon_pio 15.0]
Progress: Parameterizing module ADC_sel_channel
Progress: Adding Alarm_div_32 [altera_avalon_pio 15.0]
Progress: Parameterizing module Alarm_div_32
Progress: Adding Buttons_Inicio_Emer_Final_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Buttons_Inicio_Emer_Final_control
Progress: Adding Electro_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Electro_control
Progress: Adding Max6675_Temp [altera_avalon_pio 15.0]
Progress: Parameterizing module Max6675_Temp
Progress: Adding Mosfet_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Mosfet_control
Progress: Adding Mosfet_en [altera_avalon_pio 15.0]
Progress: Parameterizing module Mosfet_en
Progress: Adding Sel_Max667 [altera_avalon_pio 15.0]
Progress: Parameterizing module Sel_Max667
Progress: Adding Valves_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Valves_control
Progress: Adding button_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding fifo_rx_uart [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_rx_uart
Progress: Adding fifo_tx_uart [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_tx_uart
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.ADC_input_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Buttons_Inicio_Emer_Final_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Electro_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Max6675_Temp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Stericlinic\HWD\DE0_NANO_SOC_GHRD_last\soc_system.qsys --synthesis=VERILOG --output-directory=D:\Stericlinic\HWD\DE0_NANO_SOC_GHRD_last\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_last/soc_system.qsys
Progress: Reading input file
Progress: Adding ADC_input_data [altera_avalon_pio 15.0]
Progress: Parameterizing module ADC_input_data
Progress: Adding ADC_sel_channel [altera_avalon_pio 15.0]
Progress: Parameterizing module ADC_sel_channel
Progress: Adding Alarm_div_32 [altera_avalon_pio 15.0]
Progress: Parameterizing module Alarm_div_32
Progress: Adding Buttons_Inicio_Emer_Final_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Buttons_Inicio_Emer_Final_control
Progress: Adding Electro_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Electro_control
Progress: Adding Max6675_Temp [altera_avalon_pio 15.0]
Progress: Parameterizing module Max6675_Temp
Progress: Adding Mosfet_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Mosfet_control
Progress: Adding Mosfet_en [altera_avalon_pio 15.0]
Progress: Parameterizing module Mosfet_en
Progress: Adding Sel_Max667 [altera_avalon_pio 15.0]
Progress: Parameterizing module Sel_Max667
Progress: Adding Valves_control [altera_avalon_pio 15.0]
Progress: Parameterizing module Valves_control
Progress: Adding button_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding fifo_rx_uart [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_rx_uart
Progress: Adding fifo_tx_uart [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_tx_uart
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.ADC_input_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Buttons_Inicio_Emer_Final_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Electro_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Max6675_Temp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ADC_input_data: Starting RTL generation for module 'soc_system_ADC_input_data'
Info: ADC_input_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_ADC_input_data --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0001_ADC_input_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0001_ADC_input_data_gen//soc_system_ADC_input_data_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_input_data: Done RTL generation for module 'soc_system_ADC_input_data'
Info: ADC_input_data: "soc_system" instantiated altera_avalon_pio "ADC_input_data"
Info: ADC_sel_channel: Starting RTL generation for module 'soc_system_ADC_sel_channel'
Info: ADC_sel_channel:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_ADC_sel_channel --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0002_ADC_sel_channel_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0002_ADC_sel_channel_gen//soc_system_ADC_sel_channel_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_sel_channel: Done RTL generation for module 'soc_system_ADC_sel_channel'
Info: ADC_sel_channel: "soc_system" instantiated altera_avalon_pio "ADC_sel_channel"
Info: Alarm_div_32: Starting RTL generation for module 'soc_system_Alarm_div_32'
Info: Alarm_div_32:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Alarm_div_32 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0003_Alarm_div_32_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0003_Alarm_div_32_gen//soc_system_Alarm_div_32_component_configuration.pl  --do_build_sim=0  ]
Info: Alarm_div_32: Done RTL generation for module 'soc_system_Alarm_div_32'
Info: Alarm_div_32: "soc_system" instantiated altera_avalon_pio "Alarm_div_32"
Info: Buttons_Inicio_Emer_Final_control: Starting RTL generation for module 'soc_system_Buttons_Inicio_Emer_Final_control'
Info: Buttons_Inicio_Emer_Final_control:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Buttons_Inicio_Emer_Final_control --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0004_Buttons_Inicio_Emer_Final_control_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0004_Buttons_Inicio_Emer_Final_control_gen//soc_system_Buttons_Inicio_Emer_Final_control_component_configuration.pl  --do_build_sim=0  ]
Info: Buttons_Inicio_Emer_Final_control: Done RTL generation for module 'soc_system_Buttons_Inicio_Emer_Final_control'
Info: Buttons_Inicio_Emer_Final_control: "soc_system" instantiated altera_avalon_pio "Buttons_Inicio_Emer_Final_control"
Info: Max6675_Temp: Starting RTL generation for module 'soc_system_Max6675_Temp'
Info: Max6675_Temp:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Max6675_Temp --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0005_Max6675_Temp_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0005_Max6675_Temp_gen//soc_system_Max6675_Temp_component_configuration.pl  --do_build_sim=0  ]
Info: Max6675_Temp: Done RTL generation for module 'soc_system_Max6675_Temp'
Info: Max6675_Temp: "soc_system" instantiated altera_avalon_pio "Max6675_Temp"
Info: Mosfet_en: Starting RTL generation for module 'soc_system_Mosfet_en'
Info: Mosfet_en:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Mosfet_en --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0006_Mosfet_en_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0006_Mosfet_en_gen//soc_system_Mosfet_en_component_configuration.pl  --do_build_sim=0  ]
Info: Mosfet_en: Done RTL generation for module 'soc_system_Mosfet_en'
Info: Mosfet_en: "soc_system" instantiated altera_avalon_pio "Mosfet_en"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0007_button_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0007_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0008_dipsw_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0008_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: fifo_rx_uart: Starting RTL generation for module 'soc_system_fifo_rx_uart'
Info: fifo_rx_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_rx_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0009_fifo_rx_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0009_fifo_rx_uart_gen//soc_system_fifo_rx_uart_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_rx_uart: Done RTL generation for module 'soc_system_fifo_rx_uart'
Info: fifo_rx_uart: "soc_system" instantiated altera_avalon_fifo "fifo_rx_uart"
Info: fifo_tx_uart: Starting RTL generation for module 'soc_system_fifo_tx_uart'
Info: fifo_tx_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_tx_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0010_fifo_tx_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0010_fifo_tx_uart_gen//soc_system_fifo_tx_uart_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_tx_uart: Done RTL generation for module 'soc_system_fifo_tx_uart'
Info: fifo_tx_uart: "soc_system" instantiated altera_avalon_fifo "fifo_tx_uart"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0011_led_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7039_1027741136330448357.dir/0011_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fifo_tx_uart_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_tx_uart_in_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fifo_tx_uart_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_tx_uart_in_agent"
Info: fifo_tx_uart_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_tx_uart_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fifo_tx_uart_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_tx_uart_in_burst_adapter"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fifo_tx_uart_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fifo_tx_uart_in_rsp_width_adapter"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 43 modules, 101 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
