{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575953255316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575953255316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:47:35 2019 " "Processing started: Mon Dec 09 23:47:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575953255316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953255316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953255316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575953256331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575953256331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reachedbottom.v 1 1 " "Found 1 design units, including 1 entities, in source file reachedbottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 reachedBottom " "Found entity 1: reachedBottom" {  } { { "reachedBottom.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBottom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reachedbond.v 1 1 " "Found 1 design units, including 1 entities, in source file reachedbond.v" { { "Info" "ISGN_ENTITY_NAME" "1 reachedBond " "Found entity 1: reachedBond" {  } { { "reachedBond.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializer.v 1 1 " "Found 1 design units, including 1 entities, in source file initializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 initializer " "Found entity 1: initializer" {  } { { "initializer.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursquares.v 1 1 " "Found 1 design units, including 1 entities, in source file cursquares.v" { { "Info" "ISGN_ENTITY_NAME" "1 curSquares " "Found entity 1: curSquares" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarerender.v 1 1 " "Found 1 design units, including 1 entities, in source file squarerender.v" { { "Info" "ISGN_ENTITY_NAME" "1 squareRender " "Found entity 1: squareRender" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamefial.v 1 1 " "Found 1 design units, including 1 entities, in source file gamefial.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameFail " "Found entity 1: gameFail" {  } { { "gameFial.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/gameFial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotated.v 1 1 " "Found 1 design units, including 1 entities, in source file rotated.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotated " "Found entity 1: rotated" {  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printscore.v 1 1 " "Found 1 design units, including 1 entities, in source file printscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 printScore " "Found entity 1: printScore" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "curscore.v 1 1 " "Found 1 design units, including 1 entities, in source file curscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 curScore " "Found entity 1: curScore" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setscore.v 1 1 " "Found 1 design units, including 1 entities, in source file setscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 setScore " "Found entity 1: setScore" {  } { { "setScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/setScore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_3.v 1 1 " "Found 1 design units, including 1 entities, in source file random_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random_3 " "Found entity 1: Random_3" {  } { { "Random_3.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Random_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ratatesignal.v 1 1 " "Found 1 design units, including 1 entities, in source file ratatesignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ratateSignal " "Found entity 1: ratateSignal" {  } { { "ratateSignal.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/ratateSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autodown.v 1 1 " "Found 1 design units, including 1 entities, in source file autodown.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoDown " "Found entity 1: autoDown" {  } { { "autoDown.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273535 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var regfile.v(16) " "Verilog HDL Declaration warning at regfile.v(16): \"var\" is SystemVerilog-2005 keyword" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(56) " "Verilog HDL warning at regfile.v(56): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(57) " "Verilog HDL warning at regfile.v(57): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var cpu.v(14) " "Verilog HDL Declaration warning at cpu.v(14): \"var\" is SystemVerilog-2005 keyword" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.v 1 1 " "Found 1 design units, including 1 entities, in source file equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leleprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file leleprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 leleProcessor " "Found entity 1: leleProcessor" {  } { { "leleProcessor.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var getScoreCpu.v(4) " "Verilog HDL Declaration warning at getScoreCpu.v(4): \"var\" is SystemVerilog-2005 keyword" {  } { { "getScoreCpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCpu.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getscorecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file getscorecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 getScoreCpu " "Found entity 1: getScoreCpu" {  } { { "getScoreCpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953273582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(52) " "Verilog HDL Implicit Net warning at skeleton.v(52): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(89) " "Verilog HDL Implicit Net warning at skeleton.v(89): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(90) " "Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(90) " "Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_2 cpu.v(22) " "Verilog HDL Implicit Net warning at cpu.v(22): created implicit net for \"clk_2\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_4 cpu.v(23) " "Verilog HDL Implicit Net warning at cpu.v(23): created implicit net for \"clk_4\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "processor_clock cpu.v(24) " "Verilog HDL Implicit Net warning at cpu.v(24): created implicit net for \"processor_clock\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imem_clock cpu.v(25) " "Verilog HDL Implicit Net warning at cpu.v(25): created implicit net for \"imem_clock\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_clock cpu.v(26) " "Verilog HDL Implicit Net warning at cpu.v(26): created implicit net for \"dmem_clock\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regfile_clock cpu.v(27) " "Verilog HDL Implicit Net warning at cpu.v(27): created implicit net for \"regfile_clock\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC cpu.v(63) " "Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for \"PC\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control cpu.v(83) " "Verilog HDL Implicit Net warning at cpu.v(83): created implicit net for \"control\"" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953273597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575953274003 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(37) " "Output port \"debug_data_in\" at skeleton.v(37) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575953274003 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(38) " "Output port \"debug_addr\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575953274003 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(22) " "Output port \"VGA_SYNC\" at skeleton.v(22) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575953274003 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274113 ""}  } { { "pll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953274113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953274207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953274207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:myConverter " "Elaborating entity \"converter\" for hierarchy \"converter:myConverter\"" {  } { { "skeleton.v" "myConverter" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 converter.v(53) " "Verilog HDL assignment warning at converter.v(53): truncated value with size 32 to match size of target (25)" {  } { { "converter.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/converter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274222 "|skeleton|converter:myConverter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274238 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274269 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter vga_controller.v(79) " "Verilog HDL or VHDL warning at vga_controller.v(79): object \"counter\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(48) " "Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(112) " "Verilog HDL assignment warning at vga_controller.v(112): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274285 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274285 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274363 ""}  } { { "img_data.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953274363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekc1 " "Found entity 1: altsyncram_ekc1" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953274519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953274519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated " "Elaborating entity \"altsyncram_ekc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953274597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953274597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ekc1.tdf" "rden_decode" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953274738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953274738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ekc1.tdf" "mux2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getScoreCpu vga_controller:vga_ins\|getScoreCpu:myCpu " "Elaborating entity \"getScoreCpu\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\"" {  } { { "vga_controller.v" "myCpu" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1 " "Elaborating entity \"cpu\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\"" {  } { { "getScoreCPU.v" "cscore1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC cpu.v(63) " "Verilog HDL or VHDL warning at cpu.v(63): object \"PC\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575953274753 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 cpu.v(63) " "Verilog HDL assignment warning at cpu.v(63): truncated value with size 12 to match size of target (1)" {  } { { "cpu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953274753 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|frequency_divider:fd1 " "Elaborating entity \"frequency_divider\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|frequency_divider:fd1\"" {  } { { "cpu.v" "fd1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\"" {  } { { "cpu.v" "my_imem" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274785 ""}  } { { "imem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953274785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953274878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953274878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\"" {  } { { "cpu.v" "my_dmem" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953274910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953274910 ""}  } { { "dmem.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953274910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4i1 " "Found entity 1: altsyncram_m4i1" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_m4i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953275003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953275003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4i1 vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated " "Elaborating entity \"altsyncram_m4i1\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\"" {  } { { "cpu.v" "my_regfile" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 regfile.v(47) " "Verilog HDL assignment warning at regfile.v(47): truncated value with size 32 to match size of target (10)" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 regfile.v(48) " "Verilog HDL assignment warning at regfile.v(48): truncated value with size 32 to match size of target (11)" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 regfile.v(49) " "Verilog HDL assignment warning at regfile.v(49): truncated value with size 32 to match size of target (11)" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leleProcessor vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor " "Elaborating entity \"leleProcessor\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\"" {  } { { "cpu.v" "my_processor" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc " "Elaborating entity \"controller\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc\"" {  } { { "leleProcessor.v" "myc" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control\[19..13\] controller.v(8) " "Output port \"control\[19..13\]\" at controller.v(8) has no driver" {  } { { "controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc\|decoder:mydecoder " "Elaborating entity \"decoder\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc\|decoder:mydecoder\"" {  } { { "controller.v" "mydecoder" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc\|decoder:mydecoder\|equal:for2\[0\].euqal0 " "Elaborating entity \"equal\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|controller:myc\|decoder:mydecoder\|equal:for2\[0\].euqal0\"" {  } { { "decoder.v" "for2\[0\].euqal0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/decoder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|PC:myPC " "Elaborating entity \"PC\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|PC:myPC\"" {  } { { "leleProcessor.v" "myPC" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|PC:myPC\|dffe_ref:for1\[0\].myDffe " "Elaborating entity \"dffe_ref\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|PC:myPC\|dffe_ref:for1\[0\].myDffe\"" {  } { { "PC.v" "for1\[0\].myDffe" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PC.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|alu:myAlu " "Elaborating entity \"alu\" for hierarchy \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|leleProcessor:my_processor\|alu:myAlu\"" {  } { { "leleProcessor.v" "myAlu" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareRender vga_controller:vga_ins\|squareRender:render1 " "Elaborating entity \"squareRender\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\"" {  } { { "vga_controller.v" "render1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 squareRender.v(39) " "Verilog HDL assignment warning at squareRender.v(39): truncated value with size 32 to match size of target (10)" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|squareRender:render1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 squareRender.v(41) " "Verilog HDL assignment warning at squareRender.v(41): truncated value with size 32 to match size of target (10)" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|squareRender:render1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 squareRender.v(43) " "Verilog HDL assignment warning at squareRender.v(43): truncated value with size 32 to match size of target (10)" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|squareRender:render1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoDown vga_controller:vga_ins\|squareRender:render1\|autoDown:fall1 " "Elaborating entity \"autoDown\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|autoDown:fall1\"" {  } { { "squareRender.v" "fall1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 autoDown.v(19) " "Verilog HDL assignment warning at autoDown.v(19): truncated value with size 32 to match size of target (25)" {  } { { "autoDown.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|squareRender:render1|autoDown:fall1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 autoDown.v(24) " "Verilog HDL assignment warning at autoDown.v(24): truncated value with size 32 to match size of target (25)" {  } { { "autoDown.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275082 "|skeleton|vga_controller:vga_ins|squareRender:render1|autoDown:fall1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reachedBottom vga_controller:vga_ins\|squareRender:render1\|reachedBottom:reachedBottom2 " "Elaborating entity \"reachedBottom\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|reachedBottom:reachedBottom2\"" {  } { { "squareRender.v" "reachedBottom2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initializer vga_controller:vga_ins\|squareRender:render1\|initializer:init1 " "Elaborating entity \"initializer\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|initializer:init1\"" {  } { { "squareRender.v" "init1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_3 vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|Random_3:getRan1 " "Elaborating entity \"Random_3\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|Random_3:getRan1\"" {  } { { "initializer.v" "getRan1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "curSquares vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1 " "Elaborating entity \"curSquares\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\"" {  } { { "squareRender.v" "getPos1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_next curSquares.v(147) " "Verilog HDL or VHDL warning at curSquares.v(147): object \"next_next\" assigned a value but never read" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(96) " "Verilog HDL assignment warning at curSquares.v(96): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(99) " "Verilog HDL assignment warning at curSquares.v(99): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(102) " "Verilog HDL assignment warning at curSquares.v(102): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(169) " "Verilog HDL assignment warning at curSquares.v(169): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(173) " "Verilog HDL assignment warning at curSquares.v(173): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(177) " "Verilog HDL assignment warning at curSquares.v(177): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(181) " "Verilog HDL assignment warning at curSquares.v(181): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(185) " "Verilog HDL assignment warning at curSquares.v(185): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(189) " "Verilog HDL assignment warning at curSquares.v(189): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(193) " "Verilog HDL assignment warning at curSquares.v(193): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(197) " "Verilog HDL assignment warning at curSquares.v(197): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(201) " "Verilog HDL assignment warning at curSquares.v(201): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(205) " "Verilog HDL assignment warning at curSquares.v(205): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(209) " "Verilog HDL assignment warning at curSquares.v(209): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curSquares.v(213) " "Verilog HDL assignment warning at curSquares.v(213): truncated value with size 32 to match size of target (10)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 curSquares.v(223) " "Verilog HDL assignment warning at curSquares.v(223): truncated value with size 32 to match size of target (26)" {  } { { "curSquares.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reachedBond vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|reachedBond:reachedBond1 " "Elaborating entity \"reachedBond\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|reachedBond:reachedBond1\"" {  } { { "curSquares.v" "reachedBond1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "leftBond\[144\] 0 reachedBond.v(8) " "Net \"leftBond\[144\]\" at reachedBond.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "reachedBond.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBond:reachedBond1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rightBond\[144\] 0 reachedBond.v(9) " "Net \"rightBond\[144\]\" at reachedBond.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "reachedBond.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBond:reachedBond1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|counter:myCounter2Hz " "Elaborating entity \"counter\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|counter:myCounter2Hz\"" {  } { { "curSquares.v" "myCounter2Hz" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|counter:myCounter2Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotated vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo " "Elaborating entity \"rotated\" for hierarchy \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\"" {  } { { "curSquares.v" "myRo" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rotated.v(22) " "Verilog HDL assignment warning at rotated.v(22): truncated value with size 32 to match size of target (11)" {  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rotated.v(23) " "Verilog HDL assignment warning at rotated.v(23): truncated value with size 32 to match size of target (11)" {  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printScore vga_controller:vga_ins\|printScore:render2 " "Elaborating entity \"printScore\" for hierarchy \"vga_controller:vga_ins\|printScore:render2\"" {  } { { "vga_controller.v" "render2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printScore.v(14) " "Verilog HDL assignment warning at printScore.v(14): truncated value with size 32 to match size of target (10)" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printScore.v(16) " "Verilog HDL assignment warning at printScore.v(16): truncated value with size 32 to match size of target (10)" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printScore.v(18) " "Verilog HDL assignment warning at printScore.v(18): truncated value with size 32 to match size of target (10)" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "curScore vga_controller:vga_ins\|printScore:render2\|curScore:getScore1 " "Elaborating entity \"curScore\" for hierarchy \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\"" {  } { { "printScore.v" "getScore1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(12) " "Verilog HDL assignment warning at curScore.v(12): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(13) " "Verilog HDL assignment warning at curScore.v(13): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(14) " "Verilog HDL assignment warning at curScore.v(14): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score curScore.v(20) " "Verilog HDL Always Construct warning at curScore.v(20): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(20) " "Verilog HDL assignment warning at curScore.v(20): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score curScore.v(22) " "Verilog HDL Always Construct warning at curScore.v(22): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(22) " "Verilog HDL assignment warning at curScore.v(22): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score curScore.v(24) " "Verilog HDL Always Construct warning at curScore.v(24): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 curScore.v(24) " "Verilog HDL assignment warning at curScore.v(24): truncated value with size 32 to match size of target (10)" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575953275175 "|skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setScore vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|setScore:setDigit " "Elaborating entity \"setScore\" for hierarchy \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|setScore:setDigit\"" {  } { { "curScore.v" "setDigit" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953275613 ""}  } { { "img_index.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953275613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_pjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953275691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953275691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953275691 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953279253 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575953279253 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575953279253 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[31\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[30\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[29\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[28\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[27\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[26\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[25\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[24\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[23\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[22\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[21\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[20\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[19\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[18\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[17\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[16\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[15\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[14\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[13\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[12\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[11\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[10\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[9\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[8\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[7\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[6\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[5\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[4\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[3\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[2\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[1\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[0\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegA\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[31\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[30\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[29\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[28\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[27\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[26\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[25\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[24\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[23\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[22\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[21\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[20\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[19\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[18\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[17\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[16\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[15\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[14\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[13\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[12\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[11\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[10\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[9\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[8\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[7\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[6\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[5\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[4\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[3\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[2\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[1\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[0\] " "Converted tri-state buffer \"vga_controller:vga_ins\|getScoreCpu:myCpu\|cpu:cscore1\|regfile:my_regfile\|data_readRegB\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575953285191 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575953285191 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|Div2\"" {  } { { "printScore.v" "Div2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|Div2\"" {  } { { "squareRender.v" "Div2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|Div0\"" {  } { { "printScore.v" "Div0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|Mod1\"" {  } { { "squareRender.v" "Mod1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|Mod2\"" {  } { { "squareRender.v" "Mod2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|Div1\"" {  } { { "printScore.v" "Div1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Div1\"" {  } { { "curScore.v" "Div1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod2\"" {  } { { "curScore.v" "Mod2" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Div0\"" {  } { { "curScore.v" "Div0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod1\"" {  } { { "curScore.v" "Mod1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|Mod0\"" {  } { { "curScore.v" "Mod0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|Div1\"" {  } { { "squareRender.v" "Div1" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|Div0\"" {  } { { "rotated.v" "Div0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|Mod0\"" {  } { { "rotated.v" "Mod0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|Mod0\"" {  } { { "initializer.v" "Mod0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953312660 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575953312660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953312738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953312738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953312738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953312738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953312738 ""}  } { { "vga_controller.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953312738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953312832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953312832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953312863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953312863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953312925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953312925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div2\"" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div2 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313097 ""}  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div2\"" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div2 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313300 ""}  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div0\"" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313472 ""}  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\"" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313566 ""}  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\"" {  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313675 ""}  } { { "printScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div1\"" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953313847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953313847 ""}  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953313847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953313972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953313972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953314019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953314019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2\"" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314035 ""}  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953314113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953314113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div0\"" {  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314129 ""}  } { { "curScore.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\"" {  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""}  } { { "squareRender.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Div0\"" {  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314160 ""}  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Mod0\"" {  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|curSquares:getPos1\|rotated:myRo\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314175 ""}  } { { "rotated.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|lpm_divide:Mod0\"" {  } { { "initializer.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953314191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|squareRender:render1\|initializer:init1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575953314191 ""}  } { { "initializer.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575953314191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g9m " "Found entity 1: lpm_divide_g9m" {  } { { "db/lpm_divide_g9m.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_g9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953314254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953314254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953314300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953314300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u3f " "Found entity 1: alt_u_div_u3f" {  } { { "db/alt_u_div_u3f.tdf" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_u3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575953314332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953314332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575953322347 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575953322535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575953322550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575953354728 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575953354728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575953355306 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575953374431 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|lpm_divide:Div1\|lpm_divide_sim:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[2\]~8 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[2\]~8\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[2\]~8" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[2\]~8 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[2\]~8\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[2\]~8" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~14 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~14" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~14" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~14 " "Logic cell \"vga_controller:vga_ins\|squareRender:render1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~14" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"vga_controller:vga_ins\|printScore:render2\|curScore:getScore1\|lpm_divide:Mod2\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575953374509 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1575953374509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953374931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575953375900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575953375900 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 90 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575953376197 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v" 90 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575953376197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10704 " "Implemented 10704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575953376775 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575953376775 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575953376775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10157 " "Implemented 10157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575953376775 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575953376775 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575953376775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575953376775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575953376915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:49:36 2019 " "Processing ended: Mon Dec 09 23:49:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575953376915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575953376915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575953376915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575953376915 ""}
