Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/depository/Arch/cpu_arc/lab4-sword4/sim_mips_isim_beh.exe -prj C:/depository/Arch/cpu_arc/lab4-sword4/sim_mips_beh.prj work.sim_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/ipcore_dir/memory_data.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/LatencyMemory.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/ipcore_dir/my_icache.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/decoder.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/cache.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/alu.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/arc_cpu.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/arc_cpu_wrap.v" into library work
Analyzing Verilog file "C:/depository/Arch/cpu_arc/lab4-sword4/sim_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/depository/Arch/cpu_arc/lab4-sword4/sim_mips.v" Line 18: Port cache_debug_addr is not connected to this instance
WARNING:HDLCompiler:189 - "C:/depository/Arch/cpu_arc/lab4-sword4/arc_cpu.v" Line 148: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "C:/depository/Arch/cpu_arc/lab4-sword4/arc_cpu.v" Line 201: Size mismatch in connection of port <reg_exe>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:/depository/Arch/cpu_arc/lab4-sword4/LatencyMemory.v" Line 59: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module my_icache
Compiling module decoder
Compiling module alu
Compiling module cache
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module memory_data
Compiling module LatencyMemory
Compiling module arc_cpu
Compiling module arc_cpu_wrap
Compiling module sim_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\sim_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 17 Verilog Units
Built simulation executable C:/depository/Arch/cpu_arc/lab4-sword4/sim_mips_isim_beh.exe
Fuse Memory Usage: 34016 KB
Fuse CPU Usage: 937 ms
