// Seed: 1862156543
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11#(.id_18(-1)),
    input tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wor id_16
);
  logic id_19;
  wire  id_20;
  wire  id_21;
  module_0 modCall_1 (
      id_21,
      id_19
  );
  logic id_22;
  assign id_22 = id_1;
endmodule
