
Generated by Fabric Compiler ( version 2019.1-patch11 <build 44256> ) at Wed Oct 23 13:24:40 2019

Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
pll_refclk_in                 20.000                   {0 10}           Declared                   0
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 110
ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
phy_clk                        2.000                    {0 1}          Generated                  21
axi_clk1                      10.000                    {0 5}          Generated                 259
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_1            asynchronous                  ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
Inferred_clkgroup_2            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_3            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_4            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_5            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_6            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_7            asynchronous                 ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
Inferred_clkgroup_8            asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_9            asynchronous              ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_10           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_11           asynchronous                   ipsl_phy_io_Z3|dqs_90_0_inferred_clock
Inferred_clkgroup_12           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_13           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_14           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_15           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_17           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
Inferred_clkgroup_18           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_19           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_20           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_21           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_22           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_23           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_24           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_25           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_26           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_27           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_29           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_31           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_33           asynchronous                   ipsl_phy_io_Z3|dqs_90_1_inferred_clock
Inferred_clkgroup_34           asynchronous                 ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
Inferred_clkgroup_35           asynchronous              ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_36           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_37           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_39           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_41           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_42           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_46           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_47           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_48           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_49           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_50           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_51           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_52           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_54           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_56           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_60           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_62           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_63           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_64           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_65           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_66           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_67           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     117.426 MHz       1000.000          8.516        991.484
phy_clk                     500.000 MHz    1782.531 MHz          2.000          0.561          1.439
axi_clk1                    100.000 MHz     163.827 MHz         10.000          6.104          3.896
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.170       5.615        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_58_84/Y2                     td                     0.218       5.833 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.717       7.550        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    7.550        Logic Levels: 4   
                                                                                  Logic: 0.988ns(18.649%), Route: 4.310ns(81.351%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -7.550                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        0.783       5.228        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_86_88/Y0                     td                     0.251       5.479 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[7]/gateop_perm/Z
                                  net (fanout=1)         2.278       7.757        u_ipsl_hmemc_top/ddrc_paddr [7]
HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]

Data arrival time                                                    7.757        Logic Levels: 4   
                                                                                  Logic: 1.021ns(18.547%), Route: 4.484ns(81.453%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.033    1000.219                          

Data required time                                                1000.219                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.219                          
Data arrival time                                                   -7.757                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        0.622       5.067        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_94_84/Y0                     td                     0.216       5.283 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[4]/gateop_perm/Z
                                  net (fanout=1)         2.171       7.454        u_ipsl_hmemc_top/ddrc_paddr [4]
HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]

Data arrival time                                                    7.454        Logic Levels: 4   
                                                                                  Logic: 0.986ns(18.954%), Route: 4.216ns(81.046%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.855    1000.397                          

Data required time                                                1000.397                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.397                          
Data arrival time                                                   -7.454                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/CLK
CLMA_30_173/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/Q
                                  net (fanout=3)         0.319       2.819        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [2]
CLMS_38_173/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/D

Data arrival time                                                    2.819        Logic Levels: 1   
                                                                                  Logic: 0.248ns(43.739%), Route: 0.319ns(56.261%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.819                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
CLMA_30_173/Q3                    tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                  net (fanout=3)         0.151       2.648        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
CLMA_30_173/M1                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

Data arrival time                                                    2.648        Logic Levels: 1   
                                                                                  Logic: 0.245ns(61.869%), Route: 0.151ns(38.131%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
Hold time                                               -0.025       2.227                          

Data required time                                                   2.227                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.227                          
Data arrival time                                                   -2.648                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_177/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
CLMA_30_177/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/Q
                                  net (fanout=1)         0.151       2.651        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [6]
CLMA_30_177/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D

Data arrival time                                                    2.651        Logic Levels: 1   
                                                                                  Logic: 0.248ns(62.155%), Route: 0.151ns(37.845%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_177/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
Hold time                                               -0.024       2.228                          

Data required time                                                   2.228                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.228                          
Data arrival time                                                   -2.651                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_80/CLK                                           0.000       2.252 r      u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/CLK
CLMA_42_80/Q0                     tco                    0.247       2.499 r      u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         1.300       3.799        axi_awvalid       
HMEMC_16_1/SRB_IOL42_LRS                                                   r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1

Data arrival time                                                    3.799        Logic Levels: 1   
                                                                                  Logic: 0.247ns(15.966%), Route: 1.300ns(84.034%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                        12.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.557       7.695                          

Data required time                                                   7.695                          
----------------------------------------------------------------------------------------------------
Data required time                                                   7.695                          
Data arrival time                                                   -3.799                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          3.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_97/CLK                                           0.000       2.252 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
CLMS_46_97/Q1                     tco                    0.247       2.499 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=7)         0.851       3.350        axi_arvalid       
HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1

Data arrival time                                                    3.350        Logic Levels: 1   
                                                                                  Logic: 0.247ns(22.495%), Route: 0.851ns(77.505%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                        12.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.568       7.684                          

Data required time                                                   7.684                          
----------------------------------------------------------------------------------------------------
Data required time                                                   7.684                          
Data arrival time                                                   -3.350                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[0]   tco                    0.988       3.240 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWREADY_1
                                  net (fanout=1)         1.087       4.327        axi_awready       
CLMS_26_77/Y0                     td                     0.163       4.490 r      u_test_wr_ctrl/axi_awaddr7/gateop_perm/Z
                                  net (fanout=6)         0.425       4.915        u_test_wr_ctrl/N_58_i/n1
CLMA_30_77/Y1                     td                     0.158       5.073 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         0.289       5.362        u_test_wr_ctrl/axi_awaddr_7_0_cry_6/n2
                                                         0.417       5.779 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cin/gateop_A2/Cout
                                                         0.000       5.779        u_test_wr_ctrl/axi_awaddr_7_0_cry_6_Z
CLMA_30_81/COUT                   td                     0.065       5.844 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_7/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.844        u_test_wr_ctrl/axi_awaddr_7_0_cry_8_Z
                                                         0.065       5.909 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_9/gateop_A2/Cout
                                                         0.000       5.909        u_test_wr_ctrl/axi_awaddr_7_0_cry_10_Z
CLMA_30_85/COUT                   td                     0.065       5.974 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_11/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.974        u_test_wr_ctrl/axi_awaddr_7_0_cry_12_Z
                                                         0.065       6.039 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_13/gateop_A2/Cout
                                                         0.000       6.039        u_test_wr_ctrl/axi_awaddr_7_0_cry_14_Z
CLMA_30_89/COUT                   td                     0.065       6.104 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_15/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.104        u_test_wr_ctrl/axi_awaddr_7_0_cry_16_Z
                                                         0.065       6.169 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_17/gateop_A2/Cout
                                                         0.000       6.169        u_test_wr_ctrl/axi_awaddr_7_0_cry_18_Z
CLMA_30_93/COUT                   td                     0.065       6.234 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_19/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.234        u_test_wr_ctrl/axi_awaddr_7_0_cry_20_Z
                                                         0.065       6.299 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_21/gateop_A2/Cout
                                                         0.000       6.299        u_test_wr_ctrl/axi_awaddr_7_0_cry_22_Z
CLMA_30_97/COUT                   td                     0.065       6.364 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_23/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.364        u_test_wr_ctrl/axi_awaddr_7_0_cry_24_Z
                                                         0.065       6.429 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_25/gateop_A2/Cout
                                                         0.000       6.429        u_test_wr_ctrl/axi_awaddr_7_0_s_27/n6
CLMA_30_101/Y2                    td                     0.197       6.626 r      u_test_wr_ctrl/axi_awaddr_7_0_s_27/gateop/Y
                                  net (fanout=1)         0.796       7.422        u_test_wr_ctrl/axi_awaddr_7[27]/n2
CLMA_38_80/D4                                                              r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                    7.422        Logic Levels: 9   
                                                                                  Logic: 2.573ns(49.768%), Route: 2.597ns(50.232%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

CLMA_38_80/CLK                                                      12.252 r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.120      12.132                          

Data required time                                                  12.132                          
----------------------------------------------------------------------------------------------------
Data required time                                                  12.132                          
Data arrival time                                                   -7.422                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_77/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/CLK
CLMS_38_77/Q3                     tco                    0.245       2.497 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/Q
                                  net (fanout=2)         0.273       2.770        dsp_join_kb_3[17] 
CLMS_38_81/M3                                                              f      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D

Data arrival time                                                    2.770        Logic Levels: 1   
                                                                                  Logic: 0.245ns(47.297%), Route: 0.273ns(52.703%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.770                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_85/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/CLK
CLMS_38_85/Q0                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.272       2.772        dsp_join_kb_3[23] 
CLMS_38_81/M0                                                              f      u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/D

Data arrival time                                                    2.772        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.772                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_77/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/CLK
CLMS_38_77/Q2                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.273       2.773        dsp_join_kb_3[20] 
CLMS_38_81/M2                                                              f      u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/D

Data arrival time                                                    2.773        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.601%), Route: 0.273ns(52.399%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.773                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.514       4.013        u_ipsl_hmemc_top/global_reset
CLMA_58_89/RSCO                   td                     0.153       4.166 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       4.166        n72               
CLMA_58_93/RSCO                   td                     0.103       4.269 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ_perm/RSOUT
                                  net (fanout=1)         0.000       4.269        n71               
CLMA_58_97/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    4.269        Logic Levels: 3   
                                                                                  Logic: 0.503ns(24.938%), Route: 1.514ns(75.062%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_97/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.269                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.521       4.020        u_ipsl_hmemc_top/global_reset
CLMA_58_92/RSCO                   td                     0.153       4.173 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.173        n73               
CLMA_58_96/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/RS

Data arrival time                                                    4.173        Logic Levels: 2   
                                                                                  Logic: 0.400ns(20.822%), Route: 1.521ns(79.178%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_96/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.173                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.521       4.020        u_ipsl_hmemc_top/global_reset
CLMA_58_92/RSCO                   td                     0.153       4.173 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.173        n73               
CLMA_58_96/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RS

Data arrival time                                                    4.173        Logic Levels: 2   
                                                                                  Logic: 0.400ns(20.822%), Route: 1.521ns(79.178%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_96/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.173                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_89/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
CLMA_58_89/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                  net (fanout=5)         2.570       5.070        ddr_init_done_c   
IOL_7_282/DO                      td                     0.122       5.192 f      ddr_init_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       5.192        ddr_init_done_obuf/ntO
IOBD_0_282/PAD                    td                     2.720       7.912 f      ddr_init_done_obuf/opit_0/O
                                  net (fanout=1)         0.083       7.995        nt_ddr_init_done  
B2                                                                         f      ddr_init_done (port)

Data arrival time                                                    7.995        Logic Levels: 3   
                                                                                  Logic: 3.090ns(53.805%), Route: 2.653ns(46.195%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q2                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                  net (fanout=1)         2.052       4.552        ddrphy_rst_done_c 
IOL_7_281/DO                      td                     0.122       4.674 f      ddrphy_rst_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.674        ddrphy_rst_done_obuf/ntO
IOBS_0_281/PAD                    td                     2.720       7.394 f      ddrphy_rst_done_obuf/opit_0/O
                                  net (fanout=1)         0.088       7.482        nt_ddrphy_rst_done
A2                                                                         f      ddrphy_rst_done (port)

Data arrival time                                                    7.482        Logic Levels: 3   
                                                                                  Logic: 3.090ns(59.082%), Route: 2.140ns(40.918%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_105/CLK                                          0.000       2.252 r      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
CLMA_30_105/Q0                    tco                    0.248       2.500 f      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.933       4.433        err_flag_c        
IOL_151_114/DO                    td                     0.122       4.555 f      err_flag_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.555        err_flag_obuf/ntO 
IOBD_152_114/PAD                  td                     2.720       7.275 f      err_flag_obuf/opit_0/O
                                  net (fanout=1)         0.161       7.436        nt_err_flag       
U10                                                                        f      err_flag (port)   

Data arrival time                                                    7.436        Logic Levels: 3   
                                                                                  Logic: 3.090ns(59.606%), Route: 2.094ns(40.394%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

{pll_50_400|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.734     499.984         4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
495.766     500.016         4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
499.564     499.984         0.420           High Pulse Width  CLMA_58_89/CLK          u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.320     500.000         1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
498.320     500.000         1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_90_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_90_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.429     499.849         0.420           High Pulse Width  CLMA_38_180/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
499.429     499.849         0.420           High Pulse Width  CLMA_38_180/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
499.429     499.849         0.420           High Pulse Width  CLMA_38_180/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[4]/opit_0_inv/CLK
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
0.142       0.995           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/IOCLK
0.142       0.995           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
0.142       0.995           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{axi_clk1} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
1.734       4.984           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
1.766       5.016           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
4.555       4.975           0.420           High Pulse Width  CLMS_26_249/CLK         u_test_wr_ctrl/cnt_Z[22]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
Flow Command: report_timing 
Peak memory: 273,330,176 bytes
Total CPU  time to report_timing completion : 5.828 sec
Total real time to report_timing completion : 8.000 sec
