!SESSION 2023-03-06 23:15:41.664 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-03-06 23:15:57.660
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.613
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.613
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.625
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.628
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.629
!MESSAGE XSCT Command: [setws D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.872
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.872
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.873
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.891
!MESSAGE XSCT command with result: [setws D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:05.893
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2022.2/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:16:18.578
!MESSAGE Opening file dialog using preferences. Current path: D:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.287
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.903
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.953
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.956
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Result: [null, {"device": "7vx485t",
"family": "virtex7",
"timestamp": "Sat Feb 18 02:09:29 2023",
"vivado_version": "2022.2",
"part": "xc7vx485tffg1761-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.958
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:27.966
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_pcie_0": {"hier_name": "axi_pcie_0",
"type": "axi_pcie",
"version": "2.9",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_axi_pcie_0_62M": {"hier_name": "rst_axi_pcie_0_62M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_ds_buf_0": {"hier_name": "util_ds_buf_0",
"type": "util_ds_buf",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:38.196
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:16:38.202
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper13228876733775368974/mb_preset_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:17:25.829
!MESSAGE Opening file dialog using preferences. Current path: D:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:31.872
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.761
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.800
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.807
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_pcie_0": {"hier_name": "axi_pcie_0",
"type": "axi_pcie",
"version": "2.9",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_axi_pcie_0_62M": {"hier_name": "rst_axi_pcie_0_62M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_ds_buf_0": {"hier_name": "util_ds_buf_0",
"type": "util_ds_buf",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.917
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.927
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.933
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:32.935
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Result: [null, {"device": "7vx485t",
"family": "virtex7",
"timestamp": "Sat Feb 18 02:09:29 2023",
"vivado_version": "2022.2",
"part": "xc7vx485tffg1761-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:34.247
!MESSAGE XSCT Command: [platform create -name {VC707_PCIEV3_vitisV3} -hw {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\mb_preset_wrapper.xsa} -proc {microblaze_0} -os {standalone} -out {D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:17:34.444
!MESSAGE Indexed 'VC707_PCIEV3_vitisV3' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:47.344
!MESSAGE XSCT command with result: [platform create -name {VC707_PCIEV3_vitisV3} -hw {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\mb_preset_wrapper.xsa} -proc {microblaze_0} -os {standalone} -out {D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3};platform write], Result: [null, Successfully saved  the platform at "D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/platform.spr"]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2023-03-06 23:17:47.372
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProject(NewPlatformProjectWizard.java:125)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProjectFromDSA(NewPlatformProjectWizard.java:110)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.performFinish(NewPlatformProjectWizard.java:80)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.run(OpenSCWWizardAction.java:23)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.clicked(OpenSCWWizardAction.java:40)
	at com.xilinx.ide.product.intro.IDEIntroPart.createPlatformProject(IDEIntroPart.java:479)
	at com.xilinx.ide.product.intro.IDEIntroPart$4.run(IDEIntroPart.java:279)
	at com.xilinx.ide.product.intro.IDEIntroPart$12.mouseUp(IDEIntroPart.java:402)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:47.669
!MESSAGE XSCT Command: [platform read {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\platform.spr}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:47.677
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.215
!MESSAGE XSCT command with result: [platform read {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\platform.spr}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.215
!MESSAGE XSCT Command: [platform active {VC707_PCIEV3_vitisV3}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.216
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.217
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.217
!MESSAGE XSCT command with result: [platform active {VC707_PCIEV3_vitisV3}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:48.239
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper5551365979085208925/mb_preset_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.094
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.095
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.096
!MESSAGE XSCT Command: [::scw::regenerate_psinit D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.097
!MESSAGE XSCT command with result: [::scw::regenerate_psinit D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.097
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.109
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.116
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.120
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.120
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.140
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.214
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.224
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.265
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.267
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, axi_emc_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_iic_0 axi_pcie_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.268
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.282
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.1",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.9",
},
"axi_iic_0": {"name": "iic",
"ver": "3.9",
},
"axi_pcie_0": {"name": "axipcie",
"ver": "3.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.283
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.380
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emc_v4_1": {"name": "emc",
"version": "4.1",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"iic_v3_9": {"name": "iic",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_pcie_0": {"version": "2.9",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axipcie_v3_3": {"name": "axipcie",
"version": "3.3",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipcie_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_axi_pcie_0_62M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"util_ds_buf_0": {"version": "2.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.921
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.924
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.925
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.937
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.964
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:17:55.990
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:22.663
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.207
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.208
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.219
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_pcie_0": {"hier_name": "axi_pcie_0",
"type": "axi_pcie",
"version": "2.9",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_axi_pcie_0_62M": {"hier_name": "rst_axi_pcie_0_62M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_ds_buf_0": {"hier_name": "util_ds_buf_0",
"type": "util_ds_buf",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.238
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.245
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.246
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.264
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.733
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.735
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.736
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.748
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.750
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.751
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.753
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.754
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.780
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.783
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.791
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.794
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.804
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.806
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.859
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.873
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.892
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.893
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.898
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.899
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.903
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.904
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.907
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, axi_emc_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_iic_0 axi_pcie_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.907
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.934
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.1",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.9",
},
"axi_iic_0": {"name": "iic",
"ver": "3.9",
},
"axi_pcie_0": {"name": "axipcie",
"ver": "3.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:23.934
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.031
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emc_v4_1": {"name": "emc",
"version": "4.1",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"iic_v3_9": {"name": "iic",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_pcie_0": {"version": "2.9",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axipcie_v3_3": {"name": "axipcie",
"version": "3.3",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipcie_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_axi_pcie_0_62M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"util_ds_buf_0": {"version": "2.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.032
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.035
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.036
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.042
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.070
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.088
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.089
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.091
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:24.092
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.374
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.442
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\xaxipcie_rc_enumerate_example_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.731
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\xaxipcie_rc_enumerate_example_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.732
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.735
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"device": "7vx485t",
"family": "virtex7",
"timestamp": "Sat Feb 18 02:09:29 2023",
"vivado_version": "2022.2",
"part": "xc7vx485tffg1761-2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.832
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:18:25.835
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:18:25.878
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\export\VC707_PCIEV3_vitisV3\sw\VC707_PCIEV3_vitisV3\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:18:26.340
!MESSAGE Indexed 'xaxipcie_rc_enumerate_example_1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:18:27.466
!MESSAGE Indexed 'xaxipcie_rc_enumerate_example_1' (1 sources, 53 headers) in 1.12 sec: 1,727 declarations; 2,651 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.580
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.585
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.586
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.590
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:19:35.590
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\export\VC707_PCIEV3_vitisV3\sw\VC707_PCIEV3_vitisV3\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.591
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:35.594
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:42.584
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:42.587
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, {"microblaze_0": "mb_preset_i/microblaze_0:mb_preset_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:48.709
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:48.738
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:48.738
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:19:48.741
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:19.014
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2023-03-06 23:20:21.165
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.211
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.214
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.732
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.735
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.742
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.742
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.759
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:21.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.783
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.785
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.786
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.787
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.798
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.798
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.799
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.800
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.806
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.814
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.836
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:24.836
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.860
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.861
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.863
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-SMT1-210203AF5A38A-33687093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.884
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.918
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:27.918
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:39.659
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:40.463
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:20:40.467
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY org.eclipse.launchbar.core 2 0 2023-03-06 23:21:33.694
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-03-06 23:21:33.695
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-03-06 23:21:33.695
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.755
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.757
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.758
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.779
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.780
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.782
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.893
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.897
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:34.897
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.006
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 0,
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 4,
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 8,
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 12,
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 20,
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 28,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "7",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_pcie_0": {"PCIe_cfg_space_header": {"description": "Accessing The PCIe configuring space,",
"address_offset": "0x000",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {},
"memoryAddr": 0,
},
"VSEC_Capability_Register": {"description": "Provides capability ID version and next capability Offset,",
"address_offset": "0x128",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_Capability_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "PCI-SIG Defined ID identitfying this enhanced capability as a vendor-specific capability. Hardcoded to 0x000B.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Capability_Version": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. Hardcoded to 0x1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Next_Capability_Offset": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "Offset to next capability. Hardcoded to 0x0200.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 296,
},
"VSEC_Header_Register": {"description": "Provides unique identifier for the layout and contents of the VSEC structure, as its revision and length.",
"address_offset": "0x12C",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ID value uniquely identifying the nature and format of this VSEC structure. Hardcoded to 0x0001.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this this capability structure. Hardcoded to 0x0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_Length": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "Length of the entire VSEC capability structure, in bytes, including the VSEC capability register.  Hardcoded to 0x038.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 300,
},
"Bridge_info": {"description": "Provides general configuration information about AXI4-Stream Bridge.",
"address_offset": "0x130",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"gen2_capable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "If set, underlying integrated block supports GEN2 speed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"root_port_present": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the underlying integrated block is a Root Port when this bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"up_config_capable": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the underlying integrated block is capable when this bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECAM_size": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "Size of the Enhanced configuration Access Mechanism (ECAM) Bus Number field, in number of bits. If ECAM window is present, value is between 1 and 8. if not present, value is 0.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 304,
},
"Bridge_status_control": {"description": "Provides info how read and writes to the core config access aperture are handled",
"address_offset": "0x134",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"ECAM_Busy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates an ECAM access is in progress. This bit is tied to 0.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"global_disable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "when set disables interrupts line from being asserted. doesn't prevents bits in interrupt decode register from being set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Write_1_to_clear_as_Read_Write": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "When set, allows writing to the core registers which are normally Read and Write 1 to clear.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_only_as_Read_Write": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "When set, allows writing to the certain registers which are normally Read only. only for 7 series and zynq-7000 device cores.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 308,
},
"interrupt_decode_register": {"description": "provide info where Host processor ISR can determine what cause interrupt to be asserted and how to clear it.",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_down": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "show link-up on PCIe Link was lost. not asserted unless linkup had previously been seen.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECRC_Error": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the received packet failed the ECRC check.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Straming_Error": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a gap was encountered in a streamed packet on the Tx interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Hot_Reset": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "indicates a hot reset was detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Completion_Status": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "3",
"desc": "indicates Cfg Completion Status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Timeout": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "indicates timeout on an ECAM mechanism access. applicable for RP only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Correctable": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "indicates correctable error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Non_Fatal": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Non-Fatal error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Fatal": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Fatal error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intx_interrupt_received": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Intx interrupt was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_interrupt_received": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "indicates MSI(x) interrupt was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unsupported_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP was received with status 0b001- unsupported request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unexpected_completion": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP was received that was unexpected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Completion_timeout": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP for a read request for PCIe was not returned within C_COMP_TIMEOUT parameter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Error_poison": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that error poison[EP] bit was set in a completion TLP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_completer_abort": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that  completion TLP was received with status of 0b100-completer abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Illegal_burst": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that Burst type other than INCR was requested by AXI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Decerr": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a Decoder Error response was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Slverr": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a slaveError response was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Error_Poison": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates an EP bit was set in a Memory Write TLP from PCIe.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 312,
},
"Interrupt_mask_register": {"description": "control whether interrupt source can cause the interrupt line to be asserted.",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_down": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for Link down events when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECRC_Error": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enables interrupts for ECRC Error events when bit is set. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Straming_Error": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enables interrupts for Streaming Error events when bit is set. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Hot_Reset": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for hot reset events when bit is set[writable for EP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Completion_Status": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "3",
"desc": "enables interrupt for Cfg Completion Status events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Timeout": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for cfg timeout events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Correctable": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for correctable events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Non_Fatal": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for non-fatal events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Fatal": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for fatal events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intx_interrupt_received": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for intx interrupt events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_interrupt_received": {"access": "read-only",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for MSI interrupt events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unsupported_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave unsupported request interrupt events when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unexpected_completion": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave unexpected completion interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Completion_timeout": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion timeout interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Error_poison": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion poison interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_completer_abort": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion abort interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Illegal_burst": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave illegal burst interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Decerr": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "enables a master DECERR interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Slverr": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "enables a master SLVERR interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Error_Poison": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Enables a master Error Poison interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 316,
},
"bus_location_register": {"description": "report the busdevice and function number and the port number for PCIe port.",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"function_number": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "function number for the port for PCIe. hard wired to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Device_number": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "5",
"desc": "device number of port for pcie for EP and this is set by RP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Bus_number": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "bus number for the port for PCIe. this is set by RP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Port_number": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "sets the port number field  of the link capabilities register
EP- Read only on all devices except for Spartan-6 FPGA
RP- Read and  writable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 320,
},
"Phy_status_control_register": {"description": "provide the status current PHY state as well as control of speed and rate switching for gen2 capable.",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_Rate": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reports the current link rate.
  0 - 2.5 GT/s 
  1 - 5.0 GT/s 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Link_Width": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "2",
"desc": "Reports the current link width. 00 = x1, 01 =x2, 10 =x4, 11 =x8.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Ltssm_State": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "6",
"desc": "Report the current LTSSM state.   
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Lane_Reversal": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Report the current lane reversal mode.
  00b - no lane reversal
  01b - Lane 1:0 reversed
  10b - Lane 3:0 reversed
  11b - Lane 7:0 reversed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Link_Up": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Reports the current PHY link up state. 1 = link up, 0 = link down  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Width": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Specifies the completer link width for a directed link change operation. Only acted on when Directed link change specifies a width change.  00 = x1, 01 =x2, 10 =x4, 11 =x8.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Speed": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Specifies the completer speed width for a directed link change operation. Only acted on when Directed link change specifies a width change.  0b = 2.5 GT/s, 1b = 5.0 GT/s.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Autonomous": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Specifies width reliability or autonomous for a directed link change operation.  0b = Link Reliability, 1b = Autonomous.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Change": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "Directs LTSSM to initiate a link width or speed change.
  00b - No change.
  01b - Force link width.
  10b - Force link speed.
  11b - Force link width and speed. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 324,
},
"Root_Port_status_control_register": {"description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
"address_offset": "0x148",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Bridge_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "when set allows read/write to axibar. RP software nned to write 1 to this bit when enumeration is done. Bridge clear this when Link up to Link down tarnsition. Default is set to 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_FIFO_not_empty": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port error FIFO has data to read. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_FIFO_overflow": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port error FIFO overflowed and an error msg was dropped.  writing 1 clears the overflow status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_FIFO_not_empty": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port interrupt FIFO has data to read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_FIFO_overflow": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port interrupt FIFO overflowed and an interrupt msg was dropped. writting 1 to clear the overflow status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 328,
},
"Root_Port_MSI_base_register_1": {"description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
"address_offset": "0x14C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"MSI_Base": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "4Kb alligned address for MSI interrupt. In case of 32 bit MSI, it returns 0 but captures upper 32 bits of the MSI address in case of 64 bit MSI. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 332,
},
"Root_Port_MSI_base_register_2": {"description": "sets the address window in RP cores used for MSI interrupts. MemWr TLP to address in this range are interpreted as MSI interrupt.",
"address_offset": "0x150",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"MSI_Base": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "20",
"desc": "4K alligned address for MSI interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 336,
},
"Root_Port_error_FIFO_read_register": {"description": "reads from this location return a queued error(correctable/Non-fatal/Fatal) messages.",
"address_offset": "0x154",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Requester_ID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Requester ID belonging to the requester of the error message
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_Type": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Indicates the type of error 00b: correctable, 01b: Non-fatal, 10b: Fatal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_Valid": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Indicates whether read succeeded 1b: success, 0b: no message to read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 340,
},
"Root_Port_interrupt_FIFO_read_register_1": {"description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP interrupt FIFO read 2 register.",
"address_offset": "0x158",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Requester_ID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Requester ID belonging to the requester of the error message
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_Address": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "for MSI interrupts, contain address bits 12:2 from TLP address field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Line": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "2",
"desc": "Indicate interrupt line is used. 00b = INTA, 01b = INTB, 10b = INTC, 11b = INTD. For MSI this field is set to 00b.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Assert": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Assert or deassert for INTx. 1b = assert, 0b = deassert
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_Interrupt": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "indicates whether interrupt is MSI or INTx. 1b =  MSI, 0b = INTx
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Valid": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "indicates whether read succeeded. 1b: success, 0b: no interrupt to read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 344,
},
"Root_Port_interrupt_FIFO_read_register_2": {"description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP in this register.",
"address_offset": "0x15C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Message_Data": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "payload for MSI messages
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 348,
},
"VSEC_Capability_register_2": {"description": "VSEC capability register allows the memory space for the core to appear as though it is part of underlying PCIe configuration space.",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_Capability_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "PCI-SG defined ID identifying this enhanced capability as a Vendor-specific cabalility. HARDCODED to 0x000b
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Capability_Version": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. HARDCODED to 0x01b
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Next_Capability_offset": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "offset of next capabilties.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 512,
},
"VSEC_Header_register_2": {"description": "provides a unique identifier for the layout and contents of the VSEC structure as well as revision and length.",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ID value identifying the nature and format of this VSEC structure.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. Hardcoded to 0x0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_Lenght": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "11",
"desc": "Length of entire VSEC structure in bytes. Hardcoded to 0x038
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 516,
},
"AXIBAR2PCIEBAR_0U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 1.",
"address_offset": "0x210",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 528,
},
"AXIBAR2PCIEBAR_0L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 1.",
"address_offset": "0x214",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 532,
},
"AXIBAR2PCIEBAR_2U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 2.",
"address_offset": "0x218",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 536,
},
"AXIBAR2PCIEBAR_2L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 2.",
"address_offset": "0x21C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 540,
},
"AXIBAR2PCIEBAR_3U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 3.",
"address_offset": "0x220",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 544,
},
"AXIBAR2PCIEBAR_3L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 3.",
"address_offset": "0x224",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 548,
},
"AXIBAR2PCIEBAR_4U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 4.",
"address_offset": "0x228",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 552,
},
"AXIBAR2PCIEBAR_4L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 4.",
"address_offset": "0x22C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 556,
},
"AXIBAR2PCIEBAR_5U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 5.",
"address_offset": "0x230",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 560,
},
"AXIBAR2PCIEBAR_5L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 5.",
"address_offset": "0x234",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 564,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616456,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.012
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.023
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_pcie_0_S_AXI_CTL_CTL0": {"name": "axi_pcie_0",
"base": "0x10000000",
"high": "0x1FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI_CTL",
"type": "MEMORY",
"flags": "3",
"segment": "CTL0",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x67FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "3",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"axi_pcie_0_S_AXI_BAR0": {"name": "axi_pcie_0",
"base": "0x80000000",
"high": "0xFFFFFFFF",
"size": "2147483648",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "BAR0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.025
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.030
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.031
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.034
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.035
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.044
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.045
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.047
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.048
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.050
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.051
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.076
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.077
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.079
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.080
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.087
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.107
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.107
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.108
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.111
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.117
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.117
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.138
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:35.138
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.163
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.164
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.170
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.171
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.187
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:38.188
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.210
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.211
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.218
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.218
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.234
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:41.235
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.257
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.265
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:44.282
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.304
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.305
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.311
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.312
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.329
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:47.329
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.353
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.354
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.371
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.372
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.376
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.377
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.381
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.436
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:50.454
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:53.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:53.478
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:53.511
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:21:53.511
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.026
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.039
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.055
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.055
!MESSAGE XSCT Command: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -regs], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.196
!MESSAGE XSCT command with result: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -regs], Result: [null, mb_preset_wrapper_3]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.196
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.209
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.210
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.227
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.228
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.233
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:05.234
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.239
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.241
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.264
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.265
!MESSAGE XSCT Command: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/Debug/xaxipcie_rc_enumerate_example_1.elf], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.352
!MESSAGE XSCT command with result: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/Debug/xaxipcie_rc_enumerate_example_1.elf], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.449
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.469
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.469
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:22:08.479
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:22:08.484
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.924
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.929
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.929
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.934
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:23:07.935
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\export\VC707_PCIEV3_vitisV3\sw\VC707_PCIEV3_vitisV3\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.937
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:07.940
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:13.574
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:13.603
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.250
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.252
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.253
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.259
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.260
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.266
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.266
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.300
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:44.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:47.325
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:47.326
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:47.358
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:47.358
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:58.889
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:59.699
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:23:59.702
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:24:40.108
!MESSAGE Opening file dialog using preferences. Current path: D:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.303
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.888
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.956
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.959
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Result: [null, {"device": "7vx485t",
"family": "virtex7",
"timestamp": "Sat Feb 18 02:09:29 2023",
"vivado_version": "2022.2",
"part": "xc7vx485tffg1761-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.960
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:24:54.970
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_pcie_0": {"hier_name": "axi_pcie_0",
"type": "axi_pcie",
"version": "2.9",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_axi_pcie_0_62M": {"hier_name": "rst_axi_pcie_0_62M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_ds_buf_0": {"hier_name": "util_ds_buf_0",
"type": "util_ds_buf",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:06.014
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:06.021
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:06.025
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:06.027
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:07.477
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:07.888
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:07.967
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:07.985
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:07.987
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:08.004
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:09.146
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:09.166
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:09.837
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:09.854
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:10.884
!MESSAGE XSCT Command: [platform create -name {mb_preset_wrapper} -hw {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\mb_preset_wrapper.xsa} -out {D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:11.416
!MESSAGE XSCT command with result: [platform create -name {mb_preset_wrapper} -hw {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\mb_preset_wrapper.xsa} -out {D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3};platform write], Result: [null, Successfully saved  the platform at "D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:11.418
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.219
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.219
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.236
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.238
!MESSAGE XSCT Command: [platform active {mb_preset_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.239
!MESSAGE XSCT command with result: [platform active {mb_preset_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.240
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.278
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:13.803
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.320
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.321
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.328
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_pcie_0": {"hier_name": "axi_pcie_0",
"type": "axi_pcie",
"version": "2.9",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_axi_pcie_0_62M": {"hier_name": "rst_axi_pcie_0_62M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_ds_buf_0": {"hier_name": "util_ds_buf_0",
"type": "util_ds_buf",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.339
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.344
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.344
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.361
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.692
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.695
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.696
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.717
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.719
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.720
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.722
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.723
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.748
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.750
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.751
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.754
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.755
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.757
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.758
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.778
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.778
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.782
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.782
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.785
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.786
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.788
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, axi_emc_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_iic_0 axi_pcie_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.789
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.793
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.1",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.9",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.9",
},
"axi_iic_0": {"name": "iic",
"ver": "3.9",
},
"axi_pcie_0": {"name": "axipcie",
"ver": "3.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.794
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.900
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emc_v4_1": {"name": "emc",
"version": "4.1",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"iic_v3_9": {"name": "iic",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_pcie_0": {"version": "2.9",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axipcie_v3_3": {"name": "axipcie",
"version": "3.3",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipcie_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_axi_pcie_0_62M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"util_ds_buf_0": {"version": "2.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.900
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.903
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.904
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.907
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.924
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.927
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.927
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.930
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:14.930
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa -sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.184
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa -sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.214
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\helloworld\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.449
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\helloworld\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.450
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.453
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {"device": "7vx485t",
"family": "virtex7",
"timestamp": "Sat Feb 18 02:09:29 2023",
"vivado_version": "2022.2",
"part": "xc7vx485tffg1761-2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.482
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:15.484
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:25:15.505
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\mb_preset_wrapper\export\mb_preset_wrapper\sw\mb_preset_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:16.195
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:16.199
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Tony/AppData/Local/Temp/hwspec_mb_preset_wrapper2676753628411169286/mb_preset_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:25:16.560
!MESSAGE Indexed 'helloworld' (2 sources, 52 headers) in 0.184 sec: 1,538 declarations; 2,230 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:25:18.875
!MESSAGE Indexed 'mb_preset_wrapper' (187 sources, 187 headers) in 2.31 sec: 5,627 declarations; 26,046 references; 89 unresolved inclusions; 42 syntax errors; 289 unresolved names (0.9%)

!ENTRY org.eclipse.cdt.core 1 0 2023-03-06 23:25:18.877
!MESSAGE Indexed 'helloworld_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.817
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.823
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.824
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.829
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:25:56.830
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\mb_preset_wrapper\export\mb_preset_wrapper\sw\mb_preset_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.830
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:25:56.833
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/sw/mb_preset_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:02.552
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:02.555
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Result: [null, {"microblaze_0": "mb_preset_i/microblaze_0:mb_preset_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:05.868
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:05.908
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:05.909
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:05.912
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.667
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.668
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.669
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.675
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.676
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.682
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.682
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.699
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:36.700
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:39.731
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:39.731
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:39.765
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:39.765
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:51.283
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:52.096
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:52.099
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.811
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.815
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.815
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.830
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.831
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:26:56.833
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:06.020
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-295

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:06.042
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-295

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.050
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.054
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.054
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.164
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 0,
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 4,
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 8,
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 12,
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 20,
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_MEM",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 28,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "7",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_pcie_0": {"PCIe_cfg_space_header": {"description": "Accessing The PCIe configuring space,",
"address_offset": "0x000",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {},
"memoryAddr": 0,
},
"VSEC_Capability_Register": {"description": "Provides capability ID version and next capability Offset,",
"address_offset": "0x128",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_Capability_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "PCI-SIG Defined ID identitfying this enhanced capability as a vendor-specific capability. Hardcoded to 0x000B.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Capability_Version": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. Hardcoded to 0x1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Next_Capability_Offset": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "Offset to next capability. Hardcoded to 0x0200.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 296,
},
"VSEC_Header_Register": {"description": "Provides unique identifier for the layout and contents of the VSEC structure, as its revision and length.",
"address_offset": "0x12C",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ID value uniquely identifying the nature and format of this VSEC structure. Hardcoded to 0x0001.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this this capability structure. Hardcoded to 0x0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_Length": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "Length of the entire VSEC capability structure, in bytes, including the VSEC capability register.  Hardcoded to 0x038.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 300,
},
"Bridge_info": {"description": "Provides general configuration information about AXI4-Stream Bridge.",
"address_offset": "0x130",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"gen2_capable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "If set, underlying integrated block supports GEN2 speed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"root_port_present": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the underlying integrated block is a Root Port when this bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"up_config_capable": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the underlying integrated block is capable when this bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECAM_size": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "Size of the Enhanced configuration Access Mechanism (ECAM) Bus Number field, in number of bits. If ECAM window is present, value is between 1 and 8. if not present, value is 0.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 304,
},
"Bridge_status_control": {"description": "Provides info how read and writes to the core config access aperture are handled",
"address_offset": "0x134",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"ECAM_Busy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates an ECAM access is in progress. This bit is tied to 0.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"global_disable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "when set disables interrupts line from being asserted. doesn't prevents bits in interrupt decode register from being set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Write_1_to_clear_as_Read_Write": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "When set, allows writing to the core registers which are normally Read and Write 1 to clear.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_only_as_Read_Write": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "When set, allows writing to the certain registers which are normally Read only. only for 7 series and zynq-7000 device cores.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 308,
},
"interrupt_decode_register": {"description": "provide info where Host processor ISR can determine what cause interrupt to be asserted and how to clear it.",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_down": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "show link-up on PCIe Link was lost. not asserted unless linkup had previously been seen.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECRC_Error": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates the received packet failed the ECRC check.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Straming_Error": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a gap was encountered in a streamed packet on the Tx interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Hot_Reset": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "indicates a hot reset was detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Completion_Status": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "3",
"desc": "indicates Cfg Completion Status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Timeout": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "indicates timeout on an ECAM mechanism access. applicable for RP only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Correctable": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "indicates correctable error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Non_Fatal": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Non-Fatal error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Fatal": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Fatal error msg was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intx_interrupt_received": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "indicates Intx interrupt was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_interrupt_received": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "indicates MSI(x) interrupt was received. Applicable for RP only
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unsupported_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP was received with status 0b001- unsupported request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unexpected_completion": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP was received that was unexpected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Completion_timeout": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that a completion TLP for a read request for PCIe was not returned within C_COMP_TIMEOUT parameter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Error_poison": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that error poison[EP] bit was set in a completion TLP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_completer_abort": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that  completion TLP was received with status of 0b100-completer abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Illegal_burst": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "indicates that Burst type other than INCR was requested by AXI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Decerr": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a Decoder Error response was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Slverr": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates a slaveError response was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Error_Poison": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates an EP bit was set in a Memory Write TLP from PCIe.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 312,
},
"Interrupt_mask_register": {"description": "control whether interrupt source can cause the interrupt line to be asserted.",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_down": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for Link down events when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ECRC_Error": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enables interrupts for ECRC Error events when bit is set. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Straming_Error": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enables interrupts for Streaming Error events when bit is set. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Hot_Reset": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for hot reset events when bit is set[writable for EP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Completion_Status": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "3",
"desc": "enables interrupt for Cfg Completion Status events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cfg_Timeout": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for cfg timeout events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Correctable": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for correctable events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Non_Fatal": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for non-fatal events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Fatal": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for fatal events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intx_interrupt_received": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for intx interrupt events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_interrupt_received": {"access": "read-only",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "enables interrupt for MSI interrupt events when bit is set[writable for RP else =0]
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unsupported_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave unsupported request interrupt events when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Unexpected_completion": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave unexpected completion interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Completion_timeout": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion timeout interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Error_poison": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion poison interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_completer_abort": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave completion abort interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Illegal_burst": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "enables the slave illegal burst interrupt when bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Decerr": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "enables a master DECERR interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Slverr": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "enables a master SLVERR interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Error_Poison": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Enables a master Error Poison interrupt when bit is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 316,
},
"bus_location_register": {"description": "report the busdevice and function number and the port number for PCIe port.",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"function_number": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "function number for the port for PCIe. hard wired to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Device_number": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "5",
"desc": "device number of port for pcie for EP and this is set by RP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Bus_number": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "bus number for the port for PCIe. this is set by RP.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Port_number": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "sets the port number field  of the link capabilities register
EP- Read only on all devices except for Spartan-6 FPGA
RP- Read and  writable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 320,
},
"Phy_status_control_register": {"description": "provide the status current PHY state as well as control of speed and rate switching for gen2 capable.",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Link_Rate": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reports the current link rate.
  0 - 2.5 GT/s 
  1 - 5.0 GT/s 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Link_Width": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "2",
"desc": "Reports the current link width. 00 = x1, 01 =x2, 10 =x4, 11 =x8.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Ltssm_State": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "6",
"desc": "Report the current LTSSM state.   
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Lane_Reversal": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Report the current lane reversal mode.
  00b - no lane reversal
  01b - Lane 1:0 reversed
  10b - Lane 3:0 reversed
  11b - Lane 7:0 reversed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Link_Up": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Reports the current PHY link up state. 1 = link up, 0 = link down  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Width": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Specifies the completer link width for a directed link change operation. Only acted on when Directed link change specifies a width change.  00 = x1, 01 =x2, 10 =x4, 11 =x8.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Speed": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Specifies the completer speed width for a directed link change operation. Only acted on when Directed link change specifies a width change.  0b = 2.5 GT/s, 1b = 5.0 GT/s.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Autonomous": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Specifies width reliability or autonomous for a directed link change operation.  0b = Link Reliability, 1b = Autonomous.  
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Directed_Link_Change": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "Directs LTSSM to initiate a link width or speed change.
  00b - No change.
  01b - Force link width.
  10b - Force link speed.
  11b - Force link width and speed. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 324,
},
"Root_Port_status_control_register": {"description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
"address_offset": "0x148",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Bridge_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "when set allows read/write to axibar. RP software nned to write 1 to this bit when enumeration is done. Bridge clear this when Link up to Link down tarnsition. Default is set to 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_FIFO_not_empty": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port error FIFO has data to read. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_FIFO_overflow": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port error FIFO overflowed and an error msg was dropped.  writing 1 clears the overflow status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_FIFO_not_empty": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port interrupt FIFO has data to read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_FIFO_overflow": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the Root port interrupt FIFO overflowed and an interrupt msg was dropped. writting 1 to clear the overflow status.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 328,
},
"Root_Port_MSI_base_register_1": {"description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
"address_offset": "0x14C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"MSI_Base": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "4Kb alligned address for MSI interrupt. In case of 32 bit MSI, it returns 0 but captures upper 32 bits of the MSI address in case of 64 bit MSI. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 332,
},
"Root_Port_MSI_base_register_2": {"description": "sets the address window in RP cores used for MSI interrupts. MemWr TLP to address in this range are interpreted as MSI interrupt.",
"address_offset": "0x150",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"MSI_Base": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "20",
"desc": "4K alligned address for MSI interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 336,
},
"Root_Port_error_FIFO_read_register": {"description": "reads from this location return a queued error(correctable/Non-fatal/Fatal) messages.",
"address_offset": "0x154",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Requester_ID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Requester ID belonging to the requester of the error message
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_Type": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Indicates the type of error 00b: correctable, 01b: Non-fatal, 10b: Fatal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_Valid": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "Indicates whether read succeeded 1b: success, 0b: no message to read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 340,
},
"Root_Port_interrupt_FIFO_read_register_1": {"description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP interrupt FIFO read 2 register.",
"address_offset": "0x158",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Requester_ID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Requester ID belonging to the requester of the error message
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_Address": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "for MSI interrupts, contain address bits 12:2 from TLP address field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Line": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "2",
"desc": "Indicate interrupt line is used. 00b = INTA, 01b = INTB, 10b = INTC, 11b = INTD. For MSI this field is set to 00b.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Assert": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Assert or deassert for INTx. 1b = assert, 0b = deassert
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSI_Interrupt": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "indicates whether interrupt is MSI or INTx. 1b =  MSI, 0b = INTx
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Valid": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "indicates whether read succeeded. 1b: success, 0b: no interrupt to read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 344,
},
"Root_Port_interrupt_FIFO_read_register_2": {"description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP in this register.",
"address_offset": "0x15C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Message_Data": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "payload for MSI messages
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 348,
},
"VSEC_Capability_register_2": {"description": "VSEC capability register allows the memory space for the core to appear as though it is part of underlying PCIe configuration space.",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_Capability_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "PCI-SG defined ID identifying this enhanced capability as a Vendor-specific cabalility. HARDCODED to 0x000b
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Capability_Version": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. HARDCODED to 0x01b
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Next_Capability_offset": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "12",
"desc": "offset of next capabilties.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 512,
},
"VSEC_Header_register_2": {"description": "provides a unique identifier for the layout and contents of the VSEC structure as well as revision and length.",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"VSEC_ID": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ID value identifying the nature and format of this VSEC structure.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "Version of this capability structure. Hardcoded to 0x0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VSEC_Lenght": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "11",
"desc": "Length of entire VSEC structure in bytes. Hardcoded to 0x038
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 516,
},
"AXIBAR2PCIEBAR_0U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 1.",
"address_offset": "0x210",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 528,
},
"AXIBAR2PCIEBAR_0L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 1.",
"address_offset": "0x214",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 532,
},
"AXIBAR2PCIEBAR_2U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 2.",
"address_offset": "0x218",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 536,
},
"AXIBAR2PCIEBAR_2L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 2.",
"address_offset": "0x21C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 540,
},
"AXIBAR2PCIEBAR_3U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 3.",
"address_offset": "0x220",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 544,
},
"AXIBAR2PCIEBAR_3L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 3.",
"address_offset": "0x224",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 548,
},
"AXIBAR2PCIEBAR_4U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 4.",
"address_offset": "0x228",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 552,
},
"AXIBAR2PCIEBAR_4L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 4.",
"address_offset": "0x22C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 556,
},
"AXIBAR2PCIEBAR_5U": {"description": "When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 5.",
"address_offset": "0x230",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Upper_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 560,
},
"AXIBAR2PCIEBAR_5L": {"description": "When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 5.",
"address_offset": "0x234",
"access": "read-write",
"size": "32",
"interface": "S_AXI_CTL",
"fields": {"Lower_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 564,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616456,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.167
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.174
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_pcie_0_S_AXI_CTL_CTL0": {"name": "axi_pcie_0",
"base": "0x10000000",
"high": "0x1FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI_CTL",
"type": "MEMORY",
"flags": "3",
"segment": "CTL0",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x67FFFFFF",
"size": "134217728",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "3",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"axi_pcie_0_S_AXI_BAR0": {"name": "axi_pcie_0",
"base": "0x80000000",
"high": "0xFFFFFFFF",
"size": "2147483648",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "BAR0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.175
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.178
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.179
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.181
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.182
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.184
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.185
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.187
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.188
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.190
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.190
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.193
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.197
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.198
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.961
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.962
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.965
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.965
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.966
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.966
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.972
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.973
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.996
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:07.996
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.026
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.027
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.044
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:11.044
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.067
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.067
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.074
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.074
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.095
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:14.095
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.118
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.118
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.124
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.125
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.141
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:17.142
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.164
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.164
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.170
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.170
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.187
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:20.187
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.211
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.212
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.229
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.229
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.230
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.231
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.234
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.253
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.269
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.270
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.295
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:23.295
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:26.322
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:26.324
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:26.358
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:26.358
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:37.900
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:37.917
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:37.946
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:37.947
!MESSAGE XSCT Command: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa -regs], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.188
!MESSAGE XSCT command with result: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/mb_preset_wrapper/export/mb_preset_wrapper/hw/mb_preset_wrapper.xsa -regs], Result: [null, mb_preset_wrapper_6]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.188
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.191
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.192
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.225
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.225
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.229
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:38.230
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.232
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.233
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.253
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.253
!MESSAGE XSCT Command: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/Debug/helloworld.elf], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.290
!MESSAGE XSCT command with result: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/helloworld/Debug/helloworld.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.375
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.392
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.392
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:27:41.403
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_helloworld-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:27:41.406
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.159
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.164
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.165
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.168
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:28:57.169
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\export\VC707_PCIEV3_vitisV3\sw\VC707_PCIEV3_vitisV3\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.169
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:28:57.172
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:05.795
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:05.823
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.398
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.399
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.400
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.406
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.406
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.412
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.413
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.430
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:36.430
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:39.456
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:39.457
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:39.489
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:39.489
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:51.005
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:51.811
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:29:51.814
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:04.699
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-378

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:04.720
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-378

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.728
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.734
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.735
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.782
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A (closed)
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.784
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.784
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.786
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.789
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.790
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.796
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A (closed)
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:05.796
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A (closed)" && level==1}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:08.815
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A (closed)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:11.828
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A (closed)" && level==1}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:14.848
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A (closed)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:14.848
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:17.871
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:20.872
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:23.898
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-5: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.087
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.093
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.094
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.096
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:30:42.097
!MESSAGE Generating MD5 hash for file: D:\Tony\Downloads\RainbowGhost\Code\mircoBlaze_VC707_PCIeV3\VitisV3\VC707_PCIEV3_vitisV3\export\VC707_PCIEV3_vitisV3\sw\VC707_PCIEV3_vitisV3\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.098
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:42.100
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/sw/VC707_PCIEV3_vitisV3/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:53.637
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:30:53.666
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.398
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.400
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.400
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.409
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.415
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.415
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.432
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:24.433
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:27.456
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:27.457
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:27.489
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:27.490
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:39.024
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:39.834
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:31:39.841
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.892
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.894
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.901
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.901
!MESSAGE XSCT Command: [version -server], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.903
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.903
!MESSAGE XSCT Command: [version], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.904
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.905
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.910
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.911
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.928
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:04.929
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.951
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.952
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.959
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.976
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:07.976
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:10.999
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:11.000
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:11.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:11.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:11.025
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:11.025
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.048
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.049
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.054
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.055
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.072
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:14.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.096
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.096
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.103
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:17.120
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.146
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.147
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.164
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level == 0}], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.165
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.166
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.191
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.197
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203AF5A38A
  3  Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.198
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.214
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==1}], Result: [null,      2  xc7vx485t (idcode 33687093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:20.215
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:23.238
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A40311A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:23.238
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:23.270
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203AF5A38A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203AF5A38A-33687093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:23.272
!MESSAGE XSCT Command: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.827
!MESSAGE XSCT command with result: [fpga -file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.846
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.864
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.865
!MESSAGE XSCT Command: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -regs], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.885
!MESSAGE XSCT command with result: [loadhw -hw D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/VC707_PCIEV3_vitisV3/export/VC707_PCIEV3_vitisV3/hw/mb_preset_wrapper.xsa -regs], Result: [null, mb_preset_wrapper_3]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.887
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.889
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.889
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.907
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.907
!MESSAGE XSCT Command: [rst -system], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.910
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:34.912
!MESSAGE XSCT Command: [after 3000], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:37.914
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:37.915
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:37.935
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:37.935
!MESSAGE XSCT Command: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/Debug/xaxipcie_rc_enumerate_example_1.elf], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:38.018
!MESSAGE XSCT command with result: [dow D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/VitisV3/xaxipcie_rc_enumerate_example_1/Debug/xaxipcie_rc_enumerate_example_1.elf], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:38.085
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:38.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:38.101
!MESSAGE XSCT Command: [con], Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:38.111
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4: Launching Debugger_xaxipcie_rc_enumerate_example_1-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-03-06 23:32:38.112
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:51.758
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-450

!ENTRY com.xilinx.sdk.utils 0 0 2023-03-06 23:32:51.762
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-450
