$date
	Thu Sep 21 10:41:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bit6_tb $end
$var wire 1 ! s2 $end
$var wire 1 " s1 $end
$var wire 1 # cout2 $end
$var wire 1 $ cout1 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$var reg 1 ) e $end
$var reg 1 * f $end
$scope module b1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ) e $end
$var wire 1 * f $end
$var wire 1 ! s2 $end
$var wire 1 " s1 $end
$var wire 1 # cout2 $end
$var wire 1 $ cout1 $end
$scope module f1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' cin $end
$var wire 1 $ cout $end
$var wire 1 " s $end
$upscope $end
$scope module f2 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * cin $end
$var wire 1 # cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1*
#40
1#
1)
1(
#60
0#
0!
0*
0)
0(
#80
1#
1$
1*
1)
1'
1%
#100
0#
0$
0*
0)
0'
0%
#120
1$
1#
1!
1*
1)
1(
1'
1&
#140
1"
1%
#160
