# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000256 512 5 1110 75136 1.54438 1.77549 54.6083 52.4448 110.453 110.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1690 0.000256 512 5 1110 75136 1.54525 1.77238 51.9883 52.4604 107.848 107.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1690 0.000256 512 5 1110 75136 1.54624 1.77158 51.3084 52.5097 107.22 107.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1690 0.000256 512 5 1110 75136 1.46163 1.76986 167.944 52.4638 223.721 223.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000256 512 5 1110 75168 1.55261 1.77971 67.3819 52.5748 123.372 123.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1690 0.000256 512 5 1110 75168 1.55165 1.77808 65.3559 52.5322 121.3 121.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1690 0.000256 512 5 1110 75168 1.55539 1.77766 64.7331 52.5768 120.731 120.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1690 0.000256 512 5 1110 75168 1.55565 1.77658 125.494 52.5219 181.434 181.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000256 512 5 1110 75040 1.53802 1.77286 70.5925 52.5008 126.488 126.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1690 0.000256 512 5 1110 75040 1.54045 1.77472 67.4258 52.4881 123.313 123.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1690 0.000256 512 5 1110 75040 1.54106 1.77258 66.9143 52.4588 122.77 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1690 0.000256 512 5 1110 75040 1.46432 1.77181 155.465 52.4382 211.227 211.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000256 512 5 1110 75072 1.5401 1.77152 64.958 52.5319 120.884 120.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1690 0.000256 512 5 1110 75072 1.54298 1.77347 63.4113 52.4708 119.286 119.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1690 0.000256 512 5 1110 75072 1.53613 1.77306 62.2394 52.5299 118.164 118.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1690 0.000256 512 5 1110 75072 1.45402 1.77299 164.902 52.523 220.732 220.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000256 512 5 1110 75200 1.55869 1.7785 66.2816 52.5159 122.214 122.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1690 0.000256 512 5 1110 75200 1.56426 1.78038 64.7038 52.5051 120.637 120.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1690 0.000256 512 5 1110 75200 1.55885 1.7769 63.5484 52.5056 119.471 119.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1690 0.000256 512 5 1110 75200 1.46842 1.77971 165.045 52.5664 220.939 221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000256 512 5 1110 75040 1.54128 1.77152 67.5107 52.502 123.409 123.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1690 0.000256 512 5 1110 75040 1.54214 1.77357 64.6949 52.5 120.594 120.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1690 0.000256 512 5 1110 75040 1.54387 1.77117 64.05 52.5445 119.993 120.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1690 0.000256 512 5 1110 75040 1.5401 1.77043 92.41 52.4855 148.288 148.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000256 512 5 1110 75120 1.55469 1.77562 68.5678 52.5797 124.567 124.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1690 0.000256 512 5 1110 75120 1.55443 1.77616 65.0216 52.5299 120.966 121.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1690 0.000256 512 5 1110 75120 1.55114 1.77555 64.2454 52.5215 120.178 120.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1690 0.000256 512 5 1110 75120 1.55754 1.77578 90.9926 52.5729 146.986 147.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000256 512 5 1110 75008 1.54624 1.77267 66.8686 52.4543 122.728 122.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1690 0.000256 512 5 1110 75008 1.54573 1.77174 63.0847 52.418 118.903 118.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1690 0.000256 512 5 1110 75008 1.54253 1.77357 62.4312 52.4742 118.305 118.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1690 0.000256 512 5 1110 75008 1.54755 1.76982 87.8279 52.4168 143.649 143.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000256 512 5 1110 74496 1.54419 1.76384 65.8078 52.2923 121.497 121.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1690 0.000256 512 5 1110 74496 1.5401 1.76627 61.9766 52.2757 117.642 117.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1690 0.000256 512 5 1110 74496 1.54022 1.76742 60.2172 52.3257 115.934 116.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000256 512 5 1110 74800 1.54829 1.77078 71.7786 52.3161 127.496 127.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1690 0.000256 512 5 1110 74800 1.55171 1.77123 68.0722 52.3238 123.805 123.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1690 0.000256 512 5 1110 74800 1.54624 1.77318 67.0708 52.3582 122.83 122.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000256 512 5 1110 74752 1.54454 1.77203 81.4771 52.5069 137.384 137.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1690 0.000256 512 5 1110 74752 1.54189 1.77744 69.7832 52.5031 125.691 125.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1690 0.000256 512 5 1110 74752 1.5471 1.77565 66.9276 52.5529 122.889 122.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 0.000256 512 5 1110 75200 1.5401 1.77971 56.1314 52.527 112.065 112.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1690 0.000256 512 5 1110 75200 1.54275 1.77363 53.7186 52.573 109.693 109.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1690 0.000256 512 5 1110 75200 1.54506 1.77475 52.674 52.5698 108.646 108.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1690 0.000256 512 5 1110 75200 1.46022 1.77379 165.545 52.5272 221.388 221.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000256 512 5 1110 75200 1.55427 1.7752 56.9089 52.531 112.854 112.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1690 0.000256 512 5 1110 75200 1.55238 1.77734 54.2319 52.5217 110.167 110.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1690 0.000256 512 5 1110 75200 1.55302 1.77971 53.5813 52.5823 109.576 109.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1690 0.000256 512 5 1110 75200 1.46643 1.77552 171.457 52.5166 227.298 227.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000256 512 5 1110 75168 1.54816 1.77562 57.1293 52.5599 113.095 113.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1690 0.000256 512 5 1110 75168 1.54077 1.77344 54.3999 52.5524 110.348 110.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1690 0.000256 512 5 1110 75168 1.54278 1.77357 52.9756 52.5145 108.892 108.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1690 0.000256 512 5 1110 75168 1.54624 1.77296 117.467 52.5595 173.428 173.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000256 512 5 1110 75152 1.55376 1.77562 57.6238 52.5803 113.613 113.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1690 0.000256 512 5 1110 75152 1.55085 1.77629 54.7594 52.5812 110.749 110.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1690 0.000256 512 5 1110 75152 1.55184 1.77549 53.5574 52.5798 109.545 109.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1690 0.000256 512 5 1110 75152 1.55226 1.77779 147.066 52.5345 203.013 203.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000256 512 5 1110 75008 1.54378 1.77078 58.2988 52.505 114.204 114.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1690 0.000256 512 5 1110 75008 1.54323 1.77152 54.8434 52.4602 110.699 110.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1690 0.000256 512 5 1110 75008 1.5441 1.77286 53.4751 52.4575 109.332 109.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1690 0.000256 512 5 1110 75008 1.45754 1.77123 157.934 52.5054 213.75 213.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000256 512 5 1110 75168 1.55267 1.77651 68.1681 52.5223 124.101 124.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1690 0.000256 512 5 1110 75168 1.55648 1.77389 65.853 52.5675 121.839 121.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1690 0.000256 512 5 1110 75168 1.55462 1.77747 64.7759 52.54 120.728 120.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1690 0.000256 512 5 1110 75168 1.55213 1.77562 94.1869 52.5243 150.12 150.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000256 512 5 1110 75040 1.54282 1.77357 66.6465 52.4511 122.497 122.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1690 0.000256 512 5 1110 75040 1.5401 1.77357 64.1265 52.4487 119.972 120.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1690 0.000256 512 5 1110 75040 1.54419 1.77158 63.0108 52.4497 118.862 118.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1690 0.000256 512 5 1110 75040 1.54256 1.76947 89.7003 52.4928 145.591 145.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000256 512 5 1110 75072 1.5401 1.772 70.7288 52.526 126.648 126.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1690 0.000256 512 5 1110 75072 1.54214 1.77152 65.1482 52.5324 121.077 121.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1690 0.000256 512 5 1110 75072 1.53757 1.76947 63.0237 52.5202 118.932 118.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1690 0.000256 512 5 1110 75072 1.54778 1.77107 108.231 52.5202 164.154 164.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000256 512 5 1110 75000 1.55878 1.77933 72.4783 52.5058 128.403 128.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1690 0.000256 512 5 1110 75000 1.5617 1.77779 65.6676 52.5164 121.606 121.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1690 0.000256 512 5 1110 75000 1.55997 1.77843 64.522 52.5015 120.446 120.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1690 0.000256 512 5 1110 75000 1.56365 1.77834 108.512 52.5706 164.509 164.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000256 512 5 1110 75040 1.54208 1.77347 71.2035 52.5025 127.103 127.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1690 0.000256 512 5 1110 75040 1.53616 1.77677 66.206 52.5292 122.132 122.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1690 0.000256 512 5 1110 75040 1.5424 1.77334 64.9686 52.493 120.86 120.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000256 512 5 1110 75120 1.5535 1.77366 71.1819 52.5689 127.163 127.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1690 0.000256 512 5 1110 75120 1.55523 1.77613 66.908 52.5791 122.904 122.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1690 0.000256 512 5 1110 75120 1.55568 1.77741 65.275 52.5386 121.232 121.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000256 512 5 1110 74752 1.54298 1.77002 67.3293 52.4276 123.152 123.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1690 0.000256 512 5 1110 74752 1.54829 1.77043 63.9044 52.4615 119.767 119.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1690 0.000256 512 5 1110 74752 1.54493 1.77101 62.6954 52.4724 118.567 118.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000256 512 5 1110 74496 1.53888 1.76803 73.9038 52.3333 129.625 129.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1690 0.000256 512 5 1110 74496 1.5401 1.76333 67.8051 52.3297 123.521 123.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1690 0.000256 512 5 1110 74496 1.54419 1.76554 64.9155 52.2845 120.594 120.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000256 512 5 1110 74400 1.54246 1.7688 78.5449 52.354 134.294 134.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1690 0.000256 512 5 1110 74400 1.54538 1.77165 72.6831 52.3486 128.431 128.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1690 0.000256 512 5 1110 74400 1.54797 1.77389 70.1095 52.3137 125.826 125.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000256 512 5 1110 74752 1.54592 1.77398 72.4546 52.5055 128.362 128.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1690 0.000256 512 5 1110 74752 1.54941 1.7729 67.926 52.5103 123.84 123.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000256 512 5 1120 75200 1.54176 1.77245 53.7966 52.578 109.77 109.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1690 0.000256 512 5 1120 75200 1.54214 1.77603 51.3598 52.5275 107.289 107.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1690 0.000256 512 5 1120 75200 1.54202 1.77357 50.7437 52.5254 106.67 106.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1690 0.000256 512 5 1120 75200 1.4655 1.77389 151.942 52.5219 207.788 207.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000256 512 5 1120 75200 1.55434 1.77792 60.6494 52.5437 116.611 116.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1690 0.000256 512 5 1120 75200 1.55238 1.7793 57.9635 52.5731 113.952 114.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1690 0.000256 512 5 1120 75200 1.55443 1.77562 56.5842 52.5732 112.576 112.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1690 0.000256 512 5 1120 75200 1.55034 1.77562 139.622 52.528 195.561 195.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000256 512 5 1120 75168 1.5401 1.77418 57.3107 52.514 113.225 113.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1690 0.000256 512 5 1120 75168 1.53984 1.77379 54.3815 52.5176 110.295 110.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1690 0.000256 512 5 1120 75168 1.54214 1.77194 53.1722 52.5588 109.128 109.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1690 0.000256 512 5 1120 75168 1.46432 1.77366 154.538 52.5563 210.413 210.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000256 512 5 1120 75152 1.55296 1.77702 58.2434 52.528 114.186 114.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1690 0.000256 512 5 1120 75152 1.55648 1.7745 54.3743 52.5793 110.369 110.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1690 0.000256 512 5 1120 75152 1.55072 1.77706 53.6865 52.5706 109.669 109.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1690 0.000256 512 5 1120 75152 1.55622 1.77594 82.8294 52.5693 138.812 138.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000256 512 5 1120 75008 1.54771 1.77146 56.3056 52.4723 112.18 112.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1690 0.000256 512 5 1120 75008 1.5424 1.77366 53.9631 52.4999 109.861 109.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1690 0.000256 512 5 1120 75008 1.54749 1.76902 51.7036 52.5103 107.613 107.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1690 0.000256 512 5 1120 75008 1.5504 1.77091 81.8579 52.4625 137.723 137.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000256 512 5 1120 75168 1.55629 1.77971 73.1341 52.534 129.087 129.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1690 0.000256 512 5 1120 75168 1.55107 1.78176 67.1191 52.5678 123.109 123.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1690 0.000256 512 5 1120 75168 1.55254 1.77859 65.554 52.5757 121.545 121.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1690 0.000256 512 5 1120 75168 1.55443 1.77571 103.93 53.0309 160.376 160.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000256 512 5 1120 74880 1.53718 1.76992 51.9194 52.3943 107.705 107.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1690 0.000256 512 5 1120 74880 1.54016 1.76947 49.2407 52.4373 105.071 105.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1690 0.000256 512 5 1120 74880 1.54563 1.77152 48.2617 52.4213 104.083 104.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1690 0.000256 512 5 1120 74880 1.53805 1.76947 60.8437 52.4355 116.671 116.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000256 512 5 1120 75040 1.54243 1.77357 72.2384 52.4978 128.132 128.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1690 0.000256 512 5 1120 75040 1.54182 1.77334 66.6189 52.4892 122.509 122.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1690 0.000256 512 5 1120 75040 1.54099 1.77334 64.7053 52.4972 120.604 120.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000256 512 5 1120 74880 1.5401 1.77094 50.0763 52.3966 105.87 105.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1690 0.000256 512 5 1120 74880 1.54579 1.76909 47.8357 52.4476 103.689 103.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1690 0.000256 512 5 1120 74880 1.53597 1.76806 47.8095 52.4033 103.602 103.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000256 512 5 1120 75072 1.5384 1.77338 66.7704 52.5274 122.691 122.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1690 0.000256 512 5 1120 75072 1.54077 1.77306 62.0149 52.4836 117.895 117.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1690 0.000256 512 5 1120 75072 1.53805 1.77376 60.7617 52.4923 116.648 116.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000256 512 5 1120 74496 1.54118 1.77021 47.1996 52.2861 102.881 102.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1690 0.000256 512 5 1120 74496 1.54512 1.76419 45.0164 52.2906 100.701 100.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1690 0.000256 512 5 1120 74496 1.54554 1.76742 44.6529 52.2926 100.342 100.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000256 512 5 1120 75000 1.55888 1.77542 68.4626 52.5181 124.396 124.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1690 0.000256 512 5 1120 75000 1.55981 1.77971 65.3599 52.5233 121.307 121.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1690 0.000256 512 5 1120 75000 1.56426 1.77766 64.1115 52.5159 120.05 120.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000256 512 5 1120 74400 1.54547 1.77322 48.3527 52.3051 104.06 104.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1690 0.000256 512 5 1120 74400 1.54502 1.77123 47.872 52.3516 103.622 103.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1690 0.000256 512 5 1120 74400 1.5472 1.7719 47.2556 52.3625 103.024 103.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000256 512 5 1120 75040 1.54141 1.77082 85.8886 52.4923 141.778 141.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1690 0.000256 512 5 1120 75040 1.54061 1.77267 72.3999 52.5458 128.343 128.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1690 0.000256 512 5 1120 75040 1.54026 1.77152 69.2917 52.4936 125.179 125.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000256 512 5 1120 74368 1.53994 1.76566 55.3533 52.2661 111.009 111.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1690 0.000256 512 5 1120 74368 1.53626 1.76464 50.1064 52.3177 105.807 105.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1690 0.000256 512 5 1120 74368 1.53523 1.7657 47.4706 52.3076 103.163 103.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000256 512 5 1120 75120 1.55443 1.77382 83.6313 52.522 139.566 139.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1690 0.000256 512 5 1120 75120 1.55581 1.77718 71.5698 52.577 127.566 127.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1690 0.000256 512 5 1120 75120 1.55443 1.77482 68.8972 52.5307 124.841 124.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000256 512 5 1120 74880 1.5384 1.77155 56.9165 52.4365 112.747 112.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1690 0.000256 512 5 1120 74880 1.54429 1.76947 50.3266 52.4876 106.21 106.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1690 0.000256 512 5 1120 74880 1.5401 1.77085 47.9676 52.498 103.864 103.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000256 512 5 1120 74752 1.54266 1.7679 80.7936 52.4142 136.605 136.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1690 0.000256 512 5 1120 74752 1.54419 1.77142 70.0933 52.4672 125.958 126.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1690 0.000256 512 5 1120 74752 1.54451 1.77005 67.622 52.4166 123.433 123.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000256 512 5 1120 74752 1.54499 1.77094 55.2091 52.5054 111.115 111.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1690 0.000256 512 5 1120 74752 1.54624 1.7713 49.4773 52.5033 105.379 105.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1690 0.000256 512 5 1120 74752 1.54704 1.77357 47.3018 52.5398 103.245 103.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000256 512 5 1120 74496 1.54419 1.76822 71.3102 52.3346 127.043 127.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1690 0.000256 512 5 1120 74496 1.5401 1.76736 66.1257 52.2861 121.804 121.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000256 512 5 1120 74496 1.54624 1.77184 49.9697 52.4159 105.787 105.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1690 0.000256 512 5 1120 74496 1.54349 1.76963 47.1818 52.4577 103.036 103.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000256 512 5 1120 74400 1.54784 1.77357 74.4598 52.3142 130.181 130.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1690 0.000256 512 5 1120 74400 1.54592 1.77155 72.9433 52.3004 128.646 128.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000256 512 5 1120 74400 1.54214 1.77344 54.3622 52.496 110.256 110.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1690 0.000256 512 5 1120 74400 1.54339 1.76954 52.867 52.4476 108.712 108.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000256 512 5 1128 75136 1.54419 1.77395 54.439 52.5271 110.369 110.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1690 0.000256 512 5 1128 75136 1.54096 1.7712 51.8705 52.5733 107.838 107.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1690 0.000256 512 5 1128 75136 1.54214 1.77296 50.5444 52.5241 106.466 106.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1690 0.000256 512 5 1128 75136 1.54502 1.77606 94.094 52.5737 150.071 150.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000256 512 5 1128 75120 1.55075 1.77914 57.5304 52.6487 113.593 113.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1690 0.000256 512 5 1128 75120 1.55238 1.77786 54.7615 52.5693 110.745 110.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1690 0.000256 512 5 1128 75120 1.55418 1.77766 53.5186 52.5697 109.502 109.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1690 0.000256 512 5 1128 75120 1.46909 1.77805 150.7 52.5664 206.597 206.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000256 512 5 1128 75072 1.54042 1.77322 56.8865 52.515 112.798 112.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1690 0.000256 512 5 1128 75072 1.54461 1.77357 53.1503 52.5139 109.066 109.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1690 0.000256 512 5 1128 75072 1.54621 1.77357 52.5169 52.5011 108.422 108.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1690 0.000256 512 5 1128 75072 1.54557 1.77424 81.6879 52.5211 137.611 137.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000256 512 5 1128 74880 1.54144 1.77178 37.6826 52.5244 93.6041 93.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1690 0.000256 512 5 1128 74880 1.53789 1.77002 35.8874 52.5212 91.7996 91.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1690 0.000256 512 5 1128 74880 1.5401 1.77242 35.1582 52.5252 91.0802 91.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1690 0.000256 512 5 1128 74880 1.54157 1.77238 48.8605 52.526 104.783 104.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000256 512 5 1128 75152 1.55443 1.77357 65.2117 52.5298 121.153 121.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1690 0.000256 512 5 1128 75152 1.55334 1.77923 58.5155 52.5293 114.461 114.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1690 0.000256 512 5 1128 75152 1.55238 1.77651 55.0933 52.5727 111.079 111.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1690 0.000256 512 5 1128 75152 1.55552 1.7744 91.3941 52.5355 147.345 147.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000256 512 5 1128 75040 1.54214 1.77075 43.0564 52.5291 98.9808 99.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1690 0.000256 512 5 1128 75040 1.5439 1.7728 38.2936 52.5433 94.2378 94.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1690 0.000256 512 5 1128 75040 1.54016 1.76979 36.3975 52.4787 92.2704 92.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1690 0.000256 512 5 1128 75040 1.54624 1.77363 53.2476 52.5413 109.194 109.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000256 512 5 1128 75008 1.54714 1.76992 61.983 52.5026 117.889 117.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1690 0.000256 512 5 1128 75008 1.54576 1.77123 55.8279 52.4606 111.688 111.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1690 0.000256 512 5 1128 75008 1.5456 1.76944 52.327 52.5108 108.238 108.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000256 512 5 1128 74752 1.54301 1.77226 40.347 52.4125 96.157 96.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1690 0.000256 512 5 1128 74752 1.54374 1.76902 36.8428 52.4201 92.6567 92.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1690 0.000256 512 5 1128 74752 1.54624 1.77152 35.5553 52.4244 91.3824 91.4555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000256 512 5 1128 75024 1.55066 1.77734 70.3451 52.5441 126.299 126.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1690 0.000256 512 5 1128 75024 1.55386 1.78003 65.9271 52.5162 121.857 121.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1690 0.000256 512 5 1128 75024 1.5543 1.77773 64.5203 52.5757 120.514 120.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000256 512 5 1128 74592 1.53936 1.77152 50.3436 52.3754 106.111 106.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1690 0.000256 512 5 1128 74592 1.53805 1.77059 47.9457 52.4349 103.772 103.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1690 0.000256 512 5 1128 74592 1.54054 1.77126 47.7457 52.3874 103.529 103.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000256 512 5 1128 74880 1.54051 1.77149 67.6475 52.4576 123.503 123.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1690 0.000256 512 5 1128 74880 1.53696 1.77146 63.267 52.486 119.145 119.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1690 0.000256 512 5 1128 74880 1.54189 1.77328 62.1704 52.4477 118.016 118.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000256 512 5 1128 74560 1.53805 1.76742 47.751 52.4452 103.585 103.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1690 0.000256 512 5 1128 74560 1.53805 1.77171 46.3272 52.9086 102.628 102.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1690 0.000256 512 5 1128 74560 1.54419 1.76765 46.0081 52.3943 101.799 101.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000256 512 5 1128 74880 1.54198 1.7744 83.2075 52.4691 139.078 139.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1690 0.000256 512 5 1128 74880 1.53347 1.77341 69.9583 52.485 125.833 125.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1690 0.000256 512 5 1128 74880 1.53933 1.77187 66.6551 52.527 122.577 122.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000256 512 5 1128 74496 1.54218 1.76848 53.8968 52.3384 109.626 109.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1690 0.000256 512 5 1128 74496 1.54176 1.76611 48.8061 52.29 104.488 104.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1690 0.000256 512 5 1128 74496 1.54227 1.7656 46.0039 52.2751 101.673 101.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000256 512 5 1128 75000 1.56266 1.78074 83.6864 52.5146 139.631 139.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1690 0.000256 512 5 1128 75000 1.56272 1.78173 71.8397 52.5675 127.834 127.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1690 0.000256 512 5 1128 75000 1.55648 1.77926 69.223 52.525 125.169 125.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000256 512 5 1128 74400 1.54214 1.7729 56.5219 52.3134 112.236 112.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1690 0.000256 512 5 1128 74400 1.54829 1.77146 50.1362 52.3652 105.907 105.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1690 0.000256 512 5 1128 74400 1.54861 1.77363 48.1238 52.3235 103.852 103.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000256 512 5 1128 75040 1.5401 1.77152 80.1066 52.542 136.042 136.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1690 0.000256 512 5 1128 75040 1.54234 1.77251 71.1599 52.538 127.095 127.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1690 0.000256 512 5 1128 75040 1.5431 1.77398 69.0038 52.4895 124.89 124.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000256 512 5 1128 74368 1.53741 1.76947 53.2233 52.3056 108.917 108.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1690 0.000256 512 5 1128 74368 1.53421 1.76333 50.0756 52.305 105.76 105.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1690 0.000256 512 5 1128 74368 1.53635 1.76384 47.7322 52.275 103.392 103.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000256 512 5 1128 74880 1.55642 1.77738 75.3521 52.5806 131.349 131.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1690 0.000256 512 5 1128 74880 1.55171 1.77581 70.3809 52.5847 126.382 126.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1690 0.000256 512 5 1128 74880 1.55341 1.77766 68.013 52.583 124.013 124.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000256 512 5 1128 74400 1.54595 1.76925 52.8712 52.4524 108.72 108.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1690 0.000256 512 5 1128 74400 1.54214 1.76877 49.7948 52.4459 105.634 105.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1690 0.000256 512 5 1128 74400 1.53968 1.77101 47.9662 52.4982 103.86 103.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000256 512 5 1128 74752 1.54694 1.77152 73.5171 52.4563 129.377 129.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1690 0.000256 512 5 1128 74752 1.54221 1.77341 69.1814 52.4215 125.004 125.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000256 512 5 1128 74752 1.54496 1.77366 51.5859 52.5045 107.491 107.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1690 0.000256 512 5 1128 74752 1.54717 1.77562 48.9992 52.5487 104.953 105.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000256 512 5 1125 75200 1.54077 1.77795 60.4519 52.5768 116.43 116.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1690 0.000256 512 5 1125 75200 1.54554 1.77152 57.9444 52.5618 113.906 113.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1690 0.000256 512 5 1125 75200 1.5409 1.77034 56.4776 52.5557 112.431 112.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1690 0.000256 512 5 1125 75200 1.54432 1.77357 126.863 52.5111 182.774 182.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000256 512 5 1125 75200 1.55034 1.7775 54.9617 52.5613 110.934 111.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1690 0.000256 512 5 1125 75200 1.55594 1.77888 52.2615 52.5393 108.218 108.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1690 0.000256 512 5 1125 75200 1.55075 1.77766 51.0871 52.5279 107.028 107.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1690 0.000256 512 5 1125 75200 1.47085 1.78054 149.478 52.5298 205.342 205.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000256 512 5 1125 75040 1.53478 1.77197 36.075 52.4523 91.9167 91.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1690 0.000256 512 5 1125 75040 1.54256 1.77306 35.067 52.459 90.9262 91.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1690 0.000256 512 5 1125 75040 1.54214 1.77194 34.6375 52.4386 90.4733 90.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1690 0.000256 512 5 1125 75040 1.54214 1.77194 87.2045 52.4887 143.09 143.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000256 512 5 1125 75168 1.54614 1.77766 58.807 52.5201 114.733 114.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1690 0.000256 512 5 1125 75168 1.54394 1.77562 55.8228 52.5178 111.744 111.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1690 0.000256 512 5 1125 75168 1.54624 1.77939 53.7887 52.5569 109.754 109.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1690 0.000256 512 5 1125 75168 1.54419 1.77386 85.2501 52.5499 141.202 141.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000256 512 5 1125 75072 1.53955 1.77344 39.1624 52.5322 95.0868 95.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1690 0.000256 512 5 1125 75072 1.54214 1.77264 37.1727 52.4824 93.0529 93.1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1690 0.000256 512 5 1125 75072 1.54029 1.77357 36.247 52.4733 92.1159 92.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1690 0.000256 512 5 1125 75072 1.54291 1.77523 49.7775 52.4691 105.652 105.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000256 512 5 1125 75152 1.55354 1.77498 61.7266 52.5302 117.673 117.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1690 0.000256 512 5 1125 75152 1.55571 1.77574 55.7466 52.5417 111.705 111.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1690 0.000256 512 5 1125 75152 1.55328 1.77978 52.5241 52.5681 108.511 108.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1690 0.000256 512 5 1125 75152 1.55648 1.77414 89.2685 52.5295 145.211 145.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000256 512 5 1125 75040 1.54291 1.77264 41.0348 52.494 96.9285 96.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1690 0.000256 512 5 1125 75040 1.54291 1.77021 36.4528 52.496 92.3486 92.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1690 0.000256 512 5 1125 75040 1.54582 1.77562 34.8862 52.5292 90.8194 90.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1690 0.000256 512 5 1125 75040 1.54275 1.77357 51.953 52.4933 107.846 107.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000256 512 5 1125 75008 1.54742 1.77162 62.0626 52.4603 117.927 118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1690 0.000256 512 5 1125 75008 1.54579 1.76909 58.0276 52.4582 113.883 113.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1690 0.000256 512 5 1125 75008 1.54214 1.77421 55.2796 52.4999 111.182 111.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000256 512 5 1125 74752 1.54419 1.77421 41.338 52.407 97.1488 97.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1690 0.000256 512 5 1125 74752 1.54701 1.7697 39.3116 52.4055 95.119 95.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1690 0.000256 512 5 1125 74752 1.54816 1.77037 37.6339 52.4617 93.4969 93.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000256 512 5 1125 75168 1.55504 1.77741 71.4539 52.5152 127.384 127.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1690 0.000256 512 5 1125 75168 1.55558 1.78099 66.862 52.5296 122.812 122.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1690 0.000256 512 5 1125 75168 1.55034 1.77558 65.4388 52.5295 121.376 121.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000256 512 5 1125 74880 1.53805 1.76931 50.525 52.4265 106.342 106.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1690 0.000256 512 5 1125 74880 1.53859 1.7736 48.7447 52.3899 104.531 104.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1690 0.000256 512 5 1125 74880 1.54189 1.77392 48.4491 52.4293 104.278 104.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000256 512 5 1125 75040 1.54086 1.77258 67.8268 52.4572 123.682 123.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1690 0.000256 512 5 1125 75040 1.54419 1.77123 64.1024 52.4981 119.999 120.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1690 0.000256 512 5 1125 75040 1.54022 1.76954 62.7627 52.4534 118.609 118.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000256 512 5 1125 74880 1.54214 1.77357 48.0319 52.4524 103.883 103.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1690 0.000256 512 5 1125 74880 1.53805 1.77168 47.1014 52.4455 102.941 103.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1690 0.000256 512 5 1125 74880 1.54045 1.76947 46.546 52.3859 102.328 102.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000256 512 5 1125 75072 1.54291 1.77702 81.7161 52.5188 137.637 137.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1690 0.000256 512 5 1125 75072 1.54355 1.77088 69.6307 52.5214 125.549 125.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1690 0.000256 512 5 1125 75072 1.5393 1.77181 66.7088 52.5266 122.628 122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000256 512 5 1125 74496 1.54029 1.76422 53.8552 52.2933 109.534 109.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1690 0.000256 512 5 1125 74496 1.54253 1.76416 48.263 52.3373 103.99 104.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1690 0.000256 512 5 1125 74496 1.53862 2.02522 46.2431 52.2947 102.579 102.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000256 512 5 1125 75000 1.55866 1.7777 82.4836 52.5178 138.423 138.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1690 0.000256 512 5 1125 75000 1.56054 1.77526 71.4034 52.5214 127.343 127.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1690 0.000256 512 5 1125 75000 1.55722 1.7783 68.8533 52.5189 124.789 124.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000256 512 5 1125 74400 1.5425 1.76947 55.9951 52.3644 111.753 111.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1690 0.000256 512 5 1125 74400 1.54829 1.76829 50.1535 52.315 105.867 105.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1690 0.000256 512 5 1125 74400 1.54829 1.77549 48.0484 52.3115 103.767 103.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000256 512 5 1125 75040 1.54067 1.77152 76.7821 52.4915 132.67 132.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1690 0.000256 512 5 1125 75040 1.53853 1.77126 69.3628 52.5001 125.256 125.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1690 0.000256 512 5 1125 75040 1.54214 1.76995 66.9958 52.5403 122.933 123.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000256 512 5 1125 74368 1.53638 1.76464 51.8101 52.3143 107.506 107.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1690 0.000256 512 5 1125 74368 1.5401 1.76298 48.7809 52.263 104.43 104.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1690 0.000256 512 5 1125 74368 1.53786 1.76333 46.4741 52.264 102.122 102.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000256 512 5 1125 75120 1.55238 1.77619 74.7754 52.5661 130.756 130.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1690 0.000256 512 5 1125 75120 1.55258 1.77594 70.0104 52.535 125.957 126.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1690 0.000256 512 5 1125 75120 1.5568 1.77578 67.2633 52.5702 123.249 123.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000256 512 5 1125 74880 1.54035 1.7728 52.0991 52.4597 107.954 108.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1690 0.000256 512 5 1125 74880 1.54285 1.77389 49.3805 52.4962 105.278 105.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1690 0.000256 512 5 1125 74880 1.54083 1.77152 47.231 52.4573 103.08 103.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000256 512 5 1125 74752 1.54413 1.77181 75.1204 52.4501 130.968 131.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1690 0.000256 512 5 1125 74752 1.54451 1.77139 69.7408 52.4177 125.553 125.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000256 512 5 1125 74752 1.5441 1.77146 51.8861 52.4912 107.777 107.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1690 0.000256 512 5 1125 74752 1.54896 1.77248 49.5731 52.5104 105.486 105.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000256 512 5 1120 75200 1.54339 1.77498 53.168 52.5127 109.082 109.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1690 0.000256 512 5 1120 75200 1.54314 1.77373 50.9132 52.5654 106.877 106.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1690 0.000256 512 5 1120 75200 1.54467 1.77181 50.1987 52.5246 106.12 106.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1690 0.000256 512 5 1120 75200 1.5487 1.7737 75.7292 52.5717 131.708 131.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 0.000256 512 5 1120 75008 1.54518 1.77155 34.8029 52.4988 90.7008 90.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1690 0.000256 512 5 1120 75008 1.54774 1.77152 34.1411 52.4541 89.9978 90.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1690 0.000256 512 5 1120 75008 1.54621 1.77152 33.833 52.4628 89.6983 89.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1690 0.000256 512 5 1120 75008 1.54659 1.77347 47.4412 52.4647 103.308 103.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000256 512 5 1120 75200 1.5529 1.77805 55.0712 52.5284 111.013 111.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1690 0.000256 512 5 1120 75200 1.55392 1.77971 52.1753 52.5256 108.123 108.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1690 0.000256 512 5 1120 75200 1.55238 1.77562 50.6031 52.5346 106.545 106.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1690 0.000256 512 5 1120 75200 1.55578 1.77965 81.2805 52.5182 137.215 137.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000256 512 5 1120 75040 1.54006 1.7753 36.6052 52.4506 92.4576 92.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1690 0.000256 512 5 1120 75040 1.5401 1.76832 34.8037 52.4518 90.6494 90.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1690 0.000256 512 5 1120 75040 1.54058 1.77293 33.9585 52.451 89.8052 89.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1690 0.000256 512 5 1120 75040 1.54419 1.77261 47.0064 52.4889 102.898 102.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000256 512 5 1120 75168 1.54378 1.77482 60.9921 52.5581 116.951 117.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1690 0.000256 512 5 1120 75168 1.54448 1.77354 53.6189 52.5665 109.587 109.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1690 0.000256 512 5 1120 75168 1.54099 1.77597 50.9714 52.5208 106.893 106.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000256 512 5 1120 75072 1.53677 1.77242 38.6032 52.4852 94.4806 94.5545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1690 0.000256 512 5 1120 75072 1.54013 1.77459 35.539 52.4892 91.4269 91.4985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1690 0.000256 512 5 1120 75072 1.54419 1.77302 33.9979 52.535 89.9335 90.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000256 512 5 1120 75152 1.55443 1.776 57.7048 52.5742 113.692 113.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1690 0.000256 512 5 1120 75152 1.55648 1.77722 53.0924 52.5293 109.038 109.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1690 0.000256 512 5 1120 75152 1.55194 1.77357 50.9356 52.5664 106.91 106.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000256 512 5 1120 75040 1.5401 1.77562 37.7917 52.5322 93.7254 93.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1690 0.000256 512 5 1120 75040 1.54573 1.77357 35.4337 52.4948 91.3259 91.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1690 0.000256 512 5 1120 75040 1.54378 1.77402 34.1633 52.5285 90.0959 90.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000256 512 5 1120 74928 1.55574 1.77382 31.9488 52.5184 87.8775 87.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1690 0.000256 512 5 1120 74928 1.5575 1.77571 29.6156 52.5286 85.5586 85.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1690 0.000256 512 5 1120 74928 1.55024 1.77766 28.8713 52.5391 84.8209 84.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000256 512 5 1120 75008 1.54464 1.77203 57.3023 52.4625 113.163 113.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1690 0.000256 512 5 1120 75008 1.54269 1.77174 53.4082 52.9627 109.77 109.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1690 0.000256 512 5 1120 75008 1.54832 1.77126 57.9871 52.4637 113.853 113.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000256 512 5 1120 74752 1.54022 1.76998 37.9596 52.4207 93.7772 93.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1690 0.000256 512 5 1120 74752 1.54701 1.77101 36.1665 52.4621 92.0298 92.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1690 0.000256 512 5 1120 74752 1.54829 1.77133 37.9912 52.4253 93.8217 93.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000256 512 5 1120 74496 1.54115 1.76707 31.5746 52.3043 87.2706 87.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1690 0.000256 512 5 1120 74496 1.53878 1.76816 30.1973 52.331 85.9181 85.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1690 0.000256 512 5 1120 74496 1.54214 1.76675 31.9433 52.2836 87.6213 87.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000256 512 5 1120 75168 1.55245 1.78166 83.2471 52.5806 139.246 139.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1690 0.000256 512 5 1120 75168 1.5544 1.78013 70.2835 52.5805 126.283 126.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1690 0.000256 512 5 1120 75168 1.55274 1.77658 67.7079 52.5424 123.662 123.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000256 512 5 1120 74880 1.54202 1.76947 53.5724 52.3829 109.352 109.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1690 0.000256 512 5 1120 74880 1.54054 1.76947 49.5153 52.3886 105.297 105.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1690 0.000256 512 5 1120 74880 1.53859 1.76944 46.9674 52.3939 102.756 102.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000256 512 5 1120 74736 1.55238 1.77568 45.1493 52.4831 101.046 101.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1690 0.000256 512 5 1120 74736 1.55034 1.77562 42.5843 52.4331 98.4252 98.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1690 0.000256 512 5 1120 74736 1.55437 1.77334 41.6076 52.4811 97.4959 97.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000256 512 5 1120 75040 1.54746 1.77222 78.3651 52.5001 134.271 134.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1690 0.000256 512 5 1120 75040 1.54211 1.77245 68.8335 52.4594 124.69 124.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1690 0.000256 512 5 1120 75040 1.54202 1.77139 66.1938 52.4577 122.048 122.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000256 512 5 1120 74880 1.53901 1.77229 54.3453 52.3955 110.139 110.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1690 0.000256 512 5 1120 74880 1.53699 1.76966 48.341 52.4004 104.135 104.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1690 0.000256 512 5 1120 74880 1.54214 1.77146 46.0605 52.3948 101.853 101.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000256 512 5 1120 74880 1.53805 1.7735 44.0971 52.4878 99.9802 100.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1690 0.000256 512 5 1120 74880 1.54214 1.76998 42.6082 52.4991 98.5023 98.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1690 0.000256 512 5 1120 74880 1.54218 1.77011 40.7124 52.4964 96.6061 96.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000256 512 5 1120 75072 1.53984 1.77357 71.1755 52.4728 127.047 127.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1690 0.000256 512 5 1120 75072 1.54019 1.77344 66.8338 52.5376 122.764 122.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000256 512 5 1120 74496 1.54243 1.76742 49.6151 52.2975 105.309 105.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1690 0.000256 512 5 1120 74496 1.54141 1.76861 46.819 52.3306 102.544 102.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000256 512 5 1120 74880 1.54227 1.77152 44.3241 52.4707 100.196 100.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1690 0.000256 512 5 1120 74880 1.54419 1.77184 43.1104 52.4765 98.9861 99.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000256 512 5 1120 75000 1.56058 1.77792 74.775 52.5538 130.751 130.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1690 0.000256 512 5 1120 75000 1.56093 1.78307 69.7201 52.5573 125.704 125.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000256 512 5 1120 74400 1.54419 1.76947 51.265 52.3643 107.027 107.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1690 0.000256 512 5 1120 74400 1.54419 1.77226 49.1645 52.3604 104.927 104.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000256 512 5 1120 74400 1.56554 1.77203 44.4271 52.2924 100.144 100.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1690 0.000256 512 5 1120 74400 1.55853 1.77274 44.0852 52.2916 99.7935 99.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000256 512 5 1120 75040 1.54394 1.77562 70.8876 52.484 126.774 126.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1690 0.000256 512 5 1120 75040 1.54406 1.7751 67.5804 52.5301 123.508 123.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000256 512 5 1120 74368 1.536 1.76374 50.0314 52.2715 105.686 105.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1690 0.000256 512 5 1120 74368 1.53651 1.76182 47.2635 52.2675 102.91 102.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000256 512 5 1120 73920 1.5329 1.76106 42.1081 52.1954 97.6801 97.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1690 0.000256 512 5 1120 73920 1.536 1.76134 41.068 52.177 96.6267 96.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000256 512 5 1120 75120 1.55443 1.77754 72.4642 52.5198 128.399 128.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1690 0.000256 512 5 1120 75120 1.55443 1.77453 68.0919 52.5718 124.079 124.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000256 512 5 1120 74880 1.54259 1.7719 50.8936 52.5 106.791 106.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1690 0.000256 512 5 1120 74880 1.5455 1.76947 48.776 52.4933 104.667 104.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000256 512 5 1120 74880 1.55398 1.77357 43.3139 52.5815 99.305 99.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1690 0.000256 512 5 1120 74880 1.56058 1.77587 42.4205 52.5803 98.4189 98.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000256 512 5 1120 74752 1.54419 1.77152 69.7449 52.4175 125.563 125.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1690 0.000256 512 5 1120 74752 1.54208 1.77437 68.2849 52.4619 124.148 124.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000256 512 5 1120 74752 1.54624 1.77766 51.3179 52.5477 107.272 107.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1690 0.000256 512 5 1120 74752 1.54557 1.77322 49.84 52.5108 105.752 105.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000256 512 5 1120 74496 1.54858 1.7713 43.0484 52.4172 98.8689 98.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1690 0.000256 512 5 1120 74496 1.54624 1.77267 42.3337 52.4661 98.2026 98.2735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000256 512 5 1120 75136 1.54234 1.77261 55.18 52.5632 111.139 111.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1690 0.000256 512 5 1120 75136 1.54374 1.77245 52.3751 52.5259 108.302 108.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1690 0.000256 512 5 1120 75136 1.54419 1.77222 50.9845 52.5134 106.896 106.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1690 0.000256 512 5 1120 75136 1.54627 1.77357 81.6546 52.5702 137.626 137.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 0.000256 512 5 1120 75008 1.5409 1.77331 36.7841 52.5045 92.6869 92.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1690 0.000256 512 5 1120 75008 1.54483 1.77014 35.0142 52.5096 90.9234 90.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1690 0.000256 512 5 1120 75008 1.54829 1.76947 33.9681 52.5021 89.872 89.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1690 0.000256 512 5 1120 75008 1.54835 1.76938 47.2476 52.4687 103.115 103.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000256 512 5 1120 75120 1.55424 1.77949 61.1829 52.515 117.114 117.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1690 0.000256 512 5 1120 75120 1.55443 1.77478 57.5388 52.5664 113.517 113.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1690 0.000256 512 5 1120 75120 1.55434 1.77699 54.5323 52.5737 110.522 110.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000256 512 5 1120 74880 1.5416 1.77357 40.6148 52.4951 96.5109 96.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1690 0.000256 512 5 1120 74880 1.54419 1.77562 38.4054 52.4498 94.2592 94.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1690 0.000256 512 5 1120 74880 1.54387 1.7712 36.7065 52.497 92.6035 92.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000256 512 5 1120 74880 1.55789 1.77952 34.2847 52.5191 90.2254 90.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1690 0.000256 512 5 1120 74880 1.54954 1.77766 31.3792 52.5691 87.3547 87.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1690 0.000256 512 5 1120 74880 1.54525 1.77526 30.5841 52.5302 86.5155 86.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000256 512 5 1120 75072 1.54048 1.7752 58.2941 52.5636 114.254 114.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1690 0.000256 512 5 1120 75072 1.5425 1.77216 52.6683 52.5238 108.591 108.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1690 0.000256 512 5 1120 75072 1.54352 1.77466 50.989 52.5589 106.949 107.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000256 512 5 1120 74880 1.53862 1.77152 37.8568 52.4836 93.734 93.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1690 0.000256 512 5 1120 74880 1.54118 1.77894 35.7791 52.4867 91.6684 91.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1690 0.000256 512 5 1120 74880 1.54416 1.77411 34.2528 52.4714 90.1286 90.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000256 512 5 1120 74592 1.53437 1.76947 31.5534 52.4302 87.3726 87.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1690 0.000256 512 5 1120 74592 1.5401 1.77152 29.5109 52.4314 85.3363 85.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1690 0.000256 512 5 1120 74592 1.53613 1.76982 31.1572 52.3963 86.9455 87.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000256 512 5 1120 75040 1.55408 1.77562 77.7472 52.5336 133.691 133.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1690 0.000256 512 5 1120 75040 1.55427 1.77965 64.5076 52.5814 120.512 120.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1690 0.000256 512 5 1120 75040 1.55267 1.77357 58.6232 52.5747 114.607 114.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000256 512 5 1120 74816 1.54016 1.77178 50.1264 52.5356 106.058 106.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1690 0.000256 512 5 1120 74816 1.54214 1.77206 44.726 52.5387 100.662 100.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1690 0.000256 512 5 1120 74816 1.5401 1.77098 38.6713 52.5368 94.6023 94.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000256 512 5 1120 74928 1.55469 1.77699 42.6621 52.5694 98.6449 98.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1690 0.000256 512 5 1120 74928 1.55443 1.77514 35.9134 52.5797 91.9059 91.9818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1690 0.000256 512 5 1120 74928 1.55488 1.7776 32.0738 52.9958 88.4846 88.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000256 512 5 1120 75008 1.55002 1.77645 73.1682 52.4626 129.043 129.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1690 0.000256 512 5 1120 75008 1.54403 1.77213 61.5372 52.505 117.442 117.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1690 0.000256 512 5 1120 75008 1.54624 1.7688 57.1067 52.5133 113.024 113.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000256 512 5 1120 74752 1.54426 1.77139 47.3546 52.4649 103.217 103.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1690 0.000256 512 5 1120 74752 1.54419 1.77238 42.3978 52.4575 98.2569 98.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1690 0.000256 512 5 1120 74752 1.54784 1.76966 37.8108 52.4254 93.6396 93.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000256 512 5 1120 74496 1.54192 1.76595 38.4392 52.329 94.163 94.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1690 0.000256 512 5 1120 74496 1.53373 1.76538 34.5698 52.3336 90.2858 90.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1690 0.000256 512 5 1120 74496 1.53597 1.76717 31.1788 52.3001 86.8639 86.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000256 512 5 1120 75024 1.55274 1.77766 75.2591 52.5702 131.248 131.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1690 0.000256 512 5 1120 75024 1.55568 1.77747 69.9051 52.5409 125.86 125.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1690 0.000256 512 5 1120 75024 1.55069 1.78189 67.7939 52.5283 123.738 123.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000256 512 5 1120 74592 1.54077 1.77258 52.4642 52.3911 108.25 108.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1690 0.000256 512 5 1120 74592 1.5399 1.77021 49.5249 52.3957 105.313 105.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1690 0.000256 512 5 1120 74592 1.54243 1.77069 47.4012 52.3864 103.184 103.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000256 512 5 1120 74736 1.55014 1.77152 46.3606 52.4367 102.202 102.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1690 0.000256 512 5 1120 74736 1.54829 1.77395 44.1264 52.4404 99.9735 100.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1690 0.000256 512 5 1120 74736 1.54848 1.7753 42.025 52.4255 97.8569 97.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000256 512 5 1120 74304 1.54 1.77142 41.4007 52.4994 97.2955 97.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1690 0.000256 512 5 1120 74304 1.54381 1.77152 39.5171 52.5251 95.4388 95.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1690 0.000256 512 5 1120 74304 1.54166 1.77312 39.2342 52.5323 95.167 95.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000256 512 5 1120 74880 1.54298 1.7705 74.0322 52.4569 129.886 129.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1690 0.000256 512 5 1120 74880 1.54221 1.77126 68.7169 52.4475 124.561 124.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000256 512 5 1120 74560 1.54058 1.76947 51.0017 52.4457 106.845 106.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1690 0.000256 512 5 1120 74560 1.54061 1.7705 48.9367 52.4394 104.77 104.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000256 512 5 1120 74400 1.54214 1.77309 44.5996 52.4385 100.437 100.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1690 0.000256 512 5 1120 74400 1.54064 1.77357 44.3593 52.4987 100.26 100.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000256 512 5 1120 74240 1.54266 1.76787 40.5402 52.2783 96.214 96.2887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1690 0.000256 512 5 1120 74240 1.54214 1.77136 38.9495 52.3308 94.6758 94.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000256 512 5 1120 74880 1.53949 1.77152 70.8632 52.4829 126.741 126.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1690 0.000256 512 5 1120 74880 1.54522 1.77213 66.8256 52.9948 123.219 123.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000256 512 5 1120 74496 1.54394 1.76742 49.6755 52.2868 105.356 105.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1690 0.000256 512 5 1120 74496 1.54384 1.76749 47.3281 52.3311 103.055 103.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000256 512 5 1120 74304 1.53891 1.77309 42.1435 52.4844 98.0247 98.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1690 0.000256 512 5 1120 74304 1.54419 1.77152 40.409 52.4845 96.2878 96.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000256 512 5 1120 74496 1.55005 1.77357 39.1555 52.4595 95.0203 95.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1690 0.000256 512 5 1120 74496 1.54682 1.77562 37.908 52.4192 93.7292 93.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000256 512 5 1120 75000 1.55651 1.77971 72.1151 52.5065 128.045 128.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1690 0.000256 512 5 1120 75000 1.56077 1.77779 69.9482 52.5182 125.887 125.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000256 512 5 1120 74400 1.54426 1.7712 52.5704 52.3637 108.33 108.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1690 0.000256 512 5 1120 74400 1.54778 1.77117 49.8813 52.3682 105.655 105.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000256 512 5 1120 74400 1.56214 1.77152 43.7407 52.2474 99.4061 99.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1690 0.000256 512 5 1120 74400 1.56077 1.77485 43.2137 52.2459 98.8779 98.9512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000256 512 5 1120 74400 1.5401 1.77152 41.0644 52.4566 96.919 96.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1690 0.000256 512 5 1120 74400 1.54429 1.77517 40.2706 52.4506 96.1244 96.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000256 512 5 1152 75008 1.5401 1.77197 62.5643 52.5324 118.49 118.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1690 0.000256 512 5 1152 75008 1.54214 1.77162 55.2691 52.5209 111.187 111.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1690 0.000256 512 5 1152 75008 1.54614 1.77155 52.5193 52.569 108.489 108.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000256 512 5 1152 74880 1.54675 1.76822 39.5921 52.5054 95.497 95.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1690 0.000256 512 5 1152 74880 1.544 1.77331 36.6905 52.4646 92.5548 92.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1690 0.000256 512 5 1152 74880 1.54234 1.77133 35.0858 52.4984 90.9801 91.0541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 0.000256 512 5 1152 74880 1.536 1.77187 32.8521 52.4843 88.7305 88.8048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1690 0.000256 512 5 1152 74880 1.5431 1.77018 30.6649 52.4903 86.5549 86.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1690 0.000256 512 5 1152 74880 1.54163 1.77357 29.4508 52.5262 85.3719 85.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000256 512 5 1152 75040 1.55293 1.7777 59.455 52.5392 115.409 115.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1690 0.000256 512 5 1152 75040 1.55574 1.78221 54.3511 52.6463 110.415 110.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1690 0.000256 512 5 1152 75040 1.55443 1.77766 52.4042 52.5821 108.404 108.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000256 512 5 1152 74880 1.54397 1.77562 39.1019 52.5038 95.0052 95.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1690 0.000256 512 5 1152 74880 1.54419 1.77126 36.7558 52.4563 92.6115 92.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1690 0.000256 512 5 1152 74880 1.54387 1.77574 35.2218 52.4841 91.1088 91.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000256 512 5 1152 74880 1.55469 1.77562 32.8392 52.5683 88.8188 88.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1690 0.000256 512 5 1152 74880 1.55603 1.77686 30.4478 52.5186 86.3834 86.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1690 0.000256 512 5 1152 74880 1.55648 1.77526 32.3139 52.5672 88.2956 88.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000256 512 5 1152 74976 1.54214 1.77245 77.5445 52.5649 133.507 133.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1690 0.000256 512 5 1152 74976 1.54205 1.77315 64.2678 52.501 120.165 120.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1690 0.000256 512 5 1152 74976 1.54019 1.77395 58.6081 52.5124 114.516 114.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000256 512 5 1152 74880 1.53638 1.7727 50.3107 52.4701 106.172 106.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1690 0.000256 512 5 1152 74880 1.5401 1.77258 44.6562 52.4833 100.534 100.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1690 0.000256 512 5 1152 74880 1.54525 1.77232 38.7133 52.5258 94.6416 94.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000256 512 5 1152 74592 1.53664 1.77178 42.3093 52.8851 98.5868 98.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1690 0.000256 512 5 1152 74592 1.5415 1.76954 35.9029 52.4292 91.7266 91.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1690 0.000256 512 5 1152 74592 1.54301 1.77021 31.9597 52.3887 87.7433 87.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000256 512 5 1152 74496 1.54454 1.76538 36.2043 52.3332 91.9294 92.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1690 0.000256 512 5 1152 74496 1.54394 1.77011 32.0223 52.326 87.7483 87.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1690 0.000256 512 5 1152 74496 1.53408 1.76723 28.3344 52.3383 84.0584 84.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000256 512 5 1152 75040 1.55629 1.77622 74.3977 52.5818 130.391 130.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1690 0.000256 512 5 1152 75040 1.55558 1.77712 63.6839 52.5804 119.679 119.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1690 0.000256 512 5 1152 75040 1.55306 1.77606 59.3862 52.5305 115.33 115.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000256 512 5 1152 74816 1.54128 1.77293 48.896 52.4943 104.786 104.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1690 0.000256 512 5 1152 74816 1.5425 1.77133 43.9292 52.4927 99.8204 99.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1690 0.000256 512 5 1152 74816 1.5431 1.77578 39.0619 52.5385 95.0014 95.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000256 512 5 1152 74928 1.55245 1.77555 40.6778 52.605 96.6965 96.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1690 0.000256 512 5 1152 74928 1.54861 1.7777 36.2332 52.5302 92.1724 92.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1690 0.000256 512 5 1152 74928 1.55062 1.77744 32.3117 52.5768 88.301 88.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000256 512 5 1152 74368 1.53805 1.76845 35.7649 52.2577 91.4117 91.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1690 0.000256 512 5 1152 74368 1.53734 1.76387 31.5627 52.3045 87.2527 87.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1690 0.000256 512 5 1152 74368 1.53686 1.76259 28.6623 52.3107 84.3553 84.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000256 512 5 1152 74880 1.54829 1.77168 70.5605 52.4664 126.427 126.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1690 0.000256 512 5 1152 74880 1.54848 1.77222 60.8741 52.5099 116.79 116.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000256 512 5 1152 74752 1.54419 1.7719 46.918 52.4258 102.74 102.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1690 0.000256 512 5 1152 74752 1.54448 1.77162 42.1773 52.4035 97.9803 98.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000256 512 5 1152 74496 1.5431 1.76749 38.6768 52.3251 94.3997 94.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1690 0.000256 512 5 1152 74496 1.54502 1.76576 34.9771 52.3247 90.6946 90.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000256 512 5 1152 74752 1.54755 1.77248 35.1831 52.4978 91.086 91.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1690 0.000256 512 5 1152 74752 1.54829 1.77146 31.2378 52.5536 87.192 87.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000256 512 5 1152 75024 1.55376 1.77971 73.9743 52.5319 129.926 129.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1690 0.000256 512 5 1152 75024 1.55226 1.77766 70.468 52.5291 126.414 126.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000256 512 5 1152 74592 1.53974 1.77152 52.0364 52.3877 107.821 107.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1690 0.000256 512 5 1152 74592 1.53805 1.77357 49.535 52.3837 105.311 105.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000256 512 5 1152 74736 1.55443 1.77398 44.6222 52.4391 100.472 100.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1690 0.000256 512 5 1152 74736 1.55014 1.77459 43.5392 52.4804 99.4307 99.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000256 512 5 1152 74304 1.5407 1.77325 41.6995 52.4771 97.5739 97.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1690 0.000256 512 5 1152 74304 1.54048 1.77277 40.2956 52.525 96.2133 96.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000256 512 5 1152 74880 1.536 1.77114 73.1799 52.4922 129.062 129.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1690 0.000256 512 5 1152 74880 1.54419 1.77357 69.3679 52.4987 125.266 125.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000256 512 5 1152 74560 1.53846 1.76835 51.6641 52.442 107.497 107.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1690 0.000256 512 5 1152 74560 1.53882 1.76426 49.1864 52.4395 105.013 105.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000256 512 5 1152 74400 1.54195 1.76912 44.0526 52.4494 99.8966 99.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1690 0.000256 512 5 1152 74400 1.55238 1.77357 42.5859 52.4894 98.4873 98.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000256 512 5 1152 74240 1.54384 1.7673 40.5477 52.3392 96.2808 96.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1690 0.000256 512 5 1152 74240 1.54333 1.76611 39.677 52.2875 95.3549 95.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000256 512 5 1150 75200 1.54214 1.77741 61.927 52.526 117.861 117.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1690 0.000256 512 5 1150 75200 1.54214 1.77254 58.208 52.5727 114.178 114.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1690 0.000256 512 5 1150 75200 1.54419 1.77491 55.1301 52.5701 111.103 111.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000256 512 5 1150 75008 1.54496 1.77114 41.1976 52.4917 97.0881 97.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1690 0.000256 512 5 1150 75008 1.55034 1.76947 38.7586 52.4624 94.6245 94.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1690 0.000256 512 5 1150 75008 1.54416 1.77683 37.1429 52.4998 93.0454 93.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 0.000256 512 5 1150 75072 1.53987 1.7721 34.1986 52.4822 90.077 90.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1690 0.000256 512 5 1150 75072 1.53846 1.77152 31.8872 52.4777 87.7562 87.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1690 0.000256 512 5 1150 75072 1.53843 1.77187 31.0845 52.4949 86.9737 87.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000256 512 5 1150 75200 1.55382 1.7777 58.4558 52.5306 114.401 114.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1690 0.000256 512 5 1150 75200 1.55171 1.77581 54.563 52.5315 110.502 110.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1690 0.000256 512 5 1150 75200 1.55299 1.77795 52.3409 52.5191 108.275 108.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000256 512 5 1150 75040 1.54202 1.77539 38.5398 52.4509 94.3874 94.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1690 0.000256 512 5 1150 75040 1.54358 1.77578 36.4259 52.5004 92.3302 92.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1690 0.000256 512 5 1150 75040 1.54304 1.77286 35.2481 52.4514 91.098 91.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000256 512 5 1150 75120 1.55187 1.77754 32.2812 52.53 88.2227 88.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1690 0.000256 512 5 1150 75120 1.55648 1.77789 30.5087 52.53 86.4585 86.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1690 0.000256 512 5 1150 75120 1.54554 1.776 32.2444 52.5152 88.1695 88.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000256 512 5 1150 74880 1.5401 1.77101 28.5667 52.4393 84.4005 84.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1690 0.000256 512 5 1150 74880 1.5401 1.77152 27.3988 52.4525 83.2462 83.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1690 0.000256 512 5 1150 74880 1.5401 1.77024 28.5276 52.4036 84.326 84.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000256 512 5 1150 75168 1.54214 1.77875 75.2213 52.5116 131.136 131.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1690 0.000256 512 5 1150 75168 1.54128 1.77587 62.516 52.5041 118.422 118.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1690 0.000256 512 5 1150 75168 1.5447 1.77562 57.8759 52.5694 113.846 113.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000256 512 5 1150 75072 1.54208 1.77731 48.5667 52.9949 104.968 105.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1690 0.000256 512 5 1150 75072 1.5383 1.77344 43.9966 52.4912 99.8832 99.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1690 0.000256 512 5 1150 75072 1.53862 1.77152 38.0521 52.4903 93.9353 94.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000256 512 5 1150 74880 1.53958 1.77171 40.5965 52.4256 96.4192 96.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1690 0.000256 512 5 1150 74880 1.54419 1.77312 35.3874 52.4275 91.2149 91.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1690 0.000256 512 5 1150 74880 1.54214 1.77152 31.2791 52.8957 87.5707 87.6441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000256 512 5 1150 74496 1.54016 1.7695 35.5642 52.2806 91.2366 91.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1690 0.000256 512 5 1150 74496 1.54214 1.77283 30.7617 52.321 86.4797 86.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1690 0.000256 512 5 1150 74496 1.53866 1.76432 27.824 52.3309 83.5407 83.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000256 512 5 1150 75152 1.55443 1.77587 71.6626 52.5669 127.641 127.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1690 0.000256 512 5 1150 75152 1.55453 1.77667 61.2434 52.5193 117.178 117.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1690 0.000256 512 5 1150 75152 1.55846 1.77408 56.8721 52.5342 112.823 112.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000256 512 5 1150 75040 1.54358 1.77469 47.4324 52.6193 103.455 103.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1690 0.000256 512 5 1150 75040 1.54429 1.77357 42.2316 52.5394 98.1708 98.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1690 0.000256 512 5 1150 75040 1.54483 1.77152 37.7009 52.5434 93.6466 93.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000256 512 5 1150 74928 1.55427 1.77562 39.4927 52.5802 95.487 95.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1690 0.000256 512 5 1150 74928 1.56019 1.7784 35.0075 52.5427 90.9707 91.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1690 0.000256 512 5 1150 74928 1.55562 1.77645 31.1332 52.5282 87.0756 87.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000256 512 5 1150 74368 1.53846 1.76621 34.7725 52.3149 90.4746 90.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1690 0.000256 512 5 1150 74368 1.54032 1.76624 30.4767 52.2737 86.1394 86.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1690 0.000256 512 5 1150 74368 1.54051 1.76534 27.7951 52.2734 83.4567 83.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000256 512 5 1150 75008 1.54518 1.77357 68.9407 52.4724 124.815 124.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1690 0.000256 512 5 1150 75008 1.54467 1.7728 61.5904 52.4692 117.461 117.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000256 512 5 1150 74752 1.54685 1.76893 46.1218 52.4171 101.94 102.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1690 0.000256 512 5 1150 74752 1.5457 1.77082 43.1167 52.4548 98.9743 99.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000256 512 5 1150 74496 1.54621 1.76339 39.1342 52.3312 94.8564 94.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1690 0.000256 512 5 1150 74496 1.54166 1.76563 35.2571 52.3274 90.9771 91.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000256 512 5 1150 74752 1.5487 1.77562 34.6567 52.5474 90.6128 90.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1690 0.000256 512 5 1150 74752 1.54195 1.77152 31.6379 52.55 87.5854 87.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000256 512 5 1150 75168 1.55162 1.77946 75.4763 52.5731 131.462 131.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1690 0.000256 512 5 1150 75168 1.55238 1.77766 72.4023 52.5785 128.393 128.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000256 512 5 1150 74880 1.53802 1.76957 52.9165 52.4344 108.744 108.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1690 0.000256 512 5 1150 74880 1.53693 1.77152 51.148 52.3915 106.928 107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000256 512 5 1150 74736 1.55302 1.77686 45.0596 52.4796 100.953 101.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1690 0.000256 512 5 1150 74736 1.55443 1.77549 43.6306 52.4774 99.5185 99.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000256 512 5 1150 74880 1.54214 1.77222 41.7642 52.4855 97.652 97.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1690 0.000256 512 5 1150 74880 1.53994 1.77562 40.9553 52.4904 96.8417 96.9152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000256 512 5 1150 74880 1.55504 1.77664 39.9172 52.5174 95.8509 95.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1690 0.000256 512 5 1150 74880 1.5527 1.77955 39.1452 52.5236 95.0831 95.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000256 512 5 1150 75040 1.54394 1.77334 72.4074 52.438 128.248 128.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1690 0.000256 512 5 1150 75040 1.54355 1.77318 69.456 52.4939 125.349 125.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000256 512 5 1150 74880 1.53955 1.77005 52.2822 52.3996 108.073 108.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1690 0.000256 512 5 1150 74880 1.54 1.77136 49.1622 52.4372 104.998 105.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000256 512 5 1150 74880 1.54426 1.76989 43.8205 52.4879 99.7057 99.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1690 0.000256 512 5 1150 74880 1.54726 1.77152 42.5728 52.4911 98.47 98.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000256 512 5 1150 74240 1.54214 1.76538 40.4399 52.3286 96.1598 96.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1690 0.000256 512 5 1150 74240 1.54077 1.76947 39.356 52.2872 95.0353 95.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000256 512 5 1150 74400 1.54365 1.7752 40.6046 52.4528 96.4594 96.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1690 0.000256 512 5 1150 74400 1.54576 1.77251 38.0069 52.4871 93.8954 93.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000256 512 5 1140 75008 1.54515 1.76995 58.9515 52.5324 114.885 114.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1690 0.000256 512 5 1140 75008 1.5409 1.77248 53.7677 52.527 109.692 109.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1690 0.000256 512 5 1140 75008 1.54214 1.77376 51.9885 52.572 107.965 108.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000256 512 5 1140 74880 1.54995 1.77114 38.5306 52.4673 94.4016 94.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1690 0.000256 512 5 1140 74880 1.55034 1.77152 36.4708 52.4688 92.3464 92.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1690 0.000256 512 5 1140 74880 1.54602 1.77418 35.0063 52.4711 90.8768 90.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 0.000256 512 5 1140 74880 1.54214 1.76749 32.3727 52.9888 88.7539 88.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1690 0.000256 512 5 1140 74880 1.53334 1.7705 29.9351 52.5338 85.8536 85.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1690 0.000256 512 5 1140 74880 1.53728 1.77152 31.825 52.4797 87.6981 87.7691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 0.000256 512 5 1140 74752 1.54608 1.7735 28.3523 52.4653 84.2208 84.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1690 0.000256 512 5 1140 74752 1.54502 1.77123 27.1684 52.425 82.9923 83.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1690 0.000256 512 5 1140 74752 1.53613 1.77232 28.6859 52.418 84.4971 84.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000256 512 5 1140 74960 1.55869 1.77904 75.4955 52.5326 131.452 131.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1690 0.000256 512 5 1140 74960 1.55462 1.77766 62.9604 52.5677 118.947 119.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1690 0.000256 512 5 1140 74960 1.55072 1.77562 58.3685 52.539 114.315 114.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000256 512 5 1140 74720 1.54214 1.7664 48.8755 52.498 104.763 104.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1690 0.000256 512 5 1140 74720 1.54317 1.77357 44.097 52.4508 99.9505 100.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1690 0.000256 512 5 1140 74720 1.5401 1.77152 38.2856 52.4363 94.1169 94.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000256 512 5 1140 74880 1.55613 1.7737 41.0605 52.535 97.0113 97.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1690 0.000256 512 5 1140 74880 1.55485 1.77776 35.4664 52.5359 91.4179 91.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1690 0.000256 512 5 1140 74880 1.54624 1.77626 31.3155 52.5287 87.2493 87.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000256 512 5 1140 74560 1.5319 1.76742 35.6785 52.3962 91.4544 91.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1690 0.000256 512 5 1140 74560 1.53715 1.76698 31.0559 52.4344 86.8764 86.9499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1690 0.000256 512 5 1140 74560 1.54054 1.76874 28.3385 52.4087 84.1394 84.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000256 512 5 1140 74976 1.54618 1.7751 72.0656 52.5681 128.042 128.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1690 0.000256 512 5 1140 74976 1.54563 1.77562 61.2775 52.5085 117.193 117.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1690 0.000256 512 5 1140 74976 1.54358 1.77587 57.5188 52.5568 113.479 113.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000256 512 5 1140 74880 1.54214 1.76947 47.2388 52.531 103.166 103.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1690 0.000256 512 5 1140 74880 1.54032 1.77005 42.746 52.524 98.6608 98.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1690 0.000256 512 5 1140 74880 1.53805 1.76976 37.8684 52.5158 93.773 93.8474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000256 512 5 1140 74592 1.54419 1.77139 39.3257 52.4286 95.1515 95.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1690 0.000256 512 5 1140 74592 1.53216 1.76685 34.6123 52.4231 90.4174 90.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1690 0.000256 512 5 1140 74592 1.53293 1.76742 31.3958 52.4024 87.1793 87.2514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000256 512 5 1140 74496 1.54646 1.7649 35.0285 52.3305 90.7521 90.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1690 0.000256 512 5 1140 74496 1.54294 1.76714 30.7957 52.3358 86.5225 86.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1690 0.000256 512 5 1140 74496 1.54512 1.76531 28.3209 52.3287 84.0412 84.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000256 512 5 1140 74400 1.53581 1.77011 30.8305 52.5025 86.72 86.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1690 0.000256 512 5 1140 74400 1.53805 1.76931 27.9778 52.4455 83.8148 83.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1690 0.000256 512 5 1140 74400 1.54419 1.76947 26.2016 52.4528 82.0502 82.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000256 512 5 1140 74928 1.55248 1.77562 68.2002 52.5742 124.183 124.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1690 0.000256 512 5 1140 74928 1.55325 1.7777 60.1869 52.5219 116.121 116.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000256 512 5 1140 74816 1.54598 1.77152 45.8921 52.5446 101.835 101.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1690 0.000256 512 5 1140 74816 1.54384 1.7792 42.1654 52.493 98.0629 98.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000256 512 5 1140 74592 1.55482 1.77347 38.5933 52.5751 94.5772 94.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1690 0.000256 512 5 1140 74592 1.55837 1.77373 34.4446 52.5299 90.3868 90.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000256 512 5 1140 74368 1.52986 1.76333 33.7797 52.2662 89.4223 89.4935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1690 0.000256 512 5 1140 74368 1.5319 1.76333 30.5989 52.2529 86.2294 86.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000256 512 5 1140 74480 1.54797 1.77562 30.3807 52.5382 86.322 86.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1690 0.000256 512 5 1140 74480 1.55443 1.77568 27.4514 52.574 83.4383 83.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000256 512 5 1140 74880 1.54269 1.76947 65.7524 52.5096 121.659 121.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1690 0.000256 512 5 1140 74880 1.54624 1.77165 59.3644 52.468 115.23 115.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000256 512 5 1140 74752 1.5401 1.77734 45.1784 52.4724 101.049 101.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1690 0.000256 512 5 1140 74752 1.54445 1.77136 41.7442 52.4174 97.5606 97.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000256 512 5 1140 74496 1.54291 1.76586 38.0723 52.2886 93.7494 93.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1690 0.000256 512 5 1140 74496 1.54419 1.76454 34.8297 52.2866 90.5099 90.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000256 512 5 1140 74752 1.53997 1.77174 33.615 52.5117 89.5225 89.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1690 0.000256 512 5 1140 74752 1.54419 1.77357 30.4847 52.5401 86.43 86.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000256 512 5 1140 74240 1.54653 1.76742 30.8639 52.3325 86.5928 86.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1690 0.000256 512 5 1140 74240 1.54554 1.76538 28.2592 52.3263 83.9772 84.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000256 512 5 1152 75136 1.54346 1.77357 56.984 52.5333 112.916 112.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1690 0.000256 512 5 1152 75136 1.54214 1.77562 53.121 52.5274 109.052 109.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1690 0.000256 512 5 1152 75136 1.54397 1.77766 58.0128 52.5178 113.935 114.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000256 512 5 1152 75008 1.54688 1.77357 37.4347 52.4976 93.3336 93.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1690 0.000256 512 5 1152 75008 1.54752 1.7696 35.8179 52.4635 91.6834 91.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1690 0.000256 512 5 1152 75008 1.54864 1.77245 37.7371 52.5003 93.6404 93.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 0.000256 512 5 1152 74880 1.53427 1.77184 31.1849 52.4826 87.0572 87.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1690 0.000256 512 5 1152 74880 1.54176 1.77418 29.7083 52.5272 85.6368 85.7088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1690 0.000256 512 5 1152 74880 1.53923 1.77299 31.539 52.4781 87.4105 87.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 0.000256 512 5 1152 74752 1.5401 1.76918 27.5884 52.4211 83.3999 83.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1690 0.000256 512 5 1152 74752 1.5479 1.77133 26.7148 52.4658 82.581 82.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1690 0.000256 512 5 1152 74752 1.54739 1.77152 27.8755 52.4239 83.7018 83.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000256 512 5 1152 75120 1.55766 1.77837 73.227 52.5732 129.222 129.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1690 0.000256 512 5 1152 75120 1.55334 1.77747 61.1861 52.5757 117.178 117.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1690 0.000256 512 5 1152 75120 1.55395 1.77821 56.9069 52.5297 112.851 112.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000256 512 5 1152 74880 1.5415 1.77376 47.0519 52.4544 102.905 102.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1690 0.000256 512 5 1152 74880 1.54477 1.77309 42.32 52.4588 98.1785 98.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1690 0.000256 512 5 1152 74880 1.54829 1.77731 37.1842 52.488 93.0824 93.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000256 512 5 1152 74880 1.55642 1.77776 38.7895 52.5311 94.7378 94.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1690 0.000256 512 5 1152 74880 1.55142 1.7768 34.3552 52.5747 90.3433 90.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1690 0.000256 512 5 1152 74880 1.5567 1.77798 30.767 52.5254 86.7095 86.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000256 512 5 1152 74560 1.5384 1.77152 34.2666 52.4371 90.0964 90.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1690 0.000256 512 5 1152 74560 1.53494 1.77091 29.7861 52.3942 85.5718 85.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1690 0.000256 512 5 1152 74560 1.54442 1.76944 27.4707 52.4464 83.3124 83.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000256 512 5 1152 74400 1.53936 1.77472 30.4751 52.364 86.2366 86.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1690 0.000256 512 5 1152 74400 1.54861 1.77043 27.1784 52.3027 82.8838 82.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1690 0.000256 512 5 1152 74400 1.54157 2.30646 26.3765 52.3627 82.6745 83.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000256 512 5 1152 75072 1.53885 1.77549 69.458 52.5549 125.408 125.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1690 0.000256 512 5 1152 75072 1.5407 1.77562 59.0388 52.5594 114.994 115.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000256 512 5 1152 74880 1.54093 1.77312 45.4571 52.5269 101.382 101.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1690 0.000256 512 5 1152 74880 1.54214 1.77152 40.6913 52.4733 96.5654 96.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000256 512 5 1152 74592 1.54419 1.77094 37.597 52.4382 93.4316 93.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1690 0.000256 512 5 1152 74592 1.53395 1.76966 33.2312 52.3834 89.0022 89.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000256 512 5 1152 74496 1.54547 1.76902 33.7895 52.2827 89.4694 89.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1690 0.000256 512 5 1152 74496 1.53712 1.77152 29.1137 52.3392 84.8452 84.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000256 512 5 1152 74400 1.54211 1.77514 29.4852 52.4484 85.332 85.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1690 0.000256 512 5 1152 74400 1.53638 1.77104 27.2981 52.4993 83.1848 83.2573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000256 512 5 1152 75152 1.55437 1.77309 65.2706 52.5797 121.26 121.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1690 0.000256 512 5 1152 75152 1.55427 1.77635 58.0826 52.5675 114.063 114.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000256 512 5 1152 75040 1.54102 1.77766 43.8643 52.5373 99.8019 99.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1690 0.000256 512 5 1152 75040 1.54499 1.77315 40.5201 52.5357 96.4548 96.5273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000256 512 5 1152 74928 1.55853 1.77802 37.1061 52.5321 93.0558 93.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1690 0.000256 512 5 1152 74928 1.55331 1.77898 33.2075 52.5392 89.1626 89.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000256 512 5 1152 74368 1.53056 1.76333 31.9958 52.2729 87.6447 87.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1690 0.000256 512 5 1152 74368 1.5319 1.76128 29.1332 52.3017 84.8148 84.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000256 512 5 1152 74480 1.55622 1.77562 29 52.5364 84.9503 85.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1690 0.000256 512 5 1152 74480 1.55606 1.77718 26.2695 52.5326 82.2176 82.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000256 512 5 1152 75008 1.54624 1.77162 63.9387 52.4571 119.795 119.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1690 0.000256 512 5 1152 75008 1.54461 1.76922 58.2434 52.472 114.112 114.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000256 512 5 1152 74752 1.54474 1.76976 43.3669 52.4712 99.2342 99.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1690 0.000256 512 5 1152 74752 1.54941 1.77338 40.1719 52.46 96.0425 96.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000256 512 5 1152 74496 1.54342 1.76771 36.0335 52.2747 91.7025 91.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1690 0.000256 512 5 1152 74496 1.5425 1.76538 33.6103 52.3396 89.3424 89.4144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000256 512 5 1152 74752 1.54054 1.77043 32.549 52.5472 88.4886 88.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1690 0.000256 512 5 1152 74752 1.55072 1.77226 29.9116 52.5031 85.821 85.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000256 512 5 1152 74240 1.53904 1.76595 29.4473 52.282 85.1188 85.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1690 0.000256 512 5 1152 74240 1.53581 1.76787 27.2893 52.3329 83.0084 83.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000256 512 5 1152 74496 1.53645 1.77296 28.139 52.4043 83.9339 84.0067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1690 0.000256 512 5 1152 74496 1.54419 1.77136 25.6081 52.4163 81.4249 81.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1690 0.000256 512 5 1152 75168 1.54163 1.77152 56.5293 52.5594 112.485 112.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1690 0.000256 512 5 1152 75168 1.54419 1.77392 53.1169 52.7402 109.259 109.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1690 0.000256 512 5 1152 75168 1.54582 1.77482 57.595 52.5002 113.5 113.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000256 512 5 1152 75136 1.54394 1.77318 62.0315 52.577 118.01 118.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1690 0.000256 512 5 1152 75136 1.54221 1.77357 56.5676 52.5781 112.546 112.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000256 512 5 1152 75008 1.54806 1.76947 42.7881 52.4623 98.6533 98.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1690 0.000256 512 5 1152 75008 1.54829 1.77485 39.0081 52.463 94.8779 94.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000256 512 5 1152 74880 1.536 1.77088 35.59 52.4886 91.4686 91.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1690 0.000256 512 5 1152 74880 1.54461 1.77542 32.5889 52.5225 88.5161 88.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000256 512 5 1152 74752 1.53981 1.77258 31.3541 52.4655 87.2128 87.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1690 0.000256 512 5 1152 74752 1.53987 1.77101 28.359 52.4043 84.1577 84.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000256 512 5 1152 74560 1.53376 1.77318 28.2653 52.3879 84.0407 84.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1690 0.000256 512 5 1152 74560 1.53571 1.76883 25.7422 52.4043 81.5316 81.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 0.000256 512 5 1152 74496 1.53155 1.76874 26.8704 52.3319 82.584 82.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1690 0.000256 512 5 1152 74496 1.54797 1.76579 24.0718 52.3276 79.7939 79.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 0.000256 512 5 1152 74368 1.53347 1.76538 24.8294 52.2635 80.477 80.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1690 0.000256 512 5 1152 74368 1.53805 1.76605 23.3159 52.3111 79.0141 79.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 0.000256 512 5 1152 74752 1.54298 1.77526 24.1396 52.5449 80.0842 80.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1690 0.000256 512 5 1152 74752 1.776 0.015168 52.4975 54.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 0.000256 512 5 1140 74368 1.53152 1.76176 23.7817 52.2636 79.423 79.4952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1690 0.000256 512 5 1140 74368 1.53619 1.76525 22.8017 52.2599 78.4445 78.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1690 0.000256 512 5 1140 74368 1.53344 1.76467 23.9191 52.3132 79.613 79.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 0.000256 512 5 1152 74368 1.53782 1.76538 23.1835 52.3115 78.8786 78.9486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1690 0.000256 512 5 1152 74368 1.53856 1.76579 22.3804 52.2718 78.0399 78.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1690 0.000256 512 5 1152 74368 1.53997 1.76726 23.3199 52.2976 79.0057 79.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 0.000256 512 5 1150 74480 1.55302 1.77747 23.7703 52.5335 79.7147 79.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1690 0.000256 512 5 1150 74480 1.54842 1.77798 22.8236 52.5671 78.7957 78.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1690 0.000256 512 5 1150 74480 1.54829 1.77594 23.7875 52.5733 79.7697 79.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 0.000256 512 5 1152 74480 1.55754 1.77766 23.9473 52.5318 79.8955 79.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1690 0.000256 512 5 1152 74480 1.55354 1.7761 22.9512 53.034 79.4016 79.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1690 0.000256 512 5 1152 74480 1.55142 1.77907 24.0268 52.5275 79.9687 80.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 0.000256 512 5 1120 74752 1.54534 1.77078 26.0544 52.4595 81.9154 81.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1690 0.000256 512 5 1120 74752 1.53968 1.77357 25.462 52.4159 81.2752 81.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1690 0.000256 512 5 1120 74752 1.54563 1.77126 25.3723 52.4598 81.2331 81.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1690 0.000256 512 5 1120 74752 1.54829 1.77171 32.2259 52.4205 88.0501 88.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 0.000256 512 5 1120 73920 1.52797 1.75325 37.1316 51.9629 92.459 92.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1690 0.000256 512 5 1120 73920 1.52192 1.75277 35.7389 51.958 91.0542 91.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1690 0.000256 512 5 1120 73920 1.53216 1.75514 35.326 52.0099 90.707 90.7792
