This contains the source for a basic Intellij plugin that supports the Verilog language. 
It supports syntax highlighting for keywords and basic code completion. 

This project was mostly AI generated as a quick way to support Verilog in CLion for
verilator experimentation.
