/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SS__0__MASK 0x02u
#define SS__0__PC CYREG_PRT0_PC1
#define SS__0__PORT 0u
#define SS__0__SHIFT 1u
#define SS__AG CYREG_PRT0_AG
#define SS__AMUX CYREG_PRT0_AMUX
#define SS__BIE CYREG_PRT0_BIE
#define SS__BIT_MASK CYREG_PRT0_BIT_MASK
#define SS__BYP CYREG_PRT0_BYP
#define SS__CTL CYREG_PRT0_CTL
#define SS__DM0 CYREG_PRT0_DM0
#define SS__DM1 CYREG_PRT0_DM1
#define SS__DM2 CYREG_PRT0_DM2
#define SS__DR CYREG_PRT0_DR
#define SS__INP_DIS CYREG_PRT0_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT0_LCD_EN
#define SS__MASK 0x02u
#define SS__PORT 0u
#define SS__PRT CYREG_PRT0_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SS__PS CYREG_PRT0_PS
#define SS__SHIFT 1u
#define SS__SLW CYREG_PRT0_SLW

/* CLK */
#define CLK__0__INTTYPE CYREG_PICU0_INTTYPE7
#define CLK__0__MASK 0x80u
#define CLK__0__PC CYREG_PRT0_PC7
#define CLK__0__PORT 0u
#define CLK__0__SHIFT 7u
#define CLK__AG CYREG_PRT0_AG
#define CLK__AMUX CYREG_PRT0_AMUX
#define CLK__BIE CYREG_PRT0_BIE
#define CLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define CLK__BYP CYREG_PRT0_BYP
#define CLK__CTL CYREG_PRT0_CTL
#define CLK__DM0 CYREG_PRT0_DM0
#define CLK__DM1 CYREG_PRT0_DM1
#define CLK__DM2 CYREG_PRT0_DM2
#define CLK__DR CYREG_PRT0_DR
#define CLK__INP_DIS CYREG_PRT0_INP_DIS
#define CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CLK__LCD_EN CYREG_PRT0_LCD_EN
#define CLK__MASK 0x80u
#define CLK__PORT 0u
#define CLK__PRT CYREG_PRT0_PRT
#define CLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CLK__PS CYREG_PRT0_PS
#define CLK__SHIFT 7u
#define CLK__SLW CYREG_PRT0_SLW

/* D_C */
#define D_C__0__INTTYPE CYREG_PICU0_INTTYPE0
#define D_C__0__MASK 0x01u
#define D_C__0__PC CYREG_PRT0_PC0
#define D_C__0__PORT 0u
#define D_C__0__SHIFT 0u
#define D_C__AG CYREG_PRT0_AG
#define D_C__AMUX CYREG_PRT0_AMUX
#define D_C__BIE CYREG_PRT0_BIE
#define D_C__BIT_MASK CYREG_PRT0_BIT_MASK
#define D_C__BYP CYREG_PRT0_BYP
#define D_C__CTL CYREG_PRT0_CTL
#define D_C__DM0 CYREG_PRT0_DM0
#define D_C__DM1 CYREG_PRT0_DM1
#define D_C__DM2 CYREG_PRT0_DM2
#define D_C__DR CYREG_PRT0_DR
#define D_C__INP_DIS CYREG_PRT0_INP_DIS
#define D_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D_C__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D_C__LCD_EN CYREG_PRT0_LCD_EN
#define D_C__MASK 0x01u
#define D_C__PORT 0u
#define D_C__PRT CYREG_PRT0_PRT
#define D_C__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D_C__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D_C__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D_C__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D_C__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D_C__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D_C__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D_C__PS CYREG_PRT0_PS
#define D_C__SHIFT 0u
#define D_C__SLW CYREG_PRT0_SLW

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IRQ */
#define IRQ__0__INTTYPE CYREG_PICU15_INTTYPE0
#define IRQ__0__MASK 0x01u
#define IRQ__0__PC CYREG_IO_PC_PRT15_PC0
#define IRQ__0__PORT 15u
#define IRQ__0__SHIFT 0u
#define IRQ__AG CYREG_PRT15_AG
#define IRQ__AMUX CYREG_PRT15_AMUX
#define IRQ__BIE CYREG_PRT15_BIE
#define IRQ__BIT_MASK CYREG_PRT15_BIT_MASK
#define IRQ__BYP CYREG_PRT15_BYP
#define IRQ__CTL CYREG_PRT15_CTL
#define IRQ__DM0 CYREG_PRT15_DM0
#define IRQ__DM1 CYREG_PRT15_DM1
#define IRQ__DM2 CYREG_PRT15_DM2
#define IRQ__DR CYREG_PRT15_DR
#define IRQ__INP_DIS CYREG_PRT15_INP_DIS
#define IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define IRQ__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define IRQ__LCD_EN CYREG_PRT15_LCD_EN
#define IRQ__MASK 0x01u
#define IRQ__PORT 15u
#define IRQ__PRT CYREG_PRT15_PRT
#define IRQ__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define IRQ__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define IRQ__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define IRQ__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define IRQ__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define IRQ__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define IRQ__PS CYREG_PRT15_PS
#define IRQ__SHIFT 0u
#define IRQ__SLW CYREG_PRT15_SLW

/* isr */
#define isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr__INTC_MASK 0x02u
#define isr__INTC_NUMBER 1u
#define isr__INTC_PRIOR_NUM 7u
#define isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* scl */
#define scl__0__INTTYPE CYREG_PICU3_INTTYPE7
#define scl__0__MASK 0x80u
#define scl__0__PC CYREG_PRT3_PC7
#define scl__0__PORT 3u
#define scl__0__SHIFT 7u
#define scl__AG CYREG_PRT3_AG
#define scl__AMUX CYREG_PRT3_AMUX
#define scl__BIE CYREG_PRT3_BIE
#define scl__BIT_MASK CYREG_PRT3_BIT_MASK
#define scl__BYP CYREG_PRT3_BYP
#define scl__CTL CYREG_PRT3_CTL
#define scl__DM0 CYREG_PRT3_DM0
#define scl__DM1 CYREG_PRT3_DM1
#define scl__DM2 CYREG_PRT3_DM2
#define scl__DR CYREG_PRT3_DR
#define scl__INP_DIS CYREG_PRT3_INP_DIS
#define scl__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define scl__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define scl__LCD_EN CYREG_PRT3_LCD_EN
#define scl__MASK 0x80u
#define scl__PORT 3u
#define scl__PRT CYREG_PRT3_PRT
#define scl__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define scl__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define scl__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define scl__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define scl__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define scl__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define scl__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define scl__PS CYREG_PRT3_PS
#define scl__SHIFT 7u
#define scl__SLW CYREG_PRT3_SLW

/* sda */
#define sda__0__INTTYPE CYREG_PICU3_INTTYPE6
#define sda__0__MASK 0x40u
#define sda__0__PC CYREG_PRT3_PC6
#define sda__0__PORT 3u
#define sda__0__SHIFT 6u
#define sda__AG CYREG_PRT3_AG
#define sda__AMUX CYREG_PRT3_AMUX
#define sda__BIE CYREG_PRT3_BIE
#define sda__BIT_MASK CYREG_PRT3_BIT_MASK
#define sda__BYP CYREG_PRT3_BYP
#define sda__CTL CYREG_PRT3_CTL
#define sda__DM0 CYREG_PRT3_DM0
#define sda__DM1 CYREG_PRT3_DM1
#define sda__DM2 CYREG_PRT3_DM2
#define sda__DR CYREG_PRT3_DR
#define sda__INP_DIS CYREG_PRT3_INP_DIS
#define sda__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define sda__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define sda__LCD_EN CYREG_PRT3_LCD_EN
#define sda__MASK 0x40u
#define sda__PORT 3u
#define sda__PRT CYREG_PRT3_PRT
#define sda__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define sda__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define sda__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define sda__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define sda__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define sda__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define sda__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define sda__PS CYREG_PRT3_PS
#define sda__SHIFT 6u
#define sda__SLW CYREG_PRT3_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU0_INTTYPE6
#define MISO__0__MASK 0x40u
#define MISO__0__PC CYREG_PRT0_PC6
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 6u
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x40u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 6u
#define MISO__SLW CYREG_PRT0_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU0_INTTYPE5
#define MOSI__0__MASK 0x20u
#define MOSI__0__PC CYREG_PRT0_PC5
#define MOSI__0__PORT 0u
#define MOSI__0__SHIFT 5u
#define MOSI__AG CYREG_PRT0_AG
#define MOSI__AMUX CYREG_PRT0_AMUX
#define MOSI__BIE CYREG_PRT0_BIE
#define MOSI__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI__BYP CYREG_PRT0_BYP
#define MOSI__CTL CYREG_PRT0_CTL
#define MOSI__DM0 CYREG_PRT0_DM0
#define MOSI__DM1 CYREG_PRT0_DM1
#define MOSI__DM2 CYREG_PRT0_DM2
#define MOSI__DR CYREG_PRT0_DR
#define MOSI__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI__MASK 0x20u
#define MOSI__PORT 0u
#define MOSI__PRT CYREG_PRT0_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI__PS CYREG_PRT0_PS
#define MOSI__SHIFT 5u
#define MOSI__SLW CYREG_PRT0_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB01_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB01_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB01_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB01_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB01_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB01_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB03_ST

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x00u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x01u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x01u

/* Reset */
#define Reset__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Reset__0__MASK 0x20u
#define Reset__0__PC CYREG_IO_PC_PRT15_PC5
#define Reset__0__PORT 15u
#define Reset__0__SHIFT 5u
#define Reset__AG CYREG_PRT15_AG
#define Reset__AMUX CYREG_PRT15_AMUX
#define Reset__BIE CYREG_PRT15_BIE
#define Reset__BIT_MASK CYREG_PRT15_BIT_MASK
#define Reset__BYP CYREG_PRT15_BYP
#define Reset__CTL CYREG_PRT15_CTL
#define Reset__DM0 CYREG_PRT15_DM0
#define Reset__DM1 CYREG_PRT15_DM1
#define Reset__DM2 CYREG_PRT15_DM2
#define Reset__DR CYREG_PRT15_DR
#define Reset__INP_DIS CYREG_PRT15_INP_DIS
#define Reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Reset__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Reset__LCD_EN CYREG_PRT15_LCD_EN
#define Reset__MASK 0x20u
#define Reset__PORT 15u
#define Reset__PRT CYREG_PRT15_PRT
#define Reset__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Reset__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Reset__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Reset__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Reset__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Reset__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Reset__PS CYREG_PRT15_PS
#define Reset__SHIFT 5u
#define Reset__SLW CYREG_PRT15_SLW

/* Pin_DS */
#define Pin_DS__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_DS__0__MASK 0x20u
#define Pin_DS__0__PC CYREG_PRT3_PC5
#define Pin_DS__0__PORT 3u
#define Pin_DS__0__SHIFT 5u
#define Pin_DS__AG CYREG_PRT3_AG
#define Pin_DS__AMUX CYREG_PRT3_AMUX
#define Pin_DS__BIE CYREG_PRT3_BIE
#define Pin_DS__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_DS__BYP CYREG_PRT3_BYP
#define Pin_DS__CTL CYREG_PRT3_CTL
#define Pin_DS__DM0 CYREG_PRT3_DM0
#define Pin_DS__DM1 CYREG_PRT3_DM1
#define Pin_DS__DM2 CYREG_PRT3_DM2
#define Pin_DS__DR CYREG_PRT3_DR
#define Pin_DS__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_DS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_DS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_DS__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_DS__MASK 0x20u
#define Pin_DS__PORT 3u
#define Pin_DS__PRT CYREG_PRT3_PRT
#define Pin_DS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_DS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_DS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_DS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_DS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_DS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_DS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_DS__PS CYREG_PRT3_PS
#define Pin_DS__SHIFT 5u
#define Pin_DS__SLW CYREG_PRT3_SLW

/* Pin_GS */
#define Pin_GS__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_GS__0__MASK 0x10u
#define Pin_GS__0__PC CYREG_PRT3_PC4
#define Pin_GS__0__PORT 3u
#define Pin_GS__0__SHIFT 4u
#define Pin_GS__AG CYREG_PRT3_AG
#define Pin_GS__AMUX CYREG_PRT3_AMUX
#define Pin_GS__BIE CYREG_PRT3_BIE
#define Pin_GS__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_GS__BYP CYREG_PRT3_BYP
#define Pin_GS__CTL CYREG_PRT3_CTL
#define Pin_GS__DM0 CYREG_PRT3_DM0
#define Pin_GS__DM1 CYREG_PRT3_DM1
#define Pin_GS__DM2 CYREG_PRT3_DM2
#define Pin_GS__DR CYREG_PRT3_DR
#define Pin_GS__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_GS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_GS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_GS__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_GS__MASK 0x10u
#define Pin_GS__PORT 3u
#define Pin_GS__PRT CYREG_PRT3_PRT
#define Pin_GS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_GS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_GS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_GS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_GS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_GS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_GS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_GS__PS CYREG_PRT3_PS
#define Pin_GS__SHIFT 4u
#define Pin_GS__SLW CYREG_PRT3_SLW

/* Pin_ID */
#define Pin_ID__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_ID__0__MASK 0x08u
#define Pin_ID__0__PC CYREG_PRT3_PC3
#define Pin_ID__0__PORT 3u
#define Pin_ID__0__SHIFT 3u
#define Pin_ID__AG CYREG_PRT3_AG
#define Pin_ID__AMUX CYREG_PRT3_AMUX
#define Pin_ID__BIE CYREG_PRT3_BIE
#define Pin_ID__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_ID__BYP CYREG_PRT3_BYP
#define Pin_ID__CTL CYREG_PRT3_CTL
#define Pin_ID__DM0 CYREG_PRT3_DM0
#define Pin_ID__DM1 CYREG_PRT3_DM1
#define Pin_ID__DM2 CYREG_PRT3_DM2
#define Pin_ID__DR CYREG_PRT3_DR
#define Pin_ID__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_ID__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_ID__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_ID__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_ID__MASK 0x08u
#define Pin_ID__PORT 3u
#define Pin_ID__PRT CYREG_PRT3_PRT
#define Pin_ID__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_ID__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_ID__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_ID__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_ID__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_ID__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_ID__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_ID__PS CYREG_PRT3_PS
#define Pin_ID__SHIFT 3u
#define Pin_ID__SLW CYREG_PRT3_SLW

/* VDAC8_DS */
#define VDAC8_DS_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_DS_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_DS_viDAC8__D CYREG_DAC3_D
#define VDAC8_DS_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_DS_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_DS_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_DS_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_DS_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_DS_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_DS_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_DS_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_DS_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_DS_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_DS_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_DS_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_DS_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_DS_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_DS_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_DS_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_DS_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_DS_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_DS_viDAC8__TST CYREG_DAC3_TST

/* VDAC8_GS */
#define VDAC8_GS_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_GS_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_GS_viDAC8__D CYREG_DAC2_D
#define VDAC8_GS_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_GS_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_GS_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_GS_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_GS_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_GS_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_GS_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_GS_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_GS_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_GS_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_GS_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_GS_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_GS_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_GS_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_GS_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_GS_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_GS_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_GS_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_GS_viDAC8__TST CYREG_DAC2_TST

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
